<?xml version="1.0"?>
<block name="spi_top.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:57a6c5df9132bd6d21e58201bf42a80e8c282347ee136148e3782ef4ea9bb57b" atom_netlist_id="SHA256:6fdece49a38b123d767e4198f9f9303158651beb07ae99e9e0fca60c5c13e01d">
	<inputs>wb_clk_i wb_rst_i wb_adr_i[2] wb_adr_i[3] wb_adr_i[4] wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_dat_i[8] wb_dat_i[9] wb_dat_i[10] wb_dat_i[11] wb_dat_i[12] wb_dat_i[13] wb_dat_i[14] wb_dat_i[15] wb_dat_i[16] wb_dat_i[17] wb_dat_i[18] wb_dat_i[19] wb_dat_i[20] wb_dat_i[21] wb_dat_i[22] wb_dat_i[23] wb_dat_i[24] wb_dat_i[25] wb_dat_i[26] wb_dat_i[27] wb_dat_i[28] wb_dat_i[29] wb_dat_i[30] wb_dat_i[31] wb_sel_i[0] wb_sel_i[1] wb_sel_i[2] wb_sel_i[3] wb_we_i wb_stb_i wb_cyc_i miso_pad_i</inputs>
	<outputs>out:wb_dat_o[0] out:wb_dat_o[1] out:wb_dat_o[2] out:wb_dat_o[3] out:wb_dat_o[4] out:wb_dat_o[5] out:wb_dat_o[6] out:wb_dat_o[7] out:wb_dat_o[8] out:wb_dat_o[9] out:wb_dat_o[10] out:wb_dat_o[11] out:wb_dat_o[12] out:wb_dat_o[13] out:wb_dat_o[14] out:wb_dat_o[15] out:wb_dat_o[16] out:wb_dat_o[17] out:wb_dat_o[18] out:wb_dat_o[19] out:wb_dat_o[20] out:wb_dat_o[21] out:wb_dat_o[22] out:wb_dat_o[23] out:wb_dat_o[24] out:wb_dat_o[25] out:wb_dat_o[26] out:wb_dat_o[27] out:wb_dat_o[28] out:wb_dat_o[29] out:wb_dat_o[30] out:wb_dat_o[31] out:wb_ack_o out:wb_err_o out:wb_int_o out:ss_pad_o[0] out:ss_pad_o[1] out:ss_pad_o[2] out:ss_pad_o[3] out:ss_pad_o[4] out:ss_pad_o[5] out:ss_pad_o[6] out:ss_pad_o[7] out:sclk_pad_o out:mosi_pad_o</outputs>
	<clocks>wb_clk_i</clocks>
	<block name="$abc$9566$new_n1422" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[1] $abc$9566$new_n998 $abc$9566$new_n754 $abc$9566$new_n736 $abc$9566$new_n753 $abc$9566$new_n752 $abc$9566$new_n662 $abc$9566$new_n997 $abc$9566$new_n759 $abc$9566$new_n689 open open $abc$9566$new_n761 open open open open open wb_dat_i[14] open $abc$9566$new_n750 $abc$9566$new_n1091 $abc$9566$new_n727 $abc$9566$new_n695 $abc$9566$new_n730 $abc$9566$new_n745 $abc$9566$new_n713 $abc$9566$new_n746 $abc$9566$new_n1372 $abc$9566$new_n740 $abc$9566$new_n677 $abc$9566$new_n688 $abc$9566$new_n672 $abc$9566$new_n733 $abc$9566$new_n680 $abc$9566$new_n704 $abc$9566$new_n744 $abc$9566$new_n686 $abc$9566$new_n1374 $abc$9566$new_n751</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[46]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[46]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[46]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n685" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n685" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n685" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n685</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n743" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n743" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n743" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n743" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n743</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n790" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n790" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n790" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n790</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n749" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar open clb.I[39]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n749" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n749" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n749" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n749</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n726" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n726" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n726" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n726" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n726</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n739" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n739" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n739" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n739" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n739</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n694" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n694" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n694" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n694" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n694</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n996" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n996" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n996" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n996" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n996</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n867" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n877" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n877" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n877" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n877</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n867" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n867" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n867" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n867</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[110]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[110]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[110]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1422" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1422" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1422" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1422" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1422</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n680" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">open $0\ctrl[13:0][9] $abc$9566$flatten\shift.$0\cnt[7:0][2] $abc$9566$new_n651 char_len[2] open open open char_len[4] open $abc$9566$flatten\shift.$0\cnt[7:0][3] open open open open open shift.cnt[4] open open open char_len[3] open open char_len[1] shift.cnt[0] shift.cnt[1] open open open open lsb open open open open open char_len[0] open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n677" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n677" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n677" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n677" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n677</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx_negedge" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx_negedge" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx_negedge" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx_negedge</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n669" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[36]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n669" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n669" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n669" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n669</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1293" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1293" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1293" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1293</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="shift.cnt[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="shift.cnt[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n665" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n665" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n665" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n665</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n672" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n672" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n672" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n672" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n672</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n673" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[1]-&gt;crossbar open clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n673" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n673" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n673" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n673</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="shift.cnt[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n668" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n668" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n668" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n668" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n668</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n678" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n679" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n679" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n679" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n679</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n678" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n678" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n678" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n678</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n682" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n682" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n682" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n682" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n682</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n683" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n666" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n666" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n666" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n666</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n683" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n683" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n683" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n683</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n680" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n680" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n680" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n680" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n680</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n684" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">$abc$9566$flatten\shift.$0\cnt[7:0][0] open $abc$9566$flatten\shift.$0\cnt[7:0][1] open $abc$9566$new_n706 rx[106] rx[104] open open open wb_dat_i[11] open open open open open open open open open wb_sel_i[0] $0\ctrl[13:0][0] open wb_dat_i[1] wb_sel_i[1] rx[107] open $abc$9566$new_n677 open $abc$9566$new_n680 open rx[105] open rx_negedge open $abc$9566$new_n499 open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="lsb" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="lsb" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="lsb" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="lsb" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">lsb</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="shift.cnt[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n699" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n699" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n699" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n699" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n699</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="shift.cnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n701" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n701" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n701" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n701" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n701</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n702" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n702" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n702" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n702" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n702</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n705" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n705" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n705" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n705" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n705</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n704" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n704" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n704" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n704" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n704</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n703" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n703" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n703" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n703" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n703</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n698" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n698" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n698" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n698" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n698</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="char_len[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[23]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="char_len[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="char_len[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="char_len[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="char_len[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n684" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n684" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n684" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n684" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n684</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n695" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122] rx[117] $abc$9566$new_n701 rx[98] $abc$9566$new_n697 rx[116] $abc$9566$new_n703 rx[96] rx[119] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121] $abc$9566$new_n698 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125] rx[127] rx[126] $abc$9566$new_n704 open $abc$9566$new_n705 rx[118] $abc$9566$new_n684 rx[112] $abc$9566$new_n1374 rx[114] rx[115] rx[99] rx[120] rx[97] $abc$9566$new_n672 open rx[124] $abc$9566$new_n699 $abc$9566$new_n677 rx[113] open open open open $abc$9566$new_n680 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[123]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open open open clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[123]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[123]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[123]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[123]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[125]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[125]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[125]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[125]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n700" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n700" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n700" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n700" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n700</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n708" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n708" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n708" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n708" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n708</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n709" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n709" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n709" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n709" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n709</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n712" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n712" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n712" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n712" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n712</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n711" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n711" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n711" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n711" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n711</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n710" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n710" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n710" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n710" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n710</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n707" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[122]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[122]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[122]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[122]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n707" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n707" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n707" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n707</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n696" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[121]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[121]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[121]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[121]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n696" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n696" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n696" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n696</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n695" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n695" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n695" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n695" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n695</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n706" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">rx[110] $abc$9566$new_n759 open $abc$9566$new_n1001 wb_sel_i[1] $abc$9566$new_n796 $abc$9566$new_n778 $abc$9566$new_n692 $abc$9566$new_n761 $abc$9566$new_n688 $abc$9566$new_n689 $abc$9566$new_n662 $abc$9566$new_n699 open $abc$9566$new_n698 wb_dat_i[15] open $abc$9566$new_n753 $abc$9566$new_n694 open $abc$9566$new_n686 $abc$9566$new_n672 $abc$9566$new_n1091 $abc$9566$new_n1002 open rx[109] open $abc$9566$new_n754 open open open wb_dat_i[12] open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1235" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1235" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1235" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1235" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1235</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n872" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n872" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n872" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n872" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n872</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n795" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n795" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n795" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n795</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1000" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1000" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1000" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1000" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1000</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[47]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[47]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[47]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1226" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1226" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1226" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1226" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1226</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1225" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1225" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1225" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1225" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1225</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[4]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[108]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[111]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[111]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[111]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[111]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[108]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[108]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[108]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[108]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n706" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n706" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n706" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n706" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n706</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n713" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">rx[66] rx[81] rx[65] rx[78] rx[80] $abc$9566$new_n714 rx[74] open rx[77] open rx[75] rx[82] $abc$9566$new_n677 open rx[83] open $abc$9566$new_n672 open open open $abc$9566$new_n698 rx[76] $abc$9566$new_n699 $abc$9566$new_n680 $abc$9566$new_n704 rx[86] $abc$9566$new_n703 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84] $abc$9566$new_n684 rx[64] $abc$9566$new_n705 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67] rx[73] $abc$9566$new_n724 open rx[87] rx[79] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85] rx[72] $abc$9566$new_n1374</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[84]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I[27]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[84]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[84]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[84]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[84]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[85]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[85]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[85]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[85]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n725" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n725" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n725" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n725" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n725</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n723" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n723" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n723" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n723" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n723</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n721" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n721" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n721" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n721" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n721</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n718" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[25]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n718" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n718" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n718" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n718</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n719" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n719" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n719" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n719" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n719</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n722" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n722" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n722" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n722" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n722</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n720" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n720" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n720" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n720" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n720</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n717" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[67]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[67]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[67]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[67]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n717" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n717" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n717" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n717</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n713" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n713" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n713" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n713" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n713</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n714" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n704 $abc$9566$new_n691 rx[90] $abc$9566$new_n780 $abc$9566$new_n692 $abc$9566$new_n698 $abc$9566$new_n779 $abc$9566$new_n662 $abc$9566$new_n705 $abc$9566$new_n754 $abc$9566$new_n680 $abc$9566$new_n703 $abc$9566$new_n677 rx[95] $abc$9566$new_n684 wb_dat_i[28] rx[93] rx[89] $abc$9566$new_n699 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88] wb_dat_i[30] $abc$9566$new_n913 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91] $abc$9566$new_n789 $abc$9566$new_n761 $abc$9566$new_n778 $abc$9566$new_n688 open wb_sel_i[3] $abc$9566$new_n687 $abc$9566$new_n661 open $abc$9566$new_n759 open open open open open $abc$9566$new_n791 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1418" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1418" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1418" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1418</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1420" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1420" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1420" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1420</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[94]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[94]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[94]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[94]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[94]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n788" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n788" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n788" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n788</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[88]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[22]-&gt;crossbar open clb.I[19]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[88]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[88]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[88]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[88]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[91]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[91]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[91]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[91]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[38]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[28]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[28]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[28]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[29]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[92]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n777" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n777" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n777" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n777</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[92]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[92]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[92]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[92]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n716" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n716" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n716" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n716" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n716</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n715" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n715" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n715" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n715" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n715</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n714" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n714" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n714" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n714" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n714</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n724" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n795 $abc$9566$new_n699 $abc$9566$new_n908 $abc$9566$new_n662 wb_dat_i[6] open open $abc$9566$new_n691 rx[68] $abc$9566$new_n753 $abc$9566$new_n686 open open rx[69] open $abc$9566$new_n698 wb_sel_i[0] open open $abc$9566$new_n761 $abc$9566$new_n913 wb_dat_i[7] $abc$9566$new_n661 $abc$9566$new_n754 $abc$9566$new_n1044 $abc$9566$new_n1372 $abc$9566$new_n672 $abc$9566$new_n687 open $abc$9566$new_n688 $abc$9566$new_n904 $abc$9566$new_n1041 $abc$9566$new_n790 $abc$9566$new_n689 open $abc$9566$new_n1374 $abc$9566$new_n694 open $abc$9566$new_n905</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[70]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[70]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[70]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[70]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[70]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[70]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[70]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[70]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n903" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n903" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n903" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n903" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n903</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1040" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1040" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1040" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1040</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n789" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n789" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n789" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n789" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n789</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1095" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1095" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1095" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1095</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[54]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[54]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[54]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1111" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1111" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1111" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1111" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1111</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1399" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1094" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1094" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1094" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1094</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1399" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1399" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1399" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1399</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1400" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1400" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1400" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1400" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1400</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[71]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="rx[71]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[71]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[71]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[71]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n724" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n724" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n724" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n724" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n724</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n727" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n703 $abc$9566$new_n699 $abc$9566$new_n677 $abc$9566$new_n705 $abc$9566$new_n768 rx[28] $abc$9566$new_n759 $abc$9566$new_n758 $abc$9566$new_n769 $abc$9566$new_n684 $abc$9566$new_n763 $abc$9566$new_n762 $abc$9566$new_n691 rx[30] $abc$9566$new_n753 $abc$9566$new_n694 $abc$9566$new_n786 $abc$9566$new_n680 $abc$9566$new_n698 $abc$9566$new_n704 $abc$9566$new_n761 open $abc$9566$new_n661 $abc$9566$new_n772 $abc$9566$new_n766 rx[31] $abc$9566$new_n784 open $abc$9566$new_n774 open $abc$9566$new_n775 rx[24] open open open open open $abc$9566$new_n785 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[27]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[27]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[27]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[27]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[27]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[29]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[29]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[29]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[29]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n783" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n783" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n783" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n783" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n783</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n825" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n825" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n825" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n825</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[29]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[37]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[25]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[0]-&gt;crossbar open fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[26]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[26]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[26]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[26]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[25]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[25]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[25]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n728" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n728" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n728" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n728" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n728</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n729" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n729" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n729" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n729" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n729</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n727" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n727" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n727" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n727" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n727</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n733" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n753 $abc$9566$new_n684 $abc$9566$new_n761 $abc$9566$new_n698 open $abc$9566$new_n699 $abc$9566$new_n662 rx[9] $abc$9566$new_n754 rx[8] $abc$9566$new_n691 $abc$9566$new_n705 open $abc$9566$new_n767 $abc$9566$new_n784 $abc$9566$new_n704 $abc$9566$new_n759 $abc$9566$new_n703 open $abc$9566$new_n848 wb_sel_i[1] $abc$9566$new_n685 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11] $abc$9566$new_n694 open $abc$9566$new_n661 $abc$9566$new_n680 $abc$9566$new_n692 $abc$9566$new_n677 $abc$9566$new_n849 $abc$9566$new_n672 rx[14] open open open wb_dat_i[13] open rx[15] open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n847" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n847" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n847" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n847" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n847</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[11]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[11]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n846" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n846" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n846" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n846" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n846</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[12]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[12]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1427" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1427" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1427" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1427" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1427</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1428" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1428" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1428" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1428" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1428</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[13]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[31]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[13]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[10]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[10]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[13]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[13]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n735" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n735" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n735" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n735" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n735</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n734" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n734" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n734" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n734" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n734</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n733" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n733" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n733" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n733" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n733</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n740" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61] $abc$9566$new_n1068 $abc$9566$new_n704 $abc$9566$new_n766 $abc$9566$new_n684 rx[56] $abc$9566$new_n703 $abc$9566$new_n698 $abc$9566$new_n699 $abc$9566$new_n772 $abc$9566$new_n705 $abc$9566$new_n680 $abc$9566$new_n661 $abc$9566$new_n759 $abc$9566$new_n1083 rx[60] $abc$9566$new_n677 $abc$9566$new_n1372 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63] $abc$9566$new_n691 $abc$9566$new_n686 open $abc$9566$new_n789 $abc$9566$new_n1065 wb_dat_i[30] $abc$9566$new_n761 $abc$9566$new_n754 open open rx[57] $abc$9566$new_n689 $abc$9566$new_n1069 $abc$9566$new_n1064 open open wb_sel_i[3] open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[62]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[62]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[62]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[62]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[62]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[62]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[62]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[62]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1080" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1080" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1080" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1080" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1080</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[63]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[63]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[63]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[63]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1082" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1082" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1082" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1082" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1082</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[61]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[61]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[61]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[61]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1081" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1081" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1081" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1081" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1081</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[58]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar open open open fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[59]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[59]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[59]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[59]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[58]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[58]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[58]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[58]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n742" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n742" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n742" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n742" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n742</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n741" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n741" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n741" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n741" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n741</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n740" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n740" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n740" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n740" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n740</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n746" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n686 $abc$9566$new_n699 $abc$9566$new_n689 $abc$9566$new_n1219 $abc$9566$new_n1220 $abc$9566$new_n698 $abc$9566$new_n759 $abc$9566$new_n705 open $abc$9566$new_n754 $abc$9566$new_n973 $abc$9566$new_n767 $abc$9566$new_n761 rx[40] open $abc$9566$new_n684 open $abc$9566$new_n704 $abc$9566$new_n662 $abc$9566$new_n703 rx[45] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43] open $abc$9566$new_n1374 rx[41] $abc$9566$new_n975 $abc$9566$new_n692 $abc$9566$new_n672 open $abc$9566$new_n1091 open rx[47] rx[46] $abc$9566$new_n987 open $abc$9566$new_n680 open $abc$9566$new_n677 open $abc$9566$new_n1372</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n971" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n971" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n971" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n971" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n971</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n972" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n972" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n972" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n972" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n972</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[43]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[43]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[43]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[43]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[106]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[106]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[106]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[39]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1388" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1388" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1388" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1388</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[44]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[42]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[42]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[42]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[42]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[44]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[44]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[44]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[44]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n748" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n748" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n748" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n748" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n748</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n747" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n747" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n747" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n747" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n747</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n746" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n746" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n746" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n746" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n746</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1371" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open rx_negedge $0\ctrl[13:0][5] $abc$9566$new_n665 open char_len[6] open shift.cnt[0] shift.cnt[6] $abc$9566$new_n668 open shift.cnt[7] open shift.cnt[1] open shift.cnt[2] open shift.cnt[3] open open open open lsb $abc$9566$flatten\shift.$0\cnt[7:0][5] open open open open open char_len[4] open open open open open $abc$9566$flatten\shift.$0\cnt[7:0][4] open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1374" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1374" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1374" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1374" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1374</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="shift.cnt[5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[35]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="shift.cnt[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="shift.cnt[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n651" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n651" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n651" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n651" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n651</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="char_len[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="char_len[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="char_len[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n506" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n506" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n506" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n506</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n507" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n507" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n507" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n507" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n507</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n653" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n653" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n653" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n653" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n653</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1373" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1373" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1373" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1373</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n667" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n667" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n667" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n667" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n667</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1372" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1372" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1372" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1372</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1371" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1371" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1371" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1371</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1091 $abc$9566$new_n1078 wb_dat_i[29] $abc$9566$new_n783 $abc$9566$new_n662 $abc$9566$new_n490 $abc$9566$new_n913 $abc$9566$new_n686 $abc$9566$new_n754 $abc$9566$new_n703 $abc$9566$new_n687 $abc$9566$new_n1374 open $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93] open rx[61] wb_sel_i[3] $abc$9566$new_n688 open rx[125] open $abc$9566$new_n677 open $abc$9566$new_n672 open $abc$9566$new_n562 open $abc$9566$new_n1372 open open open $abc$9566$new_n680 open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1076" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1076" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1076" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1076" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1076</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[93]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[93]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[93]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[93]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1075" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1075" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1075" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1075" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1075</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n784" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n784" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n784" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n784" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n784</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n689" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n689" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n689" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n689</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1181" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1181" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1181" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1181" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1181</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1180" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1180" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1180" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1180" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1180</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1077" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n785" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n785" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n785" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n785</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1077" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1077" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1077" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1077</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1425" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1425" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1425" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1425" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1425</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1424" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1424" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1424" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1424" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1424</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[0] rx[3] rx_negedge $abc$9566$new_n688 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2] wb_sel_i[0] open $abc$9566$new_n913 open miso_pad_i $abc$9566$new_n691 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1] open $abc$9566$new_n506 open $abc$9566$new_n694 open $abc$9566$new_n877 open $abc$9566$new_n685 sclk_pad_o $abc$9566$new_n699 clgen.pos_edge $abc$9566$new_n698 $abc$9566$new_n737 $abc$9566$new_n684 $abc$9566$new_n1374 open $abc$9566$new_n677 clgen.neg_edge $abc$9566$new_n1372 open $abc$9566$new_n1091 open $abc$9566$new_n687 open $abc$9566$new_n672 open $abc$9566$new_n680 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n692" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n692" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n692" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n692" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n692</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n753" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n753" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n753" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n753</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n876" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n876" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n876" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n876" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n876</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n752" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n752" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n752" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n752" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n752</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n736" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n736" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n736" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n736" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n736</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n738" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n738" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n738" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n738" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n738</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n662" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[30]-&gt;crossbar fle[7].out[1]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n693" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n693" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n693" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n693</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n662" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n662" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n662" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n662</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n671" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n820" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n820" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n820" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n820</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n671" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n671" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n671" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n671</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1090" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1090" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1090" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1090" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1090</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[64]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[64]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[64]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n825 wb_sel_i[0] $abc$9566$new_n692 $abc$9566$new_n686 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103] open $abc$9566$new_n946 open $abc$9566$new_n784 $abc$9566$new_n759 $abc$9566$new_n698 open $abc$9566$new_n1207 open $abc$9566$new_n699 $abc$9566$new_n662 $abc$9566$new_n1384 open $abc$9566$new_n1205 $abc$9566$new_n820 $abc$9566$new_n672 $abc$9566$new_n1374 $abc$9566$new_n1091 $abc$9566$new_n913 open $abc$9566$new_n761 wb_dat_i[4] open $abc$9566$new_n680 $abc$9566$new_n688 open open $abc$9566$new_n1372 open $abc$9566$new_n754 $abc$9566$new_n1208 open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[101]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[101]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[101]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[101]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[101]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n940" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n940" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n940" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n940</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1204" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1204" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1204" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1204" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1204</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[102]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[102]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[102]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[102]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n942" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n942" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n942" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n942" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n942</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[103]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[103]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[103]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[103]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[17]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[37]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[37]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[37]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n697" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n697" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n697" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n697" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n697</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1202" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1202" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1202" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1202" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1202</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1201" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1201" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1201" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1201" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1201</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[100]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[100]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[100]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">open open $abc$9566$new_n759 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119] $abc$9566$new_n1091 $abc$9566$new_n1252 $abc$9566$new_n662 $abc$9566$new_n686 $abc$9566$new_n688 $abc$9566$new_n761 $abc$9566$new_n1374 $abc$9566$new_n689 open $abc$9566$new_n692 $abc$9566$new_n820 $abc$9566$new_n784 $abc$9566$new_n672 $abc$9566$new_n1300 open $abc$9566$new_n1299 open wb_sel_i[2] open $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118] open $abc$9566$new_n1037 $abc$9566$new_n754 $abc$9566$new_n680 open $abc$9566$new_n1372 open open open open open $abc$9566$new_n825 open wb_dat_i[20] open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[117]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[117]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[117]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[117]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[117]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1033" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1033" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1033" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1033</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1034" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1034" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1034" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1034" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1034</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[119]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[119]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[119]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[119]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1251" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1251" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1251" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1251" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1251</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[118]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[118]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[118]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[118]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1035" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[27]-&gt;crossbar open clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1035" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1035" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1035" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1035</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[53]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[53]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[53]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1313" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1313" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1313" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1313" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1313</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1249" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[29]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1249" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1249" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1249" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1249</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1248" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1248" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1248" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1248" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1248</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[116]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[116]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[116]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[3] $abc$9566$new_n1131 $abc$9566$new_n685 $abc$9566$new_n687 rx[12] $abc$9566$new_n662 open $abc$9566$new_n754 $abc$9566$new_n1095 open $abc$9566$new_n691 wb_sel_i[1] open $abc$9566$new_n759 $abc$9566$new_n913 open $abc$9566$new_n688 open open $abc$9566$new_n692 $abc$9566$new_n1094 open $abc$9566$new_n672 $abc$9566$new_n684 $abc$9566$new_n680 open wb_dat_i[12] open $abc$9566$new_n1091 open $abc$9566$new_n1374 open $abc$9566$new_n1133 open $abc$9566$new_n1372 open wb_dat_i[28] open $abc$9566$new_n677 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n858" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[7]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n858" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n858" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n858" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n858</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n779" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n779" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n779" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n779</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n857" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n857" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n857" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n857" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n857</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1132" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1132" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1132" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1132" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1132</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[14]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[76]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[76]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[76]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n856" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n856" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n856" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n856" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n856</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n778" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n661" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n661" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n661" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n661</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n778" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n778" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n778" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n778</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1276" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1276" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1276" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1276</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1275" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1275" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1275" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1275" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1275</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[16]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[124]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[124]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[124]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n688 $abc$9566$new_n689 $abc$9566$new_n754 $abc$9566$new_n760 $abc$9566$new_n912 open open open $abc$9566$new_n759 open wb_dat_i[0] open open open $abc$9566$new_n662 open open open open open $abc$9566$new_n913 $abc$9566$new_n926 $abc$9566$new_n877 $abc$9566$new_n1193 $abc$9566$new_n922 $abc$9566$new_n923 $abc$9566$new_n680 $abc$9566$new_n919 wb_sel_i[0] $abc$9566$new_n699 $abc$9566$new_n686 $abc$9566$new_n698 $abc$9566$new_n1372 $abc$9566$new_n691 open $abc$9566$new_n761 $abc$9566$new_n692 $abc$9566$new_n1091 $abc$9566$new_n672 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n915" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n915" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n915" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n915" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n915</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n804" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n804" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n804" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n804</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1192" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1192" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1192" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1192" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1192</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[34]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[34]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[34]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[34]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n917" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n917" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n917" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n917" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n917</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[35]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[35]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[35]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[35]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[14]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[97]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[97]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[97]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[33]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n916" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n916" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n916" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n916</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[33]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[33]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[33]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[33]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n751" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n751" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n751" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n751" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n751</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n911" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n911" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n911" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n911" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n911</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[32]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[32]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[32]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1019 $abc$9566$new_n760 $abc$9566$new_n1005 $abc$9566$new_n1240 $abc$9566$new_n1012 $abc$9566$new_n1015 open $abc$9566$new_n689 $abc$9566$new_n1091 $abc$9566$new_n761 $abc$9566$new_n692 open open $abc$9566$new_n759 open open open $abc$9566$new_n1016 open $abc$9566$new_n662 open $abc$9566$new_n1006 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51] open $abc$9566$new_n672 $abc$9566$new_n754 $abc$9566$new_n680 $abc$9566$new_n699 $abc$9566$new_n686 open $abc$9566$new_n1372 $abc$9566$new_n688 open open open open $abc$9566$new_n1374 $abc$9566$new_n698 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1239" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1239" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1239" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1239" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1239</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[48]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[48]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[48]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[48]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1010" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1010" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1010" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1010" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1010</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[50]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[50]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[50]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[50]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1004" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1004" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1004" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1004" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1004</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n745" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n745" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n745" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n745" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n745</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1009" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[51]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[51]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[51]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[51]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1009" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1009" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1009" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1009</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[113]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[113]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[113]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1008" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1008" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1008" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1008" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1008</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[49]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[49]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[49]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1246 $abc$9566$new_n754 $abc$9566$new_n677 $abc$9566$new_n1374 open $abc$9566$new_n759 $abc$9566$new_n680 $abc$9566$new_n689 $abc$9566$new_n691 $abc$9566$new_n1372 open $abc$9566$new_n662 open open rx[11] $abc$9566$new_n686 open $abc$9566$new_n761 open open wb_dat_i[11] rx[51] $abc$9566$new_n1026 $abc$9566$new_n692 wb_sel_i[1] open open open $abc$9566$new_n1091 $abc$9566$new_n661 $abc$9566$new_n688 open open open $abc$9566$new_n672 open $abc$9566$new_n705 open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1023" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1023" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1023" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1023" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1023</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1024" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1024" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1024" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1024" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1024</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n853" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n853" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n853" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n853</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n773" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n773" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n773" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n773" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n773</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n854" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n854" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n854" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n854</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n852" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[14]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n852" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n852" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n852" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n852</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n913" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n913" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n913" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n913</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n851" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n851" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n851" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n851" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n851</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n978" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n978" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n978" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n978</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1245" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[1].out[0]-&gt;crossbar open fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1245" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1245" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1245" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1245</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[115]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[115]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[115]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1022" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n814" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n814" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n814" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n814</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1022" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1022" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1022" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1022</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1029" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">rx[54] open $abc$9566$new_n698 $abc$9566$new_n759 $abc$9566$new_n699 $abc$9566$new_n796 $abc$9566$new_n689 open $abc$9566$new_n688 $abc$9566$new_n795 open $abc$9566$new_n662 open open open $abc$9566$new_n820 open $abc$9566$new_n1091 open open open rx[119] $abc$9566$new_n672 $abc$9566$new_n1051 $abc$9566$new_n761 $abc$9566$new_n1258 open $abc$9566$new_n1372 rx[53] open $abc$9566$new_n680 $abc$9566$new_n1031 open $abc$9566$new_n692 open open $abc$9566$new_n1374 $abc$9566$new_n686 open $abc$9566$new_n754</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open open open open open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[55]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[36]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[55]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[55]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[55]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[55]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1047" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1047" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1047" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1047</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1048" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1048" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1048" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1048" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1048</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1257" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1257" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1257" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1257" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1257</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1049" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1049" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1049" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1049" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1049</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n954" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n954" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n954" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n954</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n744" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n744" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n744" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n744" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n744</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1030" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1030" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1030" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1030" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1030</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[31]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[52]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[52]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[52]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1029" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1029" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1029" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1029" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1029</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1071" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1372 $abc$9566$new_n778 $abc$9566$new_n1329 $abc$9566$new_n1299 $abc$9566$new_n1327 $abc$9566$new_n1297 open $abc$9566$new_n1328 $abc$9566$new_n662 $abc$9566$new_n1300 $abc$9566$new_n1325 $abc$9566$new_n689 rx[62] rx[61] $abc$9566$new_n1330 $abc$9566$new_n1336 $abc$9566$new_n759 $abc$9566$new_n1374 $abc$9566$new_n672 open open $abc$9566$new_n1322 $abc$9566$new_n1331 open $abc$9566$new_n691 wb_sel_i[3] open $abc$9566$new_n1324 $abc$9566$new_n913 wb_dat_i[28] $abc$9566$new_n692 $abc$9566$new_n754 open rx[63] $abc$9566$new_n1289 open $abc$9566$new_n686 $abc$9566$new_n1295 open $abc$9566$new_n1319</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="$abc$9566$new_n1326" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1326" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1326" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1326" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1326</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1320" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[34]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1320" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1320" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1320" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1320</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1321" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[37]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1321" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1321" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1321" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1321</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1323" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1323" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1323" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1323" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1323</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1073" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[28]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1073" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1073" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1073" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1073</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1072" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[17]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1072" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1072" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1072" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1072</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[36]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[60]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[60]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[60]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1071" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1071" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1071" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1071" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1071</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n680 wb_sel_i[3] open $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56] rx[88] $abc$9566$new_n662 $abc$9566$new_n1091 $abc$9566$new_n672 open $abc$9566$new_n754 $abc$9566$new_n677 $abc$9566$new_n1095 wb_dat_i[24] $abc$9566$new_n687 open open open open open open open $abc$9566$new_n692 $abc$9566$new_n686 $abc$9566$new_n1372 open $abc$9566$new_n913 open $abc$9566$new_n1374 $abc$9566$new_n688 open open open open open $abc$9566$new_n684 open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1056" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open open clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1056" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1056" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1056" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1056</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[56]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[56]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[56]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[56]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1261" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1261" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1261" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1261" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1261</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1260" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1260" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1260" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1260" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1260</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1055" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[22]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1055" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1055" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1055" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1055</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1054" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1054" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1054" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1054" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1054</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[120]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[120]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[120]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n690" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[34]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n761" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n761" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n761" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n761</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n690" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n690" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n690" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n690</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1167" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1167" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1167" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1167" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1167</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1166" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1166" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1166" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1166" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1166</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n704 $abc$9566$new_n662 $abc$9566$new_n1196 $abc$9566$new_n754 $abc$9566$new_n688 open open $abc$9566$new_n759 open $abc$9566$new_n680 open open open wb_adr_i[2] open $abc$9566$new_n761 open open open rx[122] $abc$9566$new_n1374 $abc$9566$new_n692 $abc$9566$new_n1091 open $abc$9566$new_n677 open rx[34] $abc$9566$new_n766 open $abc$9566$new_n913 $abc$9566$new_n672 open wb_sel_i[3] $abc$9566$new_n686 open $abc$9566$new_n1095 wb_dat_i[26] open $abc$9566$new_n687</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n923" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar open clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n923" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n923" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n923" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n923</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n767" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n767" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n767" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n767" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n767</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n634" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n634" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n634" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n634</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n768" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n768" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n768" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n768" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n768</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n973" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n973" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n973" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n973</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1173" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1173" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1173" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1173" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1173</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[90]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[90]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[90]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1172" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[33]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1172" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1172" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1172" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1172</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n924" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n848" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n848" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n848" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n848</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n924" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n924" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n924" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n924</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1195" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1195" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1195" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1195" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1195</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n922" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n809" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n809" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n809" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n809</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n922" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n922" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n922" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n922</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[98]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[98]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[98]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n1299 wb_dat_i[3] rx[98] $abc$9566$new_n662 $abc$9566$new_n1190 $abc$9566$new_n913 $abc$9566$new_n1300 open wb_sel_i[0] $abc$9566$new_n691 $abc$9566$new_n759 open rx[97] open $abc$9566$new_n754 $abc$9566$new_n761 rx[35] open open $abc$9566$new_n1091 $abc$9566$new_n688 $abc$9566$new_n773 $abc$9566$new_n686 $abc$9566$new_n672 $abc$9566$new_n692 open open $abc$9566$new_n680 wb_dat_i[0] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3] $abc$9566$new_n689 open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n930" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n930" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n930" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n930" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n930</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[96]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[96]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[96]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[96]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n931" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n931" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n931" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n931" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n931</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n933" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n933" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n933" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n933" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n933</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1199" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1199" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1199" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1199" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1199</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n891" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n891" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n891" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n891</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1317" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1317" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1317" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1317" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1317</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1198" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1198" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1198" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1198" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1198</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n929" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n889" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n889" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n889" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n889</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n929" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n929" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n929" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n929</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[99]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[99]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[99]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[1] $abc$9566$new_n686 $abc$9566$new_n962 $abc$9566$new_n688 open open wb_adr_i[2] $abc$9566$new_n689 $abc$9566$new_n684 open open open open open open open open open open open $abc$9566$new_n754 $abc$9566$new_n1091 $abc$9566$new_n661 $abc$9566$new_n691 wb_dat_i[8] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72] open $abc$9566$new_n662 $abc$9566$new_n692 $abc$9566$new_n672 open $abc$9566$new_n680 open $abc$9566$new_n677 open $abc$9566$new_n1372 open $abc$9566$new_n1374 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n838" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[33]-&gt;crossbar open clb.I[29]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n838" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n838" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n838" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n838</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n759" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n759" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n759" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n759</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n960" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[35]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n960" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n960" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n960" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n960</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n959" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n959" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n959" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n959" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n959</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[40]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[40]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[40]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[8]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[8]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1375" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1375" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1375" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1375" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1375</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n961" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n591" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n591" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n591" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n591</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n961" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n961" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n961" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n961</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1214" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[72]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[72]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[72]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[72]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1214" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1214" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1214" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1214</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1213" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1213" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1213" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1213" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1213</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[104]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[104]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[104]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n662 open wb_dat_i[17] $abc$9566$new_n804 $abc$9566$new_n968 open $abc$9566$new_n754 open wb_sel_i[2] $abc$9566$new_n686 $abc$9566$new_n1217 open $abc$9566$new_n759 open open open $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81] open $abc$9566$new_n689 $abc$9566$new_n661 open $abc$9566$new_n692 open $abc$9566$new_n1094 $abc$9566$new_n1091 $abc$9566$new_n677 $abc$9566$new_n691 $abc$9566$new_n680 open $abc$9566$new_n1372 $abc$9566$new_n687 open $abc$9566$new_n688 $abc$9566$new_n1374 open $abc$9566$new_n672 $abc$9566$new_n703 open $abc$9566$new_n761</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1216" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[33]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1216" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1216" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1216" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1216</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[81]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[81]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[81]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[81]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n966" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n966" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n966" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n966" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n966</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n806" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n806" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n806" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n806</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n760" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n760" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n760" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n760" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n760</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n807" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n807" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n807" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n807</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n805" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n805" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n805" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n805" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n805</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1148" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1148" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1148" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1148" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1148</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[17]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[17]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[17]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n965" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n965" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n965" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n965" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n965</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[41]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[41]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[41]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n964" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n841" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n841" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n841" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n841</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n964" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n964" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n964" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n964</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[105]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[105]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[105]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">rx[105] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75] $abc$9566$new_n1304 rx[43] $abc$9566$new_n1299 $abc$9566$new_n1297 $abc$9566$new_n754 $abc$9566$new_n1294 $abc$9566$new_n1318 $abc$9566$new_n913 $abc$9566$new_n1372 $abc$9566$new_n680 open $abc$9566$new_n1300 $abc$9566$new_n689 $abc$9566$new_n773 $abc$9566$new_n662 $abc$9566$new_n978 open $abc$9566$new_n1319 $abc$9566$new_n688 $abc$9566$new_n1289 $abc$9566$new_n1091 open $abc$9566$new_n1316 $abc$9566$new_n1309 $abc$9566$new_n672 $abc$9566$new_n1295 rx[104] wb_sel_i[1] rx[106] $abc$9566$new_n686 $abc$9566$new_n691 open wb_dat_i[11] $abc$9566$new_n1317 open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n982" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n982" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n982" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n982" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n982</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1223" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[29]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1223" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1223" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1223" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1223</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1129" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1129" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1129" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1129</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1288" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1288" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1288" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1288" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1288</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1314" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[27]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1314" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1314" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1314" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1314</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1315" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1315" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1315" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1315" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1315</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n979" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[7].out[1]-&gt;crossbar open clb.I[16]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n979" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n979" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n979" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n979</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n980" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n980" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n980" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n980" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n980</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1222" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[75]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[75]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[75]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[75]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1222" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1222" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1222" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1222</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[107]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[107]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[107]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1310 rx[50] $abc$9566$new_n761 wb_dat_i[16] $abc$9566$new_n1295 $abc$9566$new_n1299 $abc$9566$new_n754 $abc$9566$new_n1297 $abc$9566$new_n767 rx[113] open $abc$9566$new_n1300 $abc$9566$new_n759 $abc$9566$new_n1091 wb_sel_i[2] open open $abc$9566$new_n1372 $abc$9566$new_n662 $abc$9566$new_n1243 open $abc$9566$new_n1311 $abc$9566$new_n680 open $abc$9566$new_n686 $abc$9566$new_n1313 $abc$9566$new_n672 $abc$9566$new_n688 $abc$9566$new_n677 open open open $abc$9566$new_n1374 $abc$9566$new_n684 rx[115] $abc$9566$new_n692 open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[114]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[18]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[114]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[114]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[114]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[114]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1242" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1242" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1242" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1242</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1015" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1015" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1015" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1015" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1015</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1017" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1017" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1017" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1017" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1017</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n811" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n811" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n811" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n811</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1016" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[18]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1016" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1016" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1016" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1016</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1309" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1309" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1309" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1309" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1309</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1312" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1312" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1312" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1312" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1312</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1005" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n912" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n912" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n912" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n912</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1005" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1005" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1005" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1005</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1237" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1237" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1237" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1237" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1237</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[112]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[112]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[112]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1369" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[24] $abc$9566$new_n1293 $abc$9566$new_n691 $abc$9566$new_n1334 $abc$9566$new_n754 char_len[0] open shift.cnt[0] $abc$9566$new_n1374 wb_sel_i[0] $abc$9566$new_n653 shift.cnt[3] open wb_dat_i[3] open open open open open open $0\ctrl[13:0][2] rx[25] $abc$9566$new_n661 lsb shift.cnt[1] $abc$9566$new_n1299 shift.cnt[2] wb_sel_i[3] $abc$9566$new_n1297 rx[27] $abc$9566$new_n1333 rx[26] $abc$9566$new_n499 $abc$9566$new_n1335 char_len[5] $0\ctrl[13:0][4] $abc$9566$new_n692 shift.cnt[4] shift.cnt[5] $abc$9566$new_n690</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1296" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1296" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1296" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1296" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1296</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1291" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1291" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1291" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1291</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="char_len[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[32]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="char_len[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="char_len[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="char_len[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="char_len[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1292" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1292" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1292" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1292" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1292</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="char_len[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="char_len[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1290" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1290" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1290" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1290" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1290</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1342" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1342" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1342" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1342</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1289" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1289" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1289" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1289" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1289</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1300" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1300" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1300" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1300</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1295" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1295" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1295" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1295" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1295</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1331" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[33]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1331" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1331" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1331" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1331</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1332" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1332" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1332" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1332" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1332</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[24]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[24]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[24]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1369" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[22]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1369" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1369" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1369" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1369</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">ss[3] clgen.divider[9] char_len[3] rx[99] $abc$9566$new_n754 wb_adr_i[2] $abc$9566$new_n661 wb_adr_i[3] $abc$9566$new_n913 $abc$9566$new_n773 open $abc$9566$new_n662 $abc$9566$new_n691 rx[67] $abc$9566$new_n759 clgen.divider[0] open $0\divider[15:0][7] open wb_adr_i[4] open rx[35] clgen.divider[6] $abc$9566$new_n889 $abc$9566$new_n680 rx[3] $abc$9566$new_n688 $abc$9566$new_n891 $abc$9566$new_n517 wb_sel_i[0] wb_dat_i[10] wb_sel_i[1] $abc$9566$new_n687 open open open open wb_dat_i[3] open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n572" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n572" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n572" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n572" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n572</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\divider[15:0][3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[10]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[10]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[10]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][10]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n486" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n486" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n486" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n486" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n486</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[3]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n571" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n571" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n571" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n571</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n890" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.divider[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n890" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n890" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n890" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n890</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1393" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1393" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1393" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1393</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1416" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n698 $abc$9566$new_n688 rx[19] $abc$9566$new_n662 rx[18] $abc$9566$new_n789 $abc$9566$new_n661 $abc$9566$new_n691 $abc$9566$new_n699 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21] $abc$9566$new_n680 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23] $abc$9566$new_n677 $abc$9566$new_n754 rx[17] $abc$9566$new_n821 $abc$9566$new_n692 $abc$9566$new_n759 rx[16] open $abc$9566$new_n687 $abc$9566$new_n822 open $abc$9566$new_n790 $abc$9566$new_n672 wb_dat_i[22] $abc$9566$new_n1374 $abc$9566$new_n913 open open $abc$9566$new_n761 open open $abc$9566$new_n831 open open wb_sel_i[2] open open $abc$9566$new_n820</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n730" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n730" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n730" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n730" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n730</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[20]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[20]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[20]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[20]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n819" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n819" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n819" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n819" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n819</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[21]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[21]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[21]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[21]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n732" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n732" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n732" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n732" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n732</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n731" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n731" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n731" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n731" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n731</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[22]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[33]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[22]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[22]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[22]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n830" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[23]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[23]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[23]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[23]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n830" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n830" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n830" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n830</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1415" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1415" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1415" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1415" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1415</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[86]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[86]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[86]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1416" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1416" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1416" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1416" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1416</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n737" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n761 $abc$9566$new_n784 $abc$9566$new_n759 $abc$9566$new_n894 $abc$9566$new_n699 $abc$9566$new_n1105 $abc$9566$new_n909 $abc$9566$new_n1094 $abc$9566$new_n908 rx[6] $abc$9566$flatten\clgen.$0\neg_edge[0:0] open $abc$9566$new_n895 $abc$9566$new_n687 $abc$9566$new_n795 wb_dat_i[5] open $abc$9566$new_n698 open $abc$9566$new_n1095 $abc$9566$new_n913 $abc$9566$new_n754 open $abc$9566$new_n753 $abc$9566$new_n1374 open wb_sel_i[0] $abc$9566$new_n661 open $abc$9566$new_n662 $abc$9566$new_n680 $abc$9566$new_n694 $abc$9566$new_n691 $abc$9566$new_n692 open open $abc$9566$new_n672 $abc$9566$new_n820 open $abc$9566$new_n685</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n893" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n893" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n893" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n893</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1104" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1104" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1104" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1104" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1104</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.neg_edge" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.neg_edge" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.neg_edge" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.neg_edge</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[68]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[68]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[68]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1430" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1430" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1430" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1430" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1430</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1431" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1431" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1431" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1431</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[5]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[32]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[5]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n737" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n737" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n737" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n737" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n737</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n750" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n956 $abc$9566$new_n754 $abc$9566$new_n936 $abc$9566$new_n686 $abc$9566$new_n1386 $abc$9566$new_n795 $abc$9566$new_n913 $abc$9566$new_n688 $abc$9566$new_n699 $abc$9566$new_n759 $abc$9566$new_n1211 $abc$9566$new_n789 $abc$9566$new_n790 $abc$9566$new_n662 open $abc$9566$new_n954 $abc$9566$new_n698 rx[37] open open rx[103] $abc$9566$new_n1091 open $abc$9566$new_n689 open $abc$9566$new_n938 open $abc$9566$new_n761 open open open $abc$9566$new_n680 open open open open open $abc$9566$new_n672 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n952" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n952" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n952" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n952" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n952</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[36]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[36]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[36]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[36]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n953" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar open fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n953" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n953" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n953" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n953</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1210" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1210" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1210" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1210" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1210</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n948" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[39]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[39]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[39]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[39]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n948" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n948" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n948" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n948</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[38]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n946" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n946" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n946" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n946</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[38]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[38]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[38]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[38]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n750" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n750" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n750" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n750" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n750</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n936" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n833 rx[23] $abc$9566$new_n834 $abc$9566$new_n686 open rx[84] $abc$9566$new_n688 $abc$9566$new_n687 rx[86] $abc$9566$new_n672 open $abc$9566$new_n692 open $abc$9566$new_n661 rx[20] open open $abc$9566$new_n819 $abc$9566$new_n754 $abc$9566$new_n1374 wb_adr_i[2] $abc$9566$new_n820 wb_adr_i[3] wb_dat_i[23] $abc$9566$new_n759 wb_sel_i[2] rx[116] $abc$9566$new_n913 wb_adr_i[4] rx[36] rx[118] open open $abc$9566$new_n691 wb_dat_i[20] rx[52] $abc$9566$new_n662 $abc$9566$new_n1372 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1411" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1411" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1411" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1411" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1411</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1413" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1413" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1413" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1413</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n822" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n822" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n822" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n822" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n822</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n835" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n835" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n835" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n835</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1031" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1031" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1031" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1031" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1031</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n622" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n622" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n622" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n622" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n622</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n626" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n626" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n626" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n626</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[20]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[20]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[20]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[20]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n894" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar open clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n821" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n821" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n821" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n821</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n894" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n894" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n894" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n894</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n937" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n937" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n937" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n937" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n937</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n936" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n936" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n936" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n936" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n936</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">rx[125] wb_dat_i[27] $abc$9566$new_n783 $abc$9566$new_n1405 open $abc$9566$new_n841 open $abc$9566$new_n691 rx[61] $abc$9566$new_n1180 wb_adr_i[2] $abc$9566$new_n754 open $abc$9566$new_n759 open wb_dat_i[29] rx[27] wb_sel_i[3] open rx[29] open open $abc$9566$new_n661 $abc$9566$new_n1095 wb_adr_i[3] open open $abc$9566$new_n680 $abc$9566$new_n844 $abc$9566$new_n672 $abc$9566$new_n760 open open $abc$9566$new_n913 $abc$9566$new_n687 wb_adr_i[4] open open open rx[93]</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1078" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1078" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1078" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1078" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1078</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1121" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1121" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1121" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1121" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1121</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n843" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n843" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n843" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n843" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n843</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n881" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n881" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n881" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n881</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n842" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[2].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n842" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n842" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n842" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n842</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[9]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[9]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[73]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[73]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[73]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n786" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n775" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n775" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n775" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n775</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n786" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n786" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n786" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n786</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[29]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[29]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[29]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[29]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n640" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n640" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n640" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n640" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n640</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">rx[72] open $abc$9566$new_n1295 $abc$9566$new_n662 $abc$9566$new_n1297 wb_dat_i[14] $abc$9566$new_n1300 $abc$9566$new_n754 $abc$9566$new_n867 open $abc$9566$new_n761 $abc$9566$new_n759 $abc$9566$new_n1095 open open open rx[73] $abc$9566$new_n687 rx[75] open $abc$9566$new_n848 $abc$9566$new_n1307 $abc$9566$new_n868 rx[76] $abc$9566$new_n825 $abc$9566$new_n1094 $abc$9566$new_n1408 $abc$9566$new_n913 $abc$9566$new_n846 open rx[79] $abc$9566$new_n688 wb_dat_i[10] open $abc$9566$new_n1299 wb_sel_i[1] open open open $abc$9566$new_n1308</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[77]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[77]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[77]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[77]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[77]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="rx[78]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[78]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[78]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[78]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1140" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1140" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1140" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1140" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1140</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1407" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1407" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1407" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1407" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1407</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1409" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1409" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1409" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1409" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1409</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1306" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1306" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1306" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1306" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1306</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1304" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1304" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1304" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1304" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1304</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1305" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1305" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1305" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1305" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1305</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1126" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1126" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1126" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1126</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[28]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[74]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[74]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[74]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n590 wb_adr_i[2] wb_dat_i[11] $abc$9566$new_n853 $abc$9566$new_n851 $abc$9566$new_n754 $abc$9566$new_n1129 wb_dat_i[12] clgen.divider[15] rx[107] open rx[75] wb_adr_i[3] lsb rx[11] clgen.divider[5] clgen.divider[1] clgen.divider[4] wb_adr_i[4] $abc$9566$new_n486 $abc$9566$new_n517 open wb_dat_i[13] wb_sel_i[1] $abc$9566$new_n687 clgen.divider[14] $abc$9566$new_n1094 open $0\divider[15:0][8] $abc$9566$new_n1095 rx[43] clgen.divider[2] open open open open $abc$9566$new_n913 open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="clgen.divider[11]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[20]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.divider[11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\divider[15:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.divider[11]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[11]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clgen.divider[13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[13]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[13]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][13]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[12]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[12]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][12]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[8]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[8]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n484" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n484" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n484" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n484" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n484</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n485" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n485" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n485" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n485" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n485</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[11]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[11]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[11]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n599" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n599" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n599" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n599" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n599</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n600" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n562" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n562" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n562" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n562</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n600" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n600" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n600" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n600</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1128" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1128" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1128" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1128</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">rx[49] open wb_dat_i[17] $abc$9566$new_n1148 wb_adr_i[2] $abc$9566$new_n804 open open wb_adr_i[3] rx[17] open $abc$9566$new_n913 open open open open open open open open rx[113] $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80] $abc$9566$new_n672 rx[81] $abc$9566$new_n692 $abc$9566$new_n705 $abc$9566$new_n680 $abc$9566$new_n688 $abc$9566$new_n1372 wb_dat_i[16] $abc$9566$new_n677 $abc$9566$new_n691 wb_adr_i[4] wb_sel_i[2] $abc$9566$new_n1095 open $abc$9566$new_n661 $abc$9566$new_n687 $abc$9566$new_n1374 $abc$9566$new_n684</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1012" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1012" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1012" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1012" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1012</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n802" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar open fle[8].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n802" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n802" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n802" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n802</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[80]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[80]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[80]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[80]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n801" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n801" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n801" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n801" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n801</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n754" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n754" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n754" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n754</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1146" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[25]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1146" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1146" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1146" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1146</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n796" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n796" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n796" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n796</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1145" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[33]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1145" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1145" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1145" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1145</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[16]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1240" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[33]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1240" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1240" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1240" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1240</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[17]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[17]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[17]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[17]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n616" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[23]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[16]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[16]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[16]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n616" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n616" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n616" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n616</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">rx[81] $abc$9566$new_n687 $abc$9566$new_n1303 $abc$9566$new_n1301 rx[88] $abc$9566$new_n691 $abc$9566$new_n754 open rx[91] open $abc$9566$new_n1297 $abc$9566$new_n1095 $abc$9566$new_n1295 open open open $abc$9566$new_n817 $abc$9566$new_n1300 open open rx[90] $abc$9566$new_n811 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89] $abc$9566$new_n814 $abc$9566$new_n809 rx[80] $abc$9566$new_n1299 $abc$9566$new_n1374 $abc$9566$new_n759 $abc$9566$new_n1094 wb_dat_i[19] $abc$9566$new_n661 wb_sel_i[2] wb_dat_i[18] $abc$9566$new_n913 $abc$9566$new_n773 open open open $abc$9566$new_n680</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n815" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n815" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n815" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n815" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n815</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[89]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[89]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[89]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[89]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[27]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[19]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[19]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[19]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1298" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1298" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1298" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1298" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1298</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1294" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1294" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1294" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1294" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1294</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1152" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1152" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1152" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1152</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[34]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="rx[83]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[6]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n816" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n816" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n816" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n816</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[83]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[83]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[83]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[83]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1302" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1302" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1302" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1302" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1302</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1150" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1150" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1150" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1150" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1150</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[82]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[82]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[82]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]" instance="clb[41]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n1091 $abc$9566$new_n689 open $abc$9566$new_n691 open open $abc$9566$new_n662 $abc$9566$new_n672 $abc$9566$new_n759 $abc$9566$new_n1374 open open $abc$9566$new_n1372 $abc$9566$new_n1300 open open open open open $abc$9566$new_n754 rx[44] rx[47] char_len[1] wb_sel_i[1] $abc$9566$new_n825 rx[46] lsb open $abc$9566$new_n686 $abc$9566$new_n913 char_len[0] wb_dat_i[13] shift.cnt[0] open $abc$9566$new_n761 $abc$9566$new_n688 shift.cnt[1] $abc$9566$new_n680 $abc$9566$new_n784</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1228" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[36]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1228" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1228" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1228" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1228</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n991" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n991" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n991" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n991" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n991</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n826" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n826" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n826" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n826</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n993" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[32]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n993" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n993" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n993" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n993</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1229" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[32]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1229" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1229" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1229" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1229</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1299" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1299" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1299" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1299" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1299</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1328" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1328" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1328" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1328" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1328</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n990" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[1].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n990" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n990" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n990" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n990</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[45]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[45]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[45]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n989" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n824" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n824" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n824" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n824</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n989" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n989" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n989" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n989</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[109]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[109]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[109]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]" instance="clb[42]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[2] wb_dat_i[22] $abc$9566$new_n754 $abc$9566$new_n688 rx[85] $abc$9566$new_n826 $abc$9566$new_n1413 $abc$9566$new_n686 $abc$9566$new_n687 $abc$9566$new_n691 wb_adr_i[2] wb_dat_i[21] open open $abc$9566$new_n626 open open rx[21] open rx[22] $abc$9566$new_n1040 $abc$9566$new_n790 wb_adr_i[4] open rx[54] $abc$9566$new_n824 wb_adr_i[3] $abc$9566$new_n680 $abc$9566$new_n661 open rx[117] $abc$9566$new_n1372 $abc$9566$new_n759 open rx[118] open $abc$9566$new_n913 open $abc$9566$new_n662 $abc$9566$new_n1091</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1255" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1255" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1255" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1255" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1255</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n831" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n831" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n831" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n831</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1044" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1044" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1044" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1044" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1044</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n827" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n827" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n827" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n827" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n827</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1252" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1252" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1252" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1252</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[22]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[22]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[22]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[22]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1041" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar open clb.I[38]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1041" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1041" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1041" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1041</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1042" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar open clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n904" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n904" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n904" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n904</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1042" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1042" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1042" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1042</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1254" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[38]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1254" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1254" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1254" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1254</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]" instance="clb[43]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1080 $abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30] $abc$9566$new_n1372 $abc$9566$new_n759 rx[124] $abc$9566$new_n795 $abc$9566$new_n1286 open wb_sel_i[3] open $abc$9566$new_n672 $abc$9566$new_n662 $abc$9566$new_n661 $abc$9566$new_n1091 $abc$9566$new_n691 wb_dat_i[30] $abc$9566$new_n689 $abc$9566$new_n796 rx[125] open $abc$9566$new_n761 open $abc$9566$new_n688 open rx[63] $abc$9566$new_n754 wb_dat_i[31] open $abc$9566$new_n686 open $abc$9566$new_n680 $abc$9566$new_n1300 $abc$9566$new_n790 open open open open $abc$9566$new_n1374 $abc$9566$new_n1299 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1085" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n1085" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1085" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1085" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1085</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[30]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[30]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[30]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[30]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1087" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1087" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1087" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1087" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1087</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1285" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1285" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1285" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1285</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1086" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1086" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1086" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1086" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1086</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1311" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1311" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1311" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1311" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1311</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1283" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n792" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n792" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n792" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n792</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1283" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1283" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1283</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1083" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1088" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1088" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1088" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1088</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1083" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1083" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1083" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1083</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1282" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[127]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[127]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[127]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[127]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1282" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1282" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1282" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1282</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[126]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[126]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[126]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1397" instance="clb[44]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n662 rx[37] rx[68] rx[70] $abc$9566$new_n825 rx[71] open $abc$9566$new_n1300 rx[5] $abc$9566$new_n784 $abc$9566$new_n759 wb_adr_i[2] open open open wb_adr_i[3] wb_dat_i[5] wb_adr_i[4] open open $0\divider[15:0][5] open $abc$9566$new_n490 open $abc$9566$new_n672 $abc$9566$new_n1299 $abc$9566$new_n754 wb_sel_i[0] char_len[5] $abc$9566$new_n913 $abc$9566$new_n761 open $abc$9566$new_n680 open $abc$9566$new_n687 open $abc$9566$new_n688 open rx[101] open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\ss[7:0][5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ss[7:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n489" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n489" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n489" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n489" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n489</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n691" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n691" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n691" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n691</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n579" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n579" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n579" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n579" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n579</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[5]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n578" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n578" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n578" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n578" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n578</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1308" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1308" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1308" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1308" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1308</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1395" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1395" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1395" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1395" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1395</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1396" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1396" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1396" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ss[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[5]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[5]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[69]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[69]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[69]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1397" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1397" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1397" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1397" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1397</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1403" instance="clb[45]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n484 clgen.go wb_we_i $abc$9566$new_n536 $abc$9566$new_n662 wb_adr_i[4] wb_sel_i[1] $abc$9566$flatten\clgen.$0\cnt[15:0][15] wb_cyc_i wb_adr_i[3] open $abc$9566$new_n838 $abc$9566$new_n754 $abc$9566$new_n692 clgen.divider[8] wb_adr_i[2] open wb_stb_i open $abc$9566$new_n506 $abc$9566$new_n480 rx[72] open wb_dat_i[8] $abc$9566$new_n913 open $abc$9566$new_n1374 open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">wb_rst_i</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n517" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n517" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n517" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n517" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n517</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n688" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n688" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n688" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n688</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n490" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n490" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n490" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n490" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n490</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.pos_edge" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.pos_edge" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.pos_edge" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.pos_edge</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n687" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n687" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n687" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n687" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n687</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="sclk_pad_o" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="sclk_pad_o" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="sclk_pad_o" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">sclk_pad_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\tip[0:0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\tip[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\tip[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\tip[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\tip[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n505" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n505" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n505" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n505</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\pos_edge[0:0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\pos_edge[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\pos_edge[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\pos_edge[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\pos_edge[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\clgen.$0\clk_out[0:0]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\clk_out[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\clk_out[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\clk_out[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\clk_out[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n535" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n535" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n535" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n535</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\divider[15:0][8]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.cnt[15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[15]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[15]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\divider[15:0][8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1402" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1402" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1402" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1402</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.enable" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.enable" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.enable" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.enable</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1403" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[21]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1403" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1403" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1403</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]" instance="clb[46]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1299 $abc$9566$new_n792 $abc$9566$new_n796 open $abc$9566$new_n680 $abc$9566$new_n1339 $abc$9566$new_n691 rx[30] $abc$9566$new_n1297 open $abc$9566$new_n874 $abc$9566$new_n788 rx[5] open $abc$9566$new_n1337 open $abc$9566$new_n1143 $abc$9566$new_n1374 $abc$9566$new_n672 open $abc$9566$new_n867 open rx[6] rx[13] $abc$9566$new_n869 $abc$9566$new_n1295 $abc$9566$new_n913 $abc$9566$new_n687 $abc$9566$new_n1094 $abc$9566$new_n754 rx[4] open $abc$9566$new_n790 rx[12] $abc$9566$new_n661 $abc$9566$new_n1095 $abc$9566$new_n872 open rx[7] $abc$9566$new_n1300</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="rx[15]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rx[15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[15]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[15]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n873" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n873" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n873" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n873</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1340" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1340" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1340" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1340" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1340</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1336" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1336" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1336" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1336" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1336</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[35]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[79]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[79]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[79]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1142" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1142" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1142" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1142" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1142</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1338" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1338" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1338" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1338" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1338</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[14]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[14]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[14]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n791" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n868" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n868" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n868" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n868</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n791" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n791" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n791" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n791</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]" instance="clb[47]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1094 rx[30] $abc$9566$new_n661 wb_adr_i[2] rx[29] $abc$9566$new_n672 $abc$9566$new_n1374 rx[92] $abc$9566$new_n754 $abc$9566$new_n691 $abc$9566$new_n759 rx[28] wb_adr_i[4] rx[126] rx[93] $abc$9566$new_n761 $abc$9566$new_n796 rx[94] $abc$9566$new_n795 rx[127] $abc$9566$new_n1299 wb_sel_i[3] open $abc$9566$new_n913 $abc$9566$new_n1300 open rx[63] wb_dat_i[31] open wb_adr_i[3] $abc$9566$new_n680 open open $abc$9566$new_n688 open $abc$9566$new_n1095 $abc$9566$new_n687 open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n797" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n797" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n797" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n797" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n797</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1001" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1001" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1001" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1001</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n798" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[33]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n798" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n798" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n798" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n798</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1286" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1286" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1286" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1286</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n644" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n644" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n644" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n644" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n644</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n642" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n642" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n642" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n642</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[31]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[31]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[31]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[31]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1333" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1333" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1333" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1333" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1333</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1301" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[14]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1301" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1301" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1301" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1301</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1188" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1188" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1188" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1188" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1188</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[95]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[95]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[95]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n794" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n794" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n794" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n794" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n794</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[31]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[31]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[31]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]" instance="clb[48]" mode="default">
		<inputs>
			<port name="I">rx[51] wb_dat_i[18] rx[50] open rx[16] $abc$9566$new_n811 $abc$9566$new_n913 rx[114] rx[48] rx[82] $abc$9566$new_n1300 wb_adr_i[4] wb_adr_i[2] open wb_dat_i[19] $abc$9566$new_n809 rx[19] rx[17] rx[49] open open $abc$9566$new_n661 rx[83] $abc$9566$new_n688 $abc$9566$new_n1299 open open wb_sel_i[2] $abc$9566$new_n1374 open rx[115] open open open $abc$9566$new_n691 open wb_adr_i[3] open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n618" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n618" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n618" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n618" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n618</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n620" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n620" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n620" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n620</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1019" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1019" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1019" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1019" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1019</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n817" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[14]-&gt;crossbar open clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n817" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n817" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n817" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n817</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1026" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1026" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1026" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1026" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1026</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1324" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1324" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1324" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1324" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1324</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[18]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[18]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[18]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[18]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n812" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1243" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1243" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1243" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1243</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n812" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n812" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n812" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n812</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1334" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1334" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1334" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1334" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1334</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n810" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar fle[9].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n810" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n810" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n810" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n810</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[18]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[18]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[18]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]" instance="clb[49]" mode="default">
		<inputs>
			<port name="I">open $abc$9566$new_n691 $abc$9566$new_n1374 $abc$9566$new_n761 $abc$9566$new_n694 wb_dat_i[25] $abc$9566$new_n680 $abc$9566$new_n759 $abc$9566$new_n1095 $abc$9566$new_n753 rx[89] wb_sel_i[3] $abc$9566$new_n1300 $abc$9566$new_n760 $abc$9566$new_n686 $abc$9566$new_n1091 rx[121] rx[58] open $abc$9566$new_n773 $abc$9566$new_n1299 $abc$9566$new_n687 rx[56] $abc$9566$new_n688 $abc$9566$new_n689 $abc$9566$new_n1094 $abc$9566$new_n913 open $abc$9566$new_n1372 open $abc$9566$new_n754 $abc$9566$new_n672 open open open open rx[59] open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1264" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1264" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1264" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1264" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1264</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1060" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1060" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1060" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1060</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n762" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n762" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n762" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n762" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n762</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n774" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n774" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n774" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n774</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1061" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1061" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1061" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1061" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1061</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1170" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[5]-&gt;crossbar open clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1170" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1170" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1170" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1170</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1265" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1265" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1265" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1265</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1322" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1322" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1322" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1322" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1322</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[57]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[57]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[57]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[57]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[57]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[57]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[57]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[57]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n758" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n758" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n758" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n758" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n758</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1169" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1169" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1169" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1169" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1169</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]" instance="clb[50]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n1372 $abc$9566$new_n1374 wb_dat_i[27] $abc$9566$new_n672 $abc$9566$new_n753 $abc$9566$new_n694 rx[27] $abc$9566$new_n773 $abc$9566$new_n1091 wb_sel_i[3] $abc$9566$new_n688 $abc$9566$new_n767 rx[123] rx[122] $abc$9566$new_n759 $abc$9566$new_n1095 rx[91] $abc$9566$new_n774 open rx[59] wb_adr_i[4] $abc$9566$new_n761 wb_adr_i[3] $abc$9566$new_n687 $abc$9566$new_n1094 $abc$9566$new_n754 wb_adr_i[2] open open open $abc$9566$new_n913 $abc$9566$new_n1269 open open open open open open $abc$9566$new_n680 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1272" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1272" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1272" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1272" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1272</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1068" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1068" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1068" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1068</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1273" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1273" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1273" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1273</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n636" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n636" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n636" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n636</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n766" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n766" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n766" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n766" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n766</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1268" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1268" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1268" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1268" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1268</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n1064" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1064" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1064" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1064</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[27]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[27]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[27]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[27]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n772" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n772" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n772" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n772" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n772</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1175" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1175" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1175" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1175" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1175</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1093" instance="clb[51]" mode="default">
		<inputs>
			<port name="I">rx[64] wb_dat_i[1] $abc$9566$new_n760 $abc$9566$new_n685 $abc$9566$new_n1299 $abc$9566$new_n881 $abc$9566$new_n662 wb_sel_i[0] $abc$9566$new_n754 $abc$9566$new_n913 rx[1] $abc$9566$new_n661 $abc$9566$new_n886 $abc$9566$new_n1300 $abc$9566$new_n692 $abc$9566$new_n1095 open open open wb_dat_i[2] open $abc$9566$new_n767 $abc$9566$new_n1094 $abc$9566$new_n691 open open $abc$9566$new_n672 open open open $abc$9566$new_n761 open $abc$9566$new_n687 open open open open open rx[67] open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open open open fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n880" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n880" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n880" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n880" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n880</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n882" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n882" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n882" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n882" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n882</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="rx[66]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="rx[66]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[66]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[66]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n884" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n884" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n884" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n884" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n884</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1097" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[32]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1097" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1097" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1097" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1097</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1307" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[38]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1307" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1307" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1307</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[11]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n879" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n879" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n879" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n879" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n879</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[65]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[65]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[65]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1093" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1093" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1093" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1093" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1093</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1164" instance="clb[52]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n672 $abc$9566$new_n796 $abc$9566$new_n691 rx[119] $abc$9566$new_n1374 $abc$9566$new_n795 rx[23] $abc$9566$new_n1095 rx[22] $abc$9566$new_n754 $abc$9566$new_n761 $abc$9566$new_n1299 rx[21] $abc$9566$new_n759 rx[84] $abc$9566$new_n1300 rx[20] $abc$9566$new_n1094 rx[55] wb_sel_i[2] wb_adr_i[2] wb_dat_i[23] $abc$9566$new_n688 open $abc$9566$new_n687 wb_adr_i[4] $abc$9566$new_n680 rx[117] rx[86] open rx[85] wb_adr_i[3] open $abc$9566$new_n913 open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n628" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n628" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n628" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n628" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n628</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n624" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n624" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n624" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n624</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1258" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1258" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1258" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1258" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1258</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1051" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1051" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1051" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1051" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1051</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1335" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1335" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1335" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1335" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1335</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[23]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[18]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[23]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[23]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[23]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1303" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1303" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1303" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1303" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1303</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n834" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n908" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n908" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n908" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n908</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n834" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n834" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n834" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n834</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n833" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n833" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n833" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n833" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n833</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[33]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="rx[87]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="rx[87]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">rx[87]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1164" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1164" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1164" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1164" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1164</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]" instance="clb[53]" mode="default">
		<inputs>
			<port name="I">rx[21] wb_adr_i[4] rx[52] $abc$9566$new_n1095 $abc$9566$new_n624 $abc$9566$new_n691 open $abc$9566$new_n1300 $abc$9566$new_n688 open wb_adr_i[3] $abc$9566$new_n1299 open wb_dat_i[21] rx[16] open open open open rx[3] rx[54] open rx[0] $abc$9566$new_n913 rx[55] wb_dat_i[19] rx[1] $abc$9566$new_n801 wb_adr_i[2] rx[80] rx[53] wb_dat_i[16] $abc$9566$new_n1145 rx[115] wb_sel_i[2] rx[48] rx[2] rx[112] $abc$9566$new_n692 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1246" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open clb.I[33]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1246" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1246" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1246" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1246</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1037" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1037" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1037" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1037" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1037</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[2]" />
		<block name="$abc$9566$new_n1339" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1339" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1339" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1339" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1339</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1325" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1325" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1325" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1325" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1325</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[21]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[21]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[21]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[21]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1006" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1006" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1006" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1006" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1006</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[16]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[16]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[16]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[16]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n614" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[28]-&gt;crossbar open clb.I[37]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n614" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n614" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n614" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n614</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0\s_out[0:0]" instance="clb[54]" mode="default">
		<inputs>
			<port name="I">open char_len[4] $abc$9566$flatten\shift.$0\cnt[7:0][6] $abc$9566$new_n1342 char_len[3] char_len[2] open $0\ctrl[13:0][10] lsb $abc$9566$new_n1288 char_len[1] $abc$9566$new_n507 open char_len[5] wb_dat_i[2] wb_dat_i[0] wb_sel_i[0] wb_adr_i[2] open open char_len[0] $abc$9566$new_n506 open $abc$9566$new_n1320 clgen.pos_edge wb_adr_i[4] open wb_adr_i[3] open wb_dat_i[6] $abc$9566$new_n490 open open open open open clgen.enable clgen.neg_edge open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n656" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[36]-&gt;crossbar clb.I[20]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n656" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n656" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n656" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n656</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="shift.tx_negedge" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.tx_negedge" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.tx_negedge" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.tx_negedge</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n499" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar open clb.I[30]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n499" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n499" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n499" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n499</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n590" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n590" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n590" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n590</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctrl[13:0][0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ctrl[13:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ctrl[13:0][2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[16]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ctrl[13:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][7]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="shift.cnt[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n657" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n657" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n657" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n657" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n657</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1343" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1343" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1343" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1343" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1343</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="shift.cnt[6]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="char_len[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="char_len[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="char_len[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">char_len[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="shift.cnt[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="shift.cnt[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="shift.cnt[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">shift.cnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1341" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1341" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1341" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1341" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1341</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\s_out[0:0]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\s_out[0:0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\s_out[0:0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\s_out[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\s_out[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="mosi_pad_o" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="mosi_pad_o" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">mosi_pad_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][3]" instance="clb[55]" mode="default">
		<inputs>
			<port name="I">clgen.divider[2] clgen.divider[5] clgen.cnt[12] open clgen.divider[3] open open open clgen.divider[0] open open open open open open open clgen.cnt[13] open open open open $abc$9566$new_n535 open clgen.cnt[6] clgen.cnt[10] clgen.divider[4] open clgen.cnt[11] open clgen.cnt[7] $abc$9566$flatten\clgen.$0\cnt[15:0][9] clgen.cnt[14] open open open clgen.divider[1] $abc$9566$flatten\clgen.$0\cnt[15:0][8] open open open</port>
			<port name="cin">open</port>
			<port name="set">wb_rst_i</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="clgen.cnt[1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.cnt[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[1]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[1]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clgen.cnt[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[0]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[0]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="clgen.cnt[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.cnt[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[4]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[4]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clgen.cnt[5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[5]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[5]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n538" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n538" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n538" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n538" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n538</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n537" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[27]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n537" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n537" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n537" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n537</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.cnt[9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[9]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[9]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n536" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n536" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n536" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n536" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n536</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.cnt[8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[8]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[8]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][2]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n539" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar open open fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.cnt[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[2]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[2]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n539" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n539" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n539" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n539</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n540" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n545" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n545" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n545" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n545</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n540" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n540" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n540" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n540</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct5</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[3]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble6.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[3]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][8]" instance="clb[56]" mode="default">
		<inputs>
			<port name="I">clgen.cnt[3] $abc$9566$new_n483 clgen.divider[8] $abc$9566$flatten\clgen.$0\cnt[15:0][11] wb_sel_i[1] $abc$9566$new_n517 open open open open open rx[9] open open open open open $abc$9566$flatten\clgen.$0\cnt[15:0][14] open open $abc$9566$new_n535 clgen.cnt[0] wb_dat_i[9] $abc$9566$new_n539 clgen.divider[7] clgen.cnt[4] open clgen.cnt[1] open clgen.cnt[2] wb_sel_i[0] clgen.cnt[9] open wb_dat_i[6] open clgen.cnt[8] open clgen.cnt[5] open rx[6]</port>
			<port name="cin">open</port>
			<port name="set">wb_rst_i</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n551" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n551" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n551" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n551" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n551</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][9]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[20]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[9]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[9]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][9]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\divider[15:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n844" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n844" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n844" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n844</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n480" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n480" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n480" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n480" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n480</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n481" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n481" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n481" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n481" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n481</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.cnt[14]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[14]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[14]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n482" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n482" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n482" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n482" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n482</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.cnt[11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[11]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[11]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[11]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][6]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[33]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n905" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n905" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n905" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n905</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\divider[15:0][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="clgen.cnt[6]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.divider[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clgen.cnt[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[6]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[6]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="clgen.cnt[7]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="clgen.cnt[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[7]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[7]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][8]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[35]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][14]" instance="clb[57]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[14] clgen.cnt[14] wb_adr_i[4] clgen.cnt[15] clgen.cnt[11] open $abc$9566$new_n517 $abc$9566$new_n913 wb_adr_i[3] rx[46] $abc$9566$new_n691 $abc$9566$new_n535 open rx[78] open rx[14] clgen.divider[10] open open open open $abc$9566$new_n538 wb_sel_i[1] rx[110] open $abc$9566$new_n537 open clgen.divider[13] open wb_adr_i[2] open clgen.divider[12] open clgen.divider[11] open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">wb_rst_i</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][10]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[21]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[14]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[14]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[14]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][14]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\divider[15:0][14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n869" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n869" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n869" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n869</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][11]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n998" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n998" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n998" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n998" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n998</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1365" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1365" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1365" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1365" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1365</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[14]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[15]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[14]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[14]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[14]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n483" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n483" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n483" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n483" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n483</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="clgen.cnt[12]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="clgen.cnt[10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.cnt[10]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[10]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="clgen.cnt[12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[12]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[12]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="clgen.cnt[13]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">clb.set[0]-&gt;sets</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="clgen.cnt[13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">fle.set[0]-&gt;direct6</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.cnt[13]" instance="ff[0]" mode="dffs">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">open</port>
						<port name="S">ble5.set[0]-&gt;direct5</port>
					</inputs>
					<outputs>
						<port name="Q">dffs[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.cnt[13]" instance="dffs[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="S">ff.S[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.cnt[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][14]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1310" instance="clb[58]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n590 rx[11] shift.tx_negedge rx[38] rx[121] rx[43] wb_adr_i[3] wb_adr_i[2] wb_adr_i[4] open rx[74] $abc$9566$new_n1300 open rx[37] rx[9] open rx[106] $abc$9566$new_n562 open open rx[42] rx[35] rx[40] clgen.divider[10] rx[120] rx[36] rx[34] open rx[8] $abc$9566$new_n1299 rx[32] rx[39] rx[123] open rx[10] rx[33] rx[122] rx[41] $abc$9566$new_n591 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n596" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n596" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n596" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n596" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n596</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n597" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n597" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n597" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n597" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n597</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n589" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n589" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n589" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n589" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n589</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[3]" />
		<block name="wb_dat[10]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[10]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[10]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[10]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1327" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1327" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1327" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1327" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1327</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1329" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1329" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1329" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1329" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1329</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1330" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1330" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1330" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1330" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1330</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1337" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1337" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1337" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1337" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1337</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1310" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1310" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1310" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1310" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1310</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1316" instance="clb[59]" mode="default">
		<inputs>
			<port name="I">rx[12] $abc$9566$new_n505 open $abc$9566$new_n499 rx[109] rx[111] $abc$9566$new_n1300 rx[108] open $abc$9566$new_n589 $abc$9566$new_n1299 $abc$9566$new_n590 open rx[103] open rx[44] open rx[102] open wb_adr_i[3] wb_sel_i[1] $abc$9566$new_n562 open rx[76] clgen.divider[8] rx[100] clgen.divider[12] wb_adr_i[2] open open wb_adr_i[4] wb_dat_i[8] wb_cyc_i rx[101] open wb_dat_i[12] wb_stb_i rx[110] open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\ctrl[13:0][12]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ctrl[13:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\wb_int_o[0:0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\wb_int_o[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\wb_int_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_int_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_int_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_int_o" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_int_o" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_int_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="wb_ack_o" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="wb_ack_o" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_ack_o" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_ack_o</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\wb_ack_o[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[36]-&gt;crossbar open fle[1].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\wb_ack_o[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\wb_ack_o[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\wb_ack_o[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\wb_ack_o[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ctrl[13:0][8]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ctrl[13:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.go" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.go" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.go</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="wb_dat[8]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[8]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[8]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[8]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat[12]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[12]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[12]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[12]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n602" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n602" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n602" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n602" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n602</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n603" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ie" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ie" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ie" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ie</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n603" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n603" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n603" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n603</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1318" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1318" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1318" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1318" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1318</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1316" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1316" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1316" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1316" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1316</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1297" instance="clb[60]" mode="default">
		<inputs>
			<port name="I">char_len[5] open shift.cnt[6] open char_len[6] open open open clgen.enable open open open open open open open open open open open char_len[2] char_len[3] $abc$9566$new_n1291 ass shift.cnt[4] $abc$9566$new_n1293 shift.cnt[1] char_len[0] shift.cnt[5] shift.cnt[0] char_len[4] lsb $abc$9566$new_n507 $0\ss[7:0][7] shift.cnt[2] char_len[1] $abc$9566$new_n653 shift.cnt[3] $abc$9566$new_n651 clgen.pos_edge</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss_pad_o[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss[7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][6]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1319" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1319" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1319" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1319" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1319</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n649" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n649" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n649" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n649" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n649</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0\cnt[7:0][2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\shift.$0\cnt[7:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0\cnt[7:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0\cnt[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0\cnt[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1297" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1297" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1297" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1297" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1297</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]" instance="clb[61]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[28] open rx[120] $abc$9566$new_n1054 wb_dat_i[26] rx[24] open wb_dat_i[24] open rx[88] open $abc$9566$new_n689 open open rx[25] rx[28] rx[26] wb_sel_i[3] open open $abc$9566$new_n634 wb_adr_i[4] rx[122] rx[60] rx[58] wb_dat_i[25] rx[56] $abc$9566$new_n913 wb_dat_i[27] open open $abc$9566$new_n691 rx[59] wb_adr_i[2] wb_adr_i[3] rx[92] open $abc$9566$new_n686 open rx[124]</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n780" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n780" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n780" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n780" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n780</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n769" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n769" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n769" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n769</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1269" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1269" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1269" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1269" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1269</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n763" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n763" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n763" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n763</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1065" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1065" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1065" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1065" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1065</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1069" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1069" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1069" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1069" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1069</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="wb_dat[26]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[26]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[26]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[26]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat[28]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[28]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[28]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[28]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n630" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n638" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n638" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n638" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n638</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n630" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n630" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n630" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n630</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[24]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[24]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[24]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[24]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1057" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1057" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1057" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1057" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1057</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n885" instance="clb[62]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[2] rx[34] $abc$9566$new_n517 $abc$9566$new_n759 open $abc$9566$new_n884 $abc$9566$new_n661 $abc$9566$new_n662 $abc$9566$new_n680 $abc$9566$new_n754 open wb_adr_i[3] open open open $abc$9566$new_n685 open rx[2] open open $0\ss[7:0][6] clgen.enable $abc$9566$new_n489 $abc$9566$new_n767 char_len[2] rx[98] wb_adr_i[2] open wb_sel_i[0] open $abc$9566$new_n691 rx[66] wb_adr_i[4] open open open open open $0\ctrl[13:0][13] open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\divider[15:0][2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\divider[15:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.divider[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ss[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n569" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n569" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n569" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n569" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n569</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ss[7:0][2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ss[7:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="ss_pad_o[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[21]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ss_pad_o[2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss_pad_o[6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n568" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n568" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n568" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n568" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n568</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[2]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[2]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[2]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n887" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar open clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n887" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n887" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n887" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n887</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n886" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ss[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n886" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n886" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n886" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n886</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ass" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ass" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ass" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ass</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n885" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n885" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n885" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n885" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n885</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="wb_dat[9]" instance="clb[63]" mode="default">
		<inputs>
			<port name="I">rx[109] wb_adr_i[3] $abc$9566$new_n1357 rx[105] open wb_dat_i[4] rx[45] $abc$9566$new_n562 wb_adr_i[2] $abc$9566$new_n590 clgen.divider[13] open open open open open rx[9] open open open $abc$9566$new_n489 rx[73] ss[5] rx[13] wb_adr_i[4] rx[41] rx_negedge open ass clgen.enable wb_sel_i[0] open rx[100] open clgen.divider[9] rx[77] rx[68] open rx[4] open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n606" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n606" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n606" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n606" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n606</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="ss_pad_o[5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[22]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ss_pad_o[5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss_pad_o[4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="ss[4]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ss[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ss[7:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="ss[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n895" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n895" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n895" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n895</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[4]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open open fle[4].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="wb_dat[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1356" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[36]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1356" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1356" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1356" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1356</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[13]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[28]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[13]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[13]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[13]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n605" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n605" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n605" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n605" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n605</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n594" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n594" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n594" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n594" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n594</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n593" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[25]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n593" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n593" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n593" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n593</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[9]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[9]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[9]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[9]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1408" instance="clb[64]" mode="default">
		<inputs>
			<port name="I">rx[1] $abc$9566$new_n784 wb_adr_i[3] rx[65] wb_adr_i[4] rx[33] rx[97] $abc$9566$new_n517 wb_adr_i[2] $abc$9566$new_n687 wb_dat_i[1] $abc$9566$new_n499 wb_dat_i[13] $abc$9566$new_n680 open char_len[1] wb_dat_i[3] open ass $abc$9566$new_n672 wb_sel_i[1] open open open open $0\ss[7:0][0] wb_sel_i[0] open open open open $abc$9566$new_n489 open open open open open clgen.enable open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\ss[7:0][1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ss[7:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="clgen.divider[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$0\divider[15:0][1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss[0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n565" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n565" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n565" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n565" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n565</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="ss_pad_o[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[1].out[1]-&gt;crossbar open clb.I[37]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ss_pad_o[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="wb_dat[1]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n566" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n566" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n566" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n566" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n566</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ss[7:0][3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ss[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[1]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[1]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\ss[7:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="ss_pad_o[3]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[37]-&gt;crossbar clb.I[18]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ss_pad_o[1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="ss_pad_o[3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ss_pad_o[3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="ss_pad_o[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">ss_pad_o[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctrl[13:0][13]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[20]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="ss[3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
					</outputs>
					<clocks />
				</block>
				<block name="ss[3]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ss[3]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ss[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$0\ctrl[13:0][13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1408" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1408" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1408" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1408" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1408</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1105" instance="clb[65]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[0] rx[71] wb_dat_i[4] char_len[4] rx[36] clgen.divider[7] open open $abc$9566$new_n913 $abc$9566$new_n691 wb_dat_i[7] open open open wb_adr_i[2] rx[7] open rx[4] open open wb_adr_i[4] $abc$9566$new_n517 rx[39] rx[103] ss[7] $abc$9566$new_n499 wb_adr_i[3] open open open $abc$9566$new_n687 open rx[68] open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n938" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n938" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n938" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n938" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n938</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ctrl[13:0][7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\ctrl[13:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\ctrl[13:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="ctrl[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="ctrl[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">ctrl[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n909" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n909" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n909" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n909</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[7]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="wb_dat[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[7]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[7]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="$abc$9566$new_n1091" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1091" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1091" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1091</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\divider[15:0][7]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[21]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\divider[15:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1362" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1362" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1362" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1362</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1363" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1363" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1363" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1363" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1363</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctrl[13:0][4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\ctrl[13:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1357" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1357" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1357" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1357" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1357</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\divider[15:0][4]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar open clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\divider[15:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\divider[15:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.divider[4]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[4]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1105" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1105" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1105" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1105" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1105</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1133" instance="clb[66]" mode="default">
		<inputs>
			<port name="I">wb_adr_i[2] shift.tx_negedge char_len[5] open open open rx[42] wb_adr_i[4] open $abc$9566$new_n913 $abc$9566$new_n691 $abc$9566$new_n499 open rx[0] wb_dat_i[0] wb_dat_i[12] open wb_sel_i[0] open open rx[10] rx[64] rx[96] clgen.divider[5] ss[0] rx[76] open wb_adr_i[3] char_len[0] wb_sel_i[1] $abc$9566$new_n1091 rx[32] open rx[44] wb_dat_i[10] open $abc$9566$new_n517 wb_dat_i[5] open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$0\ctrl[13:0][5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar open clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ctrl[13:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\divider[15:0][5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[36]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\divider[15:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\divider[15:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\divider[15:0][0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[17]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\divider[15:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\divider[15:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.divider[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="wb_dat[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="wb_dat[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[0]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[0]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1353" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1353" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1353" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1353" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1353</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1354" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1354" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1354" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1354" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1354</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n849" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ctrl[13:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$9566$new_n849" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n849" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n849" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n849</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n975" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n975" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n975" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n975" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n975</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n987" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n987" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n987" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n987" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n987</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1133" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1133" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1133" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1133" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1133</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1367" instance="clb[67]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[1] open $abc$9566$new_n480 $abc$9566$new_n484 char_len[6] open rx[47] $abc$9566$new_n913 rx[79] wb_adr_i[2] sclk_pad_o open rx[111] $abc$9566$new_n691 clgen.divider[6] wb_dat_i[15] rx[15] open open open ss[6] open rx[70] clgen.cnt[15] wb_adr_i[4] open clgen.enable open rx[102] $abc$9566$new_n517 wb_adr_i[3] open rx[6] open open open rx[38] open $abc$9566$new_n536 open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="$abc$9566$new_n1143" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open open clb.I[15]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1143" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1143" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1143" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1143</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1002" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1002" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1002" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1002" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1002</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$flatten\clgen.$0\neg_edge[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar open clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$flatten\clgen.$0\neg_edge[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\neg_edge[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\neg_edge[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\neg_edge[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="wb_dat[6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="wb_dat[6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[6]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[6]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1359" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1359" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1359" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1359" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1359</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1360" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1360" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1360" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1360" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1360</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][15]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar open clb.I[38]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][15]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$flatten\clgen.$0\cnt[15:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$flatten\clgen.$0\cnt[15:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="clgen.divider[15]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$9566$new_n874" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n874" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n874" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n874</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="clgen.divider[15]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\divider[15:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\divider[15:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\divider[15:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="clgen.divider[15]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
						<port name="R">ble5.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble5.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="clgen.divider[15]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">clgen.divider[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat[15]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[15]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[15]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[15]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$9566$new_n1367" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1367" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1367" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1367</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="wb_dat[19]" instance="clb[68]" mode="default">
		<inputs>
			<port name="I">open rx[25] $abc$9566$new_n620 $abc$9566$new_n642 rx[89] rx[57] wb_adr_i[2] rx[30] wb_adr_i[4] rx[19] rx[62] open open rx[121] open rx[51] open open open open open open open open wb_adr_i[3] open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">wb_rst_i</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$abc$9566$new_n632" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar open clb.I[6]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n632" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n632" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n632" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n632</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="wb_dat[25]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[25]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[25]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[25]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat[30]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[30]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[30]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[30]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat[19]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[0]-&gt;resets</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat[19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct4</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="wb_dat[19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">wb_dat[19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[19]" instance="ff[0]" mode="dffr">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="R">ble6.reset[0]-&gt;direct4</port>
						<port name="S">open</port>
					</inputs>
					<outputs>
						<port name="Q">dffr[0].Q[0]-&gt;direct4</port>
					</outputs>
					<clocks>
						<port name="C">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[19]" instance="dffr[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;direct1</port>
							<port name="R">ff.R[0]-&gt;direct3</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[19]</port>
						</outputs>
						<clocks>
							<port name="C">ff.C[0]-&gt;direct2</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1384" instance="clb[69]" mode="default">
		<inputs>
			<port name="I">rx[39] rx[101] $abc$9566$new_n913 rx[37] wb_dat_i[7] $abc$9566$new_n948 rx[102] wb_sel_i[0] $abc$9566$new_n662 $abc$9566$new_n691 $abc$9566$new_n489 rx[38] rx[103] open wb_dat_i[6] open $abc$9566$new_n688 ss[6] open open wb_dat_i[5] wb_dat_i[0] open open ss[7] ss[0] open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$0\ss[7:0][6]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ss[7:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ss[7:0][7]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ss[7:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1211" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1211" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1211" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1211" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1211</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\ss[7:0][0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$0\ss[7:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ss[7:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ss[7:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ss[7:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n956" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n956" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n956" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n956" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n956</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1386" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1386" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1386" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1386" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1386</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1207" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1207" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1207" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1207" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1207</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1208" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1208" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1208" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1208" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1208</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1205" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1205" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1205" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1205" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1205</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1384" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1384" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1384" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1384" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1384</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1405" instance="clb[70]" mode="default">
		<inputs>
			<port name="I">wb_dat_i[10] $abc$9566$new_n973 open rx[33] rx[106] wb_dat_i[9] open wb_dat_i[2] open $abc$9566$new_n662 wb_sel_i[1] open open rx[98] open $abc$9566$new_n499 open rx[105] open rx[97] $abc$9566$new_n913 open wb_dat_i[1] $abc$9566$new_n687 rx[41] $abc$9566$new_n691 rx_negedge open wb_sel_i[0] open open rx[73] open open rx[34] open open $abc$9566$new_n688 open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$9566$new_n1220" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1220" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1220" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1220" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1220</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1219" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1219" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1219" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1219" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1219</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1196" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[7]-&gt;crossbar open clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1196" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1196" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1196" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1196</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n926" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n926" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n926" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n926" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n926</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n919" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n919" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n919" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n919" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n919</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n1193" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[37]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$9566$new_n1193" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1193" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1193" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1193</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$9566$new_n968" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n968" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n968" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n968" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n968</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1217" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1217" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1217" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1217" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1217</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\ctrl[13:0][9]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\ctrl[13:0][9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$0\ctrl[13:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\ctrl[13:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\ctrl[13:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1405" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1405" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1405" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1405" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1405</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n962" instance="clb[71]" mode="default">
		<inputs>
			<port name="I">wb_sel_i[1] $abc$9566$new_n691 open open open open open open open open open open open open open open open open open open open wb_dat_i[8] open open rx[40] open open $abc$9566$new_n913 open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$abc$9566$new_n962" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n962" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n962" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n962" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n962</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1131" instance="clb[72]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n778 open open open open $abc$9566$new_n759 open open open open open open open open open open open open open open open open open $abc$9566$new_n692 open $abc$9566$new_n1374 open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$abc$9566$new_n1131" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1131" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1131" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1131" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1131</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n1190" instance="clb[73]" mode="default">
		<inputs>
			<port name="I">$abc$9566$new_n672 $abc$9566$new_n790 open open $abc$9566$new_n754 $abc$9566$new_n912 open open $abc$9566$new_n680 open rx[96] open open open open open open open open open open open $abc$9566$new_n877 open $abc$9566$new_n1372 open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$abc$9566$new_n997" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n997" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n997" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n997" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n997</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$9566$new_n1190" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n1190" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n1190" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n1190" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n1190</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$9566$new_n686" instance="clb[74]" mode="default">
		<inputs>
			<port name="I">open open open open $abc$9566$new_n687 $abc$9566$new_n688 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$abc$9566$new_n686" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open open open clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$9566$new_n686" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$9566$new_n686" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$9566$new_n686" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$9566$new_n686</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$false" instance="clb[75]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
			<port name="set">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$false" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$false" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$false" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">wb_err_o</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:ss_pad_o[0]" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[1]" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[2]" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[3]" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[4]" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[5]" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[6]" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:ss_pad_o[7]" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">ss_pad_o[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:ss_pad_o[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[0]" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[1]" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[2]" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[3]" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[4]" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[5]" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[6]" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[7]" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[8]" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[9]" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[10]" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[11]" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[12]" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[13]" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[14]" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[15]" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[16]" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[17]" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[18]" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[19]" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[20]" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[21]" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[22]" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[23]" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[24]" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[25]" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[26]" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[27]" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[28]" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[29]" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[30]" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[31]" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_ack_o" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">wb_ack_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_ack_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_int_o" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">wb_int_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_int_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sclk_pad_o" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">sclk_pad_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sclk_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:mosi_pad_o" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">mosi_pad_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:mosi_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_err_o" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">wb_err_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_err_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="wb_clk_i" instance="io[121]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_clk_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_clk_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_rst_i" instance="io[122]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_rst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_rst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[2]" instance="io[123]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[3]" instance="io[124]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[4]" instance="io[125]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[0]" instance="io[126]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[1]" instance="io[127]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[2]" instance="io[128]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[3]" instance="io[129]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[4]" instance="io[130]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[5]" instance="io[131]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[6]" instance="io[132]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[7]" instance="io[133]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[8]" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[9]" instance="io[135]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[10]" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[11]" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[12]" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[13]" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[14]" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[15]" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[16]" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[17]" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[18]" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[19]" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[20]" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[21]" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[22]" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[23]" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[24]" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[25]" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[26]" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[27]" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[28]" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[29]" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[30]" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[31]" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_sel_i[0]" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_sel_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_sel_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_sel_i[1]" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_sel_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_sel_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_sel_i[2]" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_sel_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_sel_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_sel_i[3]" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_sel_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_sel_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_we_i" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_we_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_we_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_stb_i" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_stb_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_stb_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_cyc_i" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_cyc_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_cyc_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="miso_pad_i" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="miso_pad_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">miso_pad_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
