#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Nov  2 08:12:29 2017
# Process ID: 21516
# Current directory: /home/A01577421/Desktop/ECE2700
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab5 /home/A01577421/Desktop/ECE2700/Lab5 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc
file mkdir /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/FSM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_project /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.xpr
current_project Lab5
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/dbclock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project ClockDivider
close_project
file mkdir /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sim_1/new/testfsm.v
update_compile_order -fileset sim_1
open_project /home/A01577421/state_machine/state_machine.xpr
current_project Lab5
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testfsm.tcl
run all
close_sim
launch_simulation
source testfsm.tcl
close_sim
launch_simulation
source testfsm.tcl
close_sim
launch_simulation
source testfsm.tcl
run all
run all
close_sim
launch_simulation
source testfsm.tcl
run all
close_sim
launch_simulation
source testfsm.tcl
close_sim
launch_simulation
source testfsm.tcl
run all
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/top.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
close [ open /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/counter.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab5/Lab5.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
current_project state_machine
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project /home/A01577421/state_machine/state_machine.xpr
current_project Lab5
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab5/Lab5.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
current_project state_machine
close_project
close_sim
