List of CLB Tiles
CLEM_X120Y450
CLEL_R_X120Y450
CLEM_X87Y369
CLEL_R_X87Y369
CLEM_X42Y385
CLEL_R_X42Y385
CLEL_L_X127Y367
CLEL_R_X127Y367
CLEL_L_X84Y366
CLEL_R_X84Y366
CLEL_L_X43Y312
CLEL_R_X43Y312
CLEL_L_X86Y373
CLEL_R_X86Y373
CLEM_X96Y416
CLEL_R_X96Y416
CLEM_X85Y365
CLEL_R_X85Y365
CLEL_L_X84Y367
CLEL_R_X84Y367

List of Congested Nets
gru_inst/element_index_reg_n_0_[2][2]
gru_inst/element_index_reg_n_0_[2][1]
gru_inst/element_index_reg_n_0_[6][0]
gru_inst/element_index_reg_n_0_[1][2]
gru_inst/element_index_reg_n_0_[1][1]
gru_inst/element_index_reg_n_0_[1][0]
gru_inst/element_index_reg_n_0_[5][1]
gru_inst/element_index_reg_n_0_[3][1]
gru_inst/element_index_reg_n_0_[3][0]
gru_inst/element_index_reg_n_0_[0][2]
gru_inst/element_index_reg_n_0_[0][1]
gru_inst/element_index_reg_n_0_[6][1]
gru_inst/element_index_reg_n_0_[4][1]
gru_inst/gen_reset_gates[2].reset_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[2].reset_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[3].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg_n_0_[1]
W_hn[3][0][8]
W_hn[11][0][8]
W_hn[9][13][8]
W_hn[15][13][8]
W_hn[14][13][8]
W_hn[13][13][8]
W_hn[12][13][8]
W_hn[14][0][8]
W_hn[12][0][8]
W_hn[8][13][8]
W_hn[10][13][8]
W_hn[9][0][8]
W_hn[2][0][8]
W_hn[0][0][8]
W_hn[7][0][8]
W_hn[6][0][8]
W_hn[5][0][8]
W_hn[8][0][8]
W_hn[7][13][8]
W_hn[6][13][8]
W_hn[5][13][8]
h_t_prev[11][0]
h_t_prev[10][0]
h_t_prev[15][0]
h_t_prev[3][0]
h_t_prev[2][0]
h_t_prev[7][0]
h_t_prev[6][0]
h_t_prev[0][1]
h_t_prev[1][0]
h_t_prev[0][0]
h_t_prev[5][0]
h_t_prev[4][0]
h_t_prev[9][0]
h_t_prev[8][0]
h_t_prev[13][0]
h_t_prev[12][0]
h_t_prev[2][1]
h_t_prev[6][1]
h_t_prev[10][1]
h_t_prev[15][1]
h_t_prev[0][8]
h_t_prev[7][8]
h_t_prev[6][8]
h_t_prev[5][8]
h_t_prev[11][8]
h_t_prev[15][8]
h_t_prev[14][8]
h_t_prev[12][8]
gru_inst/gen_update_gates[5].update_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[5].update_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[1].update_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[1].update_gate_inst/hidden_mac_count_reg_n_0_[0]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_update_gates[3].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[5].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[5].new_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[3].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[4].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
W_iz[4][3][0]
gru_inst/gen_new_gates[5].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
W_iz[3][3][0]
W_iz[8][3][0]
W_iz[14][4][0]
gru_inst/gen_reset_gates[0].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
W_iz[2][3][0]
W_iz[7][3][0]
W_iz[0][3][0]
W_iz[13][3][0]
W_iz[6][3][0]
W_iz[3][4][0]
W_iz[1][4][0]
W_iz[0][4][0]
W_iz[7][4][0]
W_iz[6][4][0]
W_iz[11][4][0]
W_iz[9][4][0]
W_iz[15][4][0]
W_iz[10][3][0]
W_iz[14][3][0]
x_t[35][12]
x_t[34][12]
x_t[33][12]
x_t[32][12]
x_t[39][12]
x_t[38][12]
x_t[37][12]
x_t[36][12]
x_t[43][12]
x_t[42][12]
x_t[41][12]
x_t[40][12]
x_t[47][12]
x_t[46][12]
x_t[45][12]
x_t[2][5]
x_t[10][5]
x_t[52][4]
x_t[51][4]
x_t[50][4]
x_t[49][4]
x_t[48][4]
x_t[55][4]
x_t[53][4]
x_t[59][4]
x_t[58][4]
x_t[57][4]
x_t[56][4]
x_t[63][4]
x_t[62][4]
x_t[61][4]
x_t[60][4]
x_t[1][4]
x_t[15][4]
x_t[7][5]
x_t[6][5]
x_t[5][5]
x_t[4][5]
x_t[3][5]
x_t[1][5]
x_t[0][5]
x_t[15][5]
x_t[14][5]
x_t[12][5]
x_t[11][5]
x_t[9][5]
x_t[8][5]
x_t[35][5]
x_t[34][5]
x_t[33][5]
x_t[32][5]
x_t[39][5]
x_t[38][5]
x_t[37][5]
x_t[43][5]
x_t[42][5]
x_t[41][5]
x_t[40][5]
x_t[47][5]
x_t[46][5]
x_t[45][5]
x_t[44][5]
W_ir[3][35][1]
W_ir[1][35][1]
W_ir[0][35][1]
W_ir[7][35][1]
W_ir[4][35][1]
W_ir[11][35][1]
W_ir[9][35][1]
W_ir[15][35][1]
W_ir[14][35][1]
W_ir[12][35][1]
x_t[63][5]
x_t[62][5]
x_t[61][5]
x_t[60][5]
x_t[59][5]
x_t[58][5]
x_t[57][5]
x_t[56][5]
x_t[51][5]
x_t[49][5]
x_t[48][5]
x_t[55][5]
x_t[54][5]
x_t[53][5]
x_t[52][5]
x_t[27][5]
x_t[26][5]
x_t[25][5]
x_t[31][5]
x_t[30][5]
x_t[29][5]
x_t[28][5]
x_t[23][5]
x_t[22][5]
x_t[21][5]
x_t[19][5]
x_t[17][5]
x_t[16][5]
W_ir[3][47][1]
W_ir[2][47][1]
W_ir[1][47][1]
W_ir[6][47][1]
W_ir[5][47][1]
W_ir[4][47][1]
W_ir[11][47][1]
W_ir[10][47][1]
W_ir[9][47][1]
W_ir[13][47][1]
W_ir[12][47][1]
x_t[34][4]
x_t[33][4]
x_t[38][4]
x_t[37][4]
x_t[43][4]
x_t[42][4]
x_t[47][4]
x_t[44][4]
gru_inst/element_index_reg[0][3]_rep__29_n_0
W_in[3][21][14]
W_in[2][21][14]
W_in[1][21][14]
W_in[0][21][14]
W_in[9][21][14]
W_in[15][21][14]
W_in[14][21][14]
W_in[13][21][14]
W_in[12][21][14]
W_in[2][26][14]
W_in[1][26][14]
W_in[0][26][14]
W_in[11][26][14]
W_in[10][26][14]
W_in[15][26][14]
W_in[14][26][14]
W_in[13][26][14]
W_in[12][26][14]

