{
  "module_name": "rockchip_spdif.c",
  "hash_id": "28f3c2c280aa6c48d19f87fa6fca6fb7c888f8a6f6aad1850fb78f76ed4a522f",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/rockchip/rockchip_spdif.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/delay.h>\n#include <linux/of_gpio.h>\n#include <linux/clk.h>\n#include <linux/pm_runtime.h>\n#include <linux/mfd/syscon.h>\n#include <linux/regmap.h>\n#include <sound/pcm_params.h>\n#include <sound/dmaengine_pcm.h>\n\n#include \"rockchip_spdif.h\"\n\nenum rk_spdif_type {\n\tRK_SPDIF_RK3066,\n\tRK_SPDIF_RK3188,\n\tRK_SPDIF_RK3288,\n\tRK_SPDIF_RK3366,\n};\n\n#define RK3288_GRF_SOC_CON2 0x24c\n\nstruct rk_spdif_dev {\n\tstruct device *dev;\n\n\tstruct clk *mclk;\n\tstruct clk *hclk;\n\n\tstruct snd_dmaengine_dai_dma_data playback_dma_data;\n\n\tstruct regmap *regmap;\n};\n\nstatic const struct of_device_id rk_spdif_match[] __maybe_unused = {\n\t{ .compatible = \"rockchip,rk3066-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3066 },\n\t{ .compatible = \"rockchip,rk3188-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3188 },\n\t{ .compatible = \"rockchip,rk3228-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{ .compatible = \"rockchip,rk3288-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3288 },\n\t{ .compatible = \"rockchip,rk3328-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{ .compatible = \"rockchip,rk3366-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{ .compatible = \"rockchip,rk3368-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{ .compatible = \"rockchip,rk3399-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{ .compatible = \"rockchip,rk3568-spdif\",\n\t  .data = (void *)RK_SPDIF_RK3366 },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rk_spdif_match);\n\nstatic int __maybe_unused rk_spdif_runtime_suspend(struct device *dev)\n{\n\tstruct rk_spdif_dev *spdif = dev_get_drvdata(dev);\n\n\tregcache_cache_only(spdif->regmap, true);\n\tclk_disable_unprepare(spdif->mclk);\n\tclk_disable_unprepare(spdif->hclk);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused rk_spdif_runtime_resume(struct device *dev)\n{\n\tstruct rk_spdif_dev *spdif = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(spdif->mclk);\n\tif (ret) {\n\t\tdev_err(spdif->dev, \"mclk clock enable failed %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = clk_prepare_enable(spdif->hclk);\n\tif (ret) {\n\t\tclk_disable_unprepare(spdif->mclk);\n\t\tdev_err(spdif->dev, \"hclk clock enable failed %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tregcache_cache_only(spdif->regmap, false);\n\tregcache_mark_dirty(spdif->regmap);\n\n\tret = regcache_sync(spdif->regmap);\n\tif (ret) {\n\t\tclk_disable_unprepare(spdif->mclk);\n\t\tclk_disable_unprepare(spdif->hclk);\n\t}\n\n\treturn ret;\n}\n\nstatic int rk_spdif_hw_params(struct snd_pcm_substream *substream,\n\t\t\t      struct snd_pcm_hw_params *params,\n\t\t\t      struct snd_soc_dai *dai)\n{\n\tstruct rk_spdif_dev *spdif = snd_soc_dai_get_drvdata(dai);\n\tunsigned int val = SPDIF_CFGR_HALFWORD_ENABLE;\n\tint srate, mclk;\n\tint ret;\n\n\tsrate = params_rate(params);\n\tmclk = srate * 128;\n\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tval |= SPDIF_CFGR_VDW_16;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S20_3LE:\n\t\tval |= SPDIF_CFGR_VDW_20;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S24_LE:\n\t\tval |= SPDIF_CFGR_VDW_24;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tret = clk_set_rate(spdif->mclk, mclk);\n\tif (ret != 0) {\n\t\tdev_err(spdif->dev, \"Failed to set module clock rate: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tret = regmap_update_bits(spdif->regmap, SPDIF_CFGR,\n\t\t\t\t SPDIF_CFGR_CLK_DIV_MASK |\n\t\t\t\t SPDIF_CFGR_HALFWORD_ENABLE |\n\t\t\t\t SDPIF_CFGR_VDW_MASK, val);\n\n\treturn ret;\n}\n\nstatic int rk_spdif_trigger(struct snd_pcm_substream *substream,\n\t\t\t    int cmd, struct snd_soc_dai *dai)\n{\n\tstruct rk_spdif_dev *spdif = snd_soc_dai_get_drvdata(dai);\n\tint ret;\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\tret = regmap_update_bits(spdif->regmap, SPDIF_DMACR,\n\t\t\t\t\t SPDIF_DMACR_TDE_ENABLE |\n\t\t\t\t\t SPDIF_DMACR_TDL_MASK,\n\t\t\t\t\t SPDIF_DMACR_TDE_ENABLE |\n\t\t\t\t\t SPDIF_DMACR_TDL(16));\n\n\t\tif (ret != 0)\n\t\t\treturn ret;\n\n\t\tret = regmap_update_bits(spdif->regmap, SPDIF_XFER,\n\t\t\t\t\t SPDIF_XFER_TXS_START,\n\t\t\t\t\t SPDIF_XFER_TXS_START);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\tret = regmap_update_bits(spdif->regmap, SPDIF_DMACR,\n\t\t\t\t\t SPDIF_DMACR_TDE_ENABLE,\n\t\t\t\t\t SPDIF_DMACR_TDE_DISABLE);\n\n\t\tif (ret != 0)\n\t\t\treturn ret;\n\n\t\tret = regmap_update_bits(spdif->regmap, SPDIF_XFER,\n\t\t\t\t\t SPDIF_XFER_TXS_START,\n\t\t\t\t\t SPDIF_XFER_TXS_STOP);\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int rk_spdif_dai_probe(struct snd_soc_dai *dai)\n{\n\tstruct rk_spdif_dev *spdif = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_dma_data_set_playback(dai, &spdif->playback_dma_data);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops rk_spdif_dai_ops = {\n\t.probe = rk_spdif_dai_probe,\n\t.hw_params = rk_spdif_hw_params,\n\t.trigger = rk_spdif_trigger,\n};\n\nstatic struct snd_soc_dai_driver rk_spdif_dai = {\n\t.playback = {\n\t\t.stream_name = \"Playback\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = (SNDRV_PCM_RATE_32000 |\n\t\t\t  SNDRV_PCM_RATE_44100 |\n\t\t\t  SNDRV_PCM_RATE_48000 |\n\t\t\t  SNDRV_PCM_RATE_96000 |\n\t\t\t  SNDRV_PCM_RATE_192000),\n\t\t.formats = (SNDRV_PCM_FMTBIT_S16_LE |\n\t\t\t    SNDRV_PCM_FMTBIT_S20_3LE |\n\t\t\t    SNDRV_PCM_FMTBIT_S24_LE),\n\t},\n\t.ops = &rk_spdif_dai_ops,\n};\n\nstatic const struct snd_soc_component_driver rk_spdif_component = {\n\t.name = \"rockchip-spdif\",\n\t.legacy_dai_naming = 1,\n};\n\nstatic bool rk_spdif_wr_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase SPDIF_CFGR:\n\tcase SPDIF_DMACR:\n\tcase SPDIF_INTCR:\n\tcase SPDIF_XFER:\n\tcase SPDIF_SMPDR:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rk_spdif_rd_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase SPDIF_CFGR:\n\tcase SPDIF_SDBLR:\n\tcase SPDIF_INTCR:\n\tcase SPDIF_INTSR:\n\tcase SPDIF_XFER:\n\tcase SPDIF_SMPDR:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rk_spdif_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase SPDIF_INTSR:\n\tcase SPDIF_SDBLR:\n\tcase SPDIF_SMPDR:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config rk_spdif_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = SPDIF_SMPDR,\n\t.writeable_reg = rk_spdif_wr_reg,\n\t.readable_reg = rk_spdif_rd_reg,\n\t.volatile_reg = rk_spdif_volatile_reg,\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic int rk_spdif_probe(struct platform_device *pdev)\n{\n\tstruct device_node *np = pdev->dev.of_node;\n\tstruct rk_spdif_dev *spdif;\n\tconst struct of_device_id *match;\n\tstruct resource *res;\n\tvoid __iomem *regs;\n\tint ret;\n\n\tmatch = of_match_node(rk_spdif_match, np);\n\tif (match->data == (void *)RK_SPDIF_RK3288) {\n\t\tstruct regmap *grf;\n\n\t\tgrf = syscon_regmap_lookup_by_phandle(np, \"rockchip,grf\");\n\t\tif (IS_ERR(grf)) {\n\t\t\tdev_err(&pdev->dev,\n\t\t\t\t\"rockchip_spdif missing 'rockchip,grf'\\n\");\n\t\t\treturn PTR_ERR(grf);\n\t\t}\n\n\t\t \n\t\tregmap_write(grf, RK3288_GRF_SOC_CON2, BIT(1) << 16);\n\t}\n\n\tspdif = devm_kzalloc(&pdev->dev, sizeof(*spdif), GFP_KERNEL);\n\tif (!spdif)\n\t\treturn -ENOMEM;\n\n\tspdif->hclk = devm_clk_get(&pdev->dev, \"hclk\");\n\tif (IS_ERR(spdif->hclk))\n\t\treturn PTR_ERR(spdif->hclk);\n\n\tspdif->mclk = devm_clk_get(&pdev->dev, \"mclk\");\n\tif (IS_ERR(spdif->mclk))\n\t\treturn PTR_ERR(spdif->mclk);\n\n\tregs = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\tspdif->regmap = devm_regmap_init_mmio_clk(&pdev->dev, \"hclk\", regs,\n\t\t\t\t\t\t  &rk_spdif_regmap_config);\n\tif (IS_ERR(spdif->regmap))\n\t\treturn PTR_ERR(spdif->regmap);\n\n\tspdif->playback_dma_data.addr = res->start + SPDIF_SMPDR;\n\tspdif->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\tspdif->playback_dma_data.maxburst = 4;\n\n\tspdif->dev = &pdev->dev;\n\tdev_set_drvdata(&pdev->dev, spdif);\n\n\tpm_runtime_enable(&pdev->dev);\n\tif (!pm_runtime_enabled(&pdev->dev)) {\n\t\tret = rk_spdif_runtime_resume(&pdev->dev);\n\t\tif (ret)\n\t\t\tgoto err_pm_runtime;\n\t}\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &rk_spdif_component,\n\t\t\t\t\t      &rk_spdif_dai, 1);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register DAI\\n\");\n\t\tgoto err_pm_suspend;\n\t}\n\n\tret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register PCM\\n\");\n\t\tgoto err_pm_suspend;\n\t}\n\n\treturn 0;\n\nerr_pm_suspend:\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\trk_spdif_runtime_suspend(&pdev->dev);\nerr_pm_runtime:\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void rk_spdif_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\trk_spdif_runtime_suspend(&pdev->dev);\n}\n\nstatic const struct dev_pm_ops rk_spdif_pm_ops = {\n\tSET_RUNTIME_PM_OPS(rk_spdif_runtime_suspend, rk_spdif_runtime_resume,\n\t\t\t   NULL)\n};\n\nstatic struct platform_driver rk_spdif_driver = {\n\t.probe = rk_spdif_probe,\n\t.remove_new = rk_spdif_remove,\n\t.driver = {\n\t\t.name = \"rockchip-spdif\",\n\t\t.of_match_table = of_match_ptr(rk_spdif_match),\n\t\t.pm = &rk_spdif_pm_ops,\n\t},\n};\nmodule_platform_driver(rk_spdif_driver);\n\nMODULE_ALIAS(\"platform:rockchip-spdif\");\nMODULE_DESCRIPTION(\"ROCKCHIP SPDIF transceiver Interface\");\nMODULE_AUTHOR(\"Sjoerd Simons <sjoerd.simons@collabora.co.uk>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}