Loading plugins phase: Elapsed time ==> 0s.421ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -d CY8C4045LQI-S411 -s C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.812ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Prof_DP0.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 Prof_DP0.v -verilog
======================================================================

======================================================================
Compiling:  Prof_DP0.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 Prof_DP0.v -verilog
======================================================================

======================================================================
Compiling:  Prof_DP0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 -verilog Prof_DP0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jun 22 06:42:06 2017


======================================================================
Compiling:  Prof_DP0.v
Program  :   vpp
Options  :    -yv2 -q10 Prof_DP0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jun 22 06:42:06 2017

Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Prof_DP0.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Prof_DP0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 -verilog Prof_DP0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jun 22 06:42:06 2017

Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\codegentemp\Prof_DP0.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\codegentemp\Prof_DP0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Prof_DP0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 -verilog Prof_DP0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jun 22 06:42:07 2017

Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\codegentemp\Prof_DP0.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\codegentemp\Prof_DP0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CS:Net_1257\
	\I2CS:uncfg_rx_irq\
	\I2CS:Net_1099\
	\I2CS:Net_1258\
	Net_228
	Net_229
	Net_238
	Net_239
	Net_240
	Net_241
	Net_242
	Net_243
	Net_244
	\SPIM:Net_1257\
	\SPIM:uncfg_rx_irq\
	\SPIM:Net_1099\
	\SPIM:Net_1258\
	Net_207
	Net_208
	Net_217
	Net_218
	Net_219
	Net_220
	Net_221
	Net_222
	Net_223
	\CapSense:Net_147\
	\CapSense:Net_146\


Deleted 28 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2CS:rx_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:sclk_s_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:mosi_s_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:miso_m_wire\ to \I2CS:select_s_wire\
Aliasing zero to \I2CS:select_s_wire\
Aliasing one to \I2CS:tmpOE__sda_net_0\
Aliasing \I2CS:tmpOE__scl_net_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing \I2CS:cts_wire\ to \I2CS:select_s_wire\
Aliasing tmpOE__CAPINT_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing \Timer_1:Net_75\ to \I2CS:select_s_wire\
Aliasing \Timer_1:Net_69\ to \I2CS:tmpOE__sda_net_0\
Aliasing \Timer_1:Net_66\ to \I2CS:select_s_wire\
Aliasing \Timer_1:Net_82\ to \I2CS:select_s_wire\
Aliasing \Timer_1:Net_72\ to \I2CS:select_s_wire\
Aliasing tmpOE__Latch_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Blank_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing \SPIM:select_s_wire\ to \I2CS:select_s_wire\
Aliasing \SPIM:rx_wire\ to \I2CS:select_s_wire\
Aliasing \SPIM:sclk_s_wire\ to \I2CS:select_s_wire\
Aliasing \SPIM:mosi_s_wire\ to \I2CS:select_s_wire\
Aliasing \SPIM:miso_m_wire\ to \I2CS:select_s_wire\
Aliasing \SPIM:tmpOE__sclk_m_net_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing \SPIM:tmpOE__mosi_m_net_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing \SPIM:cts_wire\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_95\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_94\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_93\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_92\ to \I2CS:select_s_wire\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing \CapSense:Net_57\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_56\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_55\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_54\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_44\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_46\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_47\ to \I2CS:select_s_wire\
Aliasing \CapSense:Net_48\ to \I2CS:select_s_wire\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \I2CS:tmpOE__sda_net_0\
Removing Lhs of wire \I2CS:rx_wire\[3] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:Net_1170\[6] = \I2CS:Net_847\[1]
Removing Lhs of wire \I2CS:sclk_s_wire\[7] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:mosi_s_wire\[8] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:miso_m_wire\[9] = \I2CS:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2CS:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2CS:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2CS:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2CS:cts_wire\[28] = zero[12]
Removing Lhs of wire tmpOE__CAPINT_net_0[52] = one[16]
Removing Lhs of wire \Timer_1:Net_81\[59] = Net_165[71]
Removing Lhs of wire \Timer_1:Net_75\[60] = zero[12]
Removing Lhs of wire \Timer_1:Net_69\[61] = one[16]
Removing Lhs of wire \Timer_1:Net_66\[62] = zero[12]
Removing Lhs of wire \Timer_1:Net_82\[63] = zero[12]
Removing Lhs of wire \Timer_1:Net_72\[64] = zero[12]
Removing Lhs of wire tmpOE__Latch_net_0[75] = one[16]
Removing Lhs of wire tmpOE__Blank_net_0[81] = one[16]
Removing Lhs of wire \SPIM:select_s_wire\[88] = zero[12]
Removing Lhs of wire \SPIM:rx_wire\[89] = zero[12]
Removing Lhs of wire \SPIM:Net_1170\[92] = \SPIM:Net_847\[87]
Removing Lhs of wire \SPIM:sclk_s_wire\[93] = zero[12]
Removing Lhs of wire \SPIM:mosi_s_wire\[94] = zero[12]
Removing Lhs of wire \SPIM:miso_m_wire\[95] = zero[12]
Removing Lhs of wire \SPIM:tmpOE__sclk_m_net_0\[99] = one[16]
Removing Lhs of wire \SPIM:tmpOE__mosi_m_net_0\[106] = one[16]
Removing Lhs of wire \SPIM:cts_wire\[114] = zero[12]
Removing Lhs of wire \CapSense:Net_95\[154] = zero[12]
Removing Lhs of wire \CapSense:Net_94\[155] = zero[12]
Removing Lhs of wire \CapSense:Net_93\[159] = zero[12]
Removing Lhs of wire \CapSense:Net_92\[178] = zero[12]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[181] = one[16]
Removing Lhs of wire \CapSense:Net_57\[189] = zero[12]
Removing Lhs of wire \CapSense:Net_56\[190] = zero[12]
Removing Lhs of wire \CapSense:Net_55\[191] = zero[12]
Removing Lhs of wire \CapSense:Net_54\[192] = zero[12]
Removing Lhs of wire \CapSense:Net_44\[194] = zero[12]
Removing Lhs of wire \CapSense:Net_46\[195] = zero[12]
Removing Lhs of wire \CapSense:Net_47\[196] = zero[12]
Removing Lhs of wire \CapSense:Net_48\[197] = zero[12]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[199] = one[16]

------------------------------------------------------
Aliased 0 equations, 41 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -dcpsoc3 Prof_DP0.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.515ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 22 June 2017 06:42:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\work\eddie-psoc-comms\Eddie_DP0_Slider\Prof_DP0.cydsn\Prof_DP0.cyprj -d CY8C4045LQI-S411 Prof_DP0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff2\
    Fixed Function Clock 0: Automatic-assigning  clock 'SPIM_SCBCLK'. Signal=\SPIM:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2CS_SCBCLK'. Signal=\I2CS:Net_847_ff1\
    Fixed Function Clock 3: Automatic-assigning  clock 'Clock_1'. Signal=Net_165_ff3
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2CS:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:sda(0)\__PA ,
            fb => \I2CS:sda_wire\ ,
            pad => \I2CS:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CS:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:scl(0)\__PA ,
            fb => \I2CS:scl_wire\ ,
            pad => \I2CS:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CAPINT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAPINT(0)__PA ,
            pad => CAPINT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Latch(0)__PA ,
            pad => Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Blank(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blank(0)__PA ,
            pad => Blank(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPIM:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:sclk_m(0)\__PA ,
            input => \SPIM:sclk_m_wire\ ,
            pad => \SPIM:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIM:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:mosi_m(0)\__PA ,
            input => \SPIM:mosi_m_wire\ ,
            pad => \SPIM:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: BUT0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_2\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_314\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_230 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    4 :   12 :   16 : 25.00 %
IO                            :   11 :    8 :   19 : 57.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    1 :    4 :    5 : 20.00 %
Smart IO Ports                :    0 :    2 :    2 :  0.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.015ms
Tech Mapping phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0977328s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0021340 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_150\ {
  }
  Net: \CapSense:Net_2\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa
    P0_P40
    p0_0
    P4_P43
    p4_3
    idac1_out
    IAIB
    idac0_out
    swhv_3
  }
}
Map of item to net {
  CSD0_sense_internal                              -> \CapSense:Net_2\
  swh_7                                            -> \CapSense:Net_2\
  sense0                                           -> \CapSense:Net_2\
  BYA                                              -> \CapSense:Net_2\
  amuxbusa                                         -> \CapSense:Net_2\
  P0_P40                                           -> \CapSense:Net_2\
  p0_0                                             -> \CapSense:Net_2\
  P4_P43                                           -> \CapSense:Net_2\
  p4_3                                             -> \CapSense:Net_2\
  idac1_out                                        -> \CapSense:Net_2\
  IAIB                                             -> \CapSense:Net_2\
  idac0_out                                        -> \CapSense:Net_2\
  swhv_3                                           -> \CapSense:Net_2\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_230 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\SPIM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: BUT0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_2\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPIM:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:sclk_m(0)\__PA ,
        input => \SPIM:sclk_m_wire\ ,
        pad => \SPIM:sclk_m(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Blank(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Blank(0)__PA ,
        pad => Blank(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Latch(0)__PA ,
        pad => Latch(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPIM:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:mosi_m(0)\__PA ,
        input => \SPIM:mosi_m_wire\ ,
        pad => \SPIM:mosi_m(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CS:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:scl(0)\__PA ,
        fb => \I2CS:scl_wire\ ,
        pad => \I2CS:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CS:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:sda(0)\__PA ,
        fb => \I2CS:sda_wire\ ,
        pad => \I2CS:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CAPINT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAPINT(0)__PA ,
        pad => CAPINT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_2\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            ff_div_2 => \CapSense:Net_1423_ff2\ ,
            ff_div_0 => \SPIM:Net_847_ff0\ ,
            ff_div_1 => \I2CS:Net_847_ff1\ ,
            ff_div_3 => Net_165_ff3 );
        Properties:
        {
        }
SPC group 0: empty
WDT group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2CS:SCB\
        PORT MAP (
            clock => \I2CS:Net_847_ff1\ ,
            interrupt => Net_230 ,
            tx => \I2CS:tx_wire\ ,
            rts => \I2CS:rts_wire\ ,
            mosi_m => \I2CS:mosi_m_wire\ ,
            select_m_3 => \I2CS:select_m_wire_3\ ,
            select_m_2 => \I2CS:select_m_wire_2\ ,
            select_m_1 => \I2CS:select_m_wire_1\ ,
            select_m_0 => \I2CS:select_m_wire_0\ ,
            sclk_m => \I2CS:sclk_m_wire\ ,
            miso_s => \I2CS:miso_s_wire\ ,
            scl => \I2CS:scl_wire\ ,
            sda => \I2CS:sda_wire\ ,
            tx_req => Net_233 ,
            rx_req => Net_232 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPIM:SCB\
        PORT MAP (
            clock => \SPIM:Net_847_ff0\ ,
            interrupt => Net_209 ,
            tx => \SPIM:tx_wire\ ,
            rts => \SPIM:rts_wire\ ,
            mosi_m => \SPIM:mosi_m_wire\ ,
            select_m_3 => \SPIM:select_m_wire_3\ ,
            select_m_2 => \SPIM:select_m_wire_2\ ,
            select_m_1 => \SPIM:select_m_wire_1\ ,
            select_m_0 => \SPIM:select_m_wire_0\ ,
            sclk_m => \SPIM:sclk_m_wire\ ,
            miso_s => \SPIM:miso_s_wire\ ,
            tx_req => Net_212 ,
            rx_req => Net_211 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_2\ ,
            shield => \CapSense:Net_122\ ,
            csh => \CapSense:Net_84\ ,
            cmod => \CapSense:Net_86\ ,
            shield_pad => \CapSense:Net_15\ ,
            vref_ext => \CapSense:Net_150\ ,
            sense_out => \CapSense:Net_317\ ,
            sample_out => \CapSense:Net_316\ ,
            csh_tank_en => \CapSense:Net_323\ ,
            cmod_en => \CapSense:Net_322\ ,
            hscmp => \CapSense:Net_321\ ,
            sampling => \CapSense:Net_318\ ,
            adc_on => \CapSense:Net_319\ ,
            count_15 => \CapSense:Net_320_15\ ,
            count_14 => \CapSense:Net_320_14\ ,
            count_13 => \CapSense:Net_320_13\ ,
            count_12 => \CapSense:Net_320_12\ ,
            count_11 => \CapSense:Net_320_11\ ,
            count_10 => \CapSense:Net_320_10\ ,
            count_9 => \CapSense:Net_320_9\ ,
            count_8 => \CapSense:Net_320_8\ ,
            count_7 => \CapSense:Net_320_7\ ,
            count_6 => \CapSense:Net_320_6\ ,
            count_5 => \CapSense:Net_320_5\ ,
            count_4 => \CapSense:Net_320_4\ ,
            count_3 => \CapSense:Net_320_3\ ,
            count_2 => \CapSense:Net_320_2\ ,
            count_1 => \CapSense:Net_320_1\ ,
            count_0 => \CapSense:Net_320_0\ ,
            clk => \CapSense:Net_1423_ff2\ ,
            irq => \CapSense:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sensors_count = 1
            shield_count = 1
            tx_count = 1
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_2\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    PSoC4 7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_2\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_165_ff3 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_156 ,
            tr_overflow => Net_155 ,
            tr_compare_match => Net_157 ,
            line_out => Net_158 ,
            line_out_compl => Net_159 ,
            interrupt => Net_154 );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
Smart IO Ports group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | Analog(\CapSense:Net_2\)
     |   6 |     * |      NONE |         CMOS_OUT |   \SPIM:sclk_m(0)\ | In(\SPIM:sclk_m_wire\)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   2 |   6 |     * |      NONE |         CMOS_OUT |           Blank(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |           Latch(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |   \SPIM:mosi_m(0)\ | In(\SPIM:mosi_m_wire\)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |      \I2CS:scl(0)\ | FB(\I2CS:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |      \I2CS:sda(0)\ | FB(\I2CS:sda_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          CAPINT(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | Analog(\CapSense:Net_2\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4045LQI-S411
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.437ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.437ms
API generation phase: Elapsed time ==> 4s.562ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
