C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/StopWatch_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module StopWatch_tb
-- Compiling module Convert
-- Compiling module Clock_divider1

Top level modules:
	StopWatch_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/Display_Seven.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/Display_Seven.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Display_Seven

Top level modules:
	Display_Seven

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/Display_Seven_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/Display_Seven_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Display_Seven_tb

Top level modules:
	Display_Seven_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/FSM_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/modelSim_testBench/FSM_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FSM_tb

Top level modules:
	FSM_tb

} {} {}} C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv {1 {vlog -work work -sv -stats=none C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FSM

Top level modules:
	FSM

} {} {}}
