static int F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nF_2 ( V_4 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_5 , 0 ) ;\r\nF_4 ( 500 ) ;\r\nF_2 ( V_5 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_8 ;\r\nF_2 ( V_4 , 1 ) ;\r\nF_4 ( 1 ) ;\r\nF_2 ( V_5 , 0 ) ;\r\nF_4 ( 500 ) ;\r\nF_2 ( V_5 , 1 ) ;\r\nF_4 ( 200000 ) ;\r\nV_7 = F_6 ( & V_9 ) ;\r\nif ( F_7 ( V_7 ) )\r\nreturn;\r\nV_8 = F_8 ( & V_7 -> V_2 ,\r\nV_10 , V_10 ,\r\nV_11 ,\r\nV_12 | V_13 ) ;\r\nif ( ! ( V_8 & V_12 ) )\r\nreturn;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\nV_10 = F_10 ( 3 * V_11 ,\r\nV_11 ) ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 ,\r\nT_2 V_14 , void * V_15 )\r\n{\r\nint V_16 ;\r\nV_16 = F_12 ( F_13 ( V_17 ) , V_14 ,\r\nV_18 , L_1 , V_15 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 , void * V_15 )\r\n{\r\nF_15 ( F_13 ( V_17 ) , V_15 ) ;\r\n}\r\nstatic int F_16 ( struct V_6 * V_7 )\r\n{\r\nreturn F_17 ( V_7 -> V_19 , V_20 ) ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_8 ;\r\nV_7 = F_19 () ;\r\nV_8 = F_8 ( & V_7 -> V_2 ,\r\nV_10 + V_11 ,\r\nV_10 + V_11 ,\r\nV_11 ,\r\nV_12 | V_13 ) ;\r\nif ( ! ( V_8 & V_12 ) )\r\nreturn;\r\n}\r\nstatic void T_1 F_20 ( void )\r\n{\r\nint V_16 = - V_21 ;\r\nstruct V_6 * V_7 = & V_22 ;\r\nint V_8 ;\r\nV_16 = F_21 ( V_7 ) ;\r\nV_8 = F_8 ( & V_7 -> V_2 ,\r\nV_10 + 2 * V_11 ,\r\nV_10 + 2 * V_11 ,\r\nV_11 ,\r\nV_12 | V_13 ) ;\r\nif ( ! ( V_8 & V_12 ) )\r\nreturn;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_8 ;\r\nV_7 = F_23 () ;\r\nif ( F_7 ( V_7 ) )\r\nreturn;\r\nV_8 = F_8 ( & V_7 -> V_2 ,\r\nV_10 , V_10 ,\r\nV_11 ,\r\nV_12 | V_13 ) ;\r\nif ( ! ( V_8 & V_12 ) )\r\nF_24 ( L_2 ) ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nint V_23 = 0 ;\r\nint V_24 = 0 ;\r\nint V_16 ;\r\nV_16 = F_26 ( V_25 ,\r\nF_27 ( V_25 ) ) ;\r\nif ( V_16 ) {\r\nF_24 ( L_3 ) ;\r\nreturn;\r\n}\r\nV_23 |= ! F_28 ( V_26 ) << 2 ;\r\nV_23 |= ! F_28 ( V_27 ) << 1 ;\r\nV_23 |= ! F_28 ( V_28 ) ;\r\nV_24 |= ! F_28 ( V_29 ) << 2 ;\r\nV_24 |= ! F_28 ( V_30 ) << 1 ;\r\nV_24 |= ! F_28 ( V_31 ) ;\r\nV_32 = 0x27000 ;\r\nV_32 |= ( V_24 << V_33 ) ;\r\nV_32 |= ( V_23 << V_34 ) ;\r\n}\r\nstatic void T_1 F_29 ( void )\r\n{\r\nint V_16 ;\r\nF_30 () ;\r\nF_25 () ;\r\nV_16 = F_31 ( V_35 ,\r\nF_27 ( V_35 ) , L_4 ) ;\r\nif ( V_16 )\r\nF_24 ( L_5 , V_16 ) ;\r\nF_32 ( 0 , & V_36 ) ;\r\nF_33 ( & V_37 ) ;\r\nF_34 ( 0 , & V_38 ) ;\r\nF_34 ( 1 , & V_38 ) ;\r\nF_35 ( 0 , V_39 ,\r\nF_27 ( V_39 ) ) ;\r\nF_36 ( 0 , & V_40 ) ;\r\nF_37 ( & V_41 ) ;\r\nF_38 ( NULL ) ;\r\nF_39 ( V_42 , F_27 ( V_42 ) ) ;\r\n}\r\nstatic void T_1 F_40 ( void )\r\n{\r\nint V_24 , V_16 ;\r\nV_16 = F_26 ( V_43 ,\r\nF_27 ( V_43 ) ) ;\r\nif ( V_16 )\r\nF_24 ( L_6 , V_16 ) ;\r\nF_41 ( & V_44 ) ;\r\nF_42 ( L_7 , 0 , NULL , 0 , & V_45 ,\r\nsizeof( V_45 ) ) ;\r\nF_43 ( NULL , L_8 , 0 , NULL , 0 ,\r\n& V_46 , sizeof( V_46 ) ) ;\r\nF_44 ( 0 , & V_47 ) ;\r\nV_24 = ( V_32 >> V_33 ) & V_48 ;\r\nif ( V_24 & 0x1 ) {\r\nF_22 () ;\r\nF_2 ( V_4 , 1 ) ;\r\nF_4 ( 1 ) ;\r\nF_2 ( V_5 , 0 ) ;\r\n} else {\r\nF_20 () ;\r\nF_5 () ;\r\n}\r\nF_18 () ;\r\n}\r\nstatic void T_1 F_45 ( void )\r\n{\r\nF_46 ( ( unsigned long ) 25000000 ) ;\r\n}
