read_verilog -lib +/xilinx/cells_sim.v
test_pmgen -generate xilinx_srl.fixed
