INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sandy/projects/co 2/pci/PCI13_12/PCI13_12.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module glbl
