{title:'Feng et al. (§72024§r)', author: 'Yinxiao Feng; Kaisheng Ma', display:{Lore:['[{"text": "arXiv:2203.12268", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oYinxiao Feng\\nKaisheng Ma\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.12268\\u00a7r\\n\\nVersion:\\u00a77v4 (Tue, 9 Apr 2024 10:56:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by and presented at DAC 2022\\u00a7r"}']}
{title:'Adnan et al. (§72024§r)', author: 'Muhammad Adnan; Yassaman Ebrahimzadeh Maboud; Divya Mahajan; Prashant J. Nair', display:{Lore:['[{"text": "arXiv:2204.05436", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous Acceleration Pipeline for Recommendation System Training\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Adnan\\nYassaman Ebrahimzadeh Maboud\\nDivya Mahajan\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.05436\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 28 Apr 2024 05:44:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at The International Symposium on Computer Architecture (ISCA), 2024\\u00a7r"}']}
{title:'Zhao et al. (§72024§r)', author: 'Yang Zhao; Ziyun Li; Yonggan Fu; Yongan Zhang; Chaojian Li; Cheng Wan; Haoran You; Shang Wu; Xu Ouyang; Vivek Boominathan; Ashok Veeraraghavan; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2206.08141", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7li-FlatCam: A 253 FPS, 91.49 \\u03bcJ/Frame Ultra-Compact Intelligent Lensless Camera for Real-Time and Efficient Eye Tracking in VR/AR\\u00a7r\\n\\n\\u00a78\\u00a7oYang Zhao\\nZiyun Li\\nYonggan Fu\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.08141\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 22 Feb 2024 20:02:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by VLSI 2022\\u00a7r"}']}
{title:'Jeong et al. (§72024§r)', author: 'Minki Jeong; Wanyeong Jung', display:{Lore:['[{"text": "arXiv:2207.07862", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMAC-DO: An Efficient Output-Stationary GEMM Accelerator for CNNs Using DRAM Technology\\u00a7r\\n\\n\\u00a78\\u00a7oMinki Jeong\\nWanyeong Jung\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07862\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 7 Feb 2024 15:40:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 21 figures\\u00a7r"}']}
{title:'Hassan et al. (§72024§r)', author: 'Hasan Hassan; Ataberk Olgun; A. Giray Yaglikci; Haocong Luo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2207.13358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelf-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Hassan\\nAtaberk Olgun\\nA. Giray Yaglikci\\nHaocong Luo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.13358\\u00a7r\\n\\nVersion:\\u00a77v6 (Mon, 22 Apr 2024 07:55:08 GMT)\\u00a7r"}']}
{title:'Olgun et al. (§72024§r)', author: 'Ataberk Olgun; F. Nisa Bostanci; Geraldo F. Oliveira; Yahya Can Tugrul; Rahul Bera; A. Giray Yaglikci; Hasan Hassan; Oguz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2207.13795", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAtaberk Olgun\\nF. Nisa Bostanci\\nGeraldo F. Oliveira\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.13795\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 9 Jan 2024 12:53:41 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72024§r)', author: 'Yao Chen; Junhao Pan; Xinheng Liu; Jinjun Xiong; Deming Chen', display:{Lore:['[{"text": "arXiv:2208.00763", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computation\\u00a7r\\n\\n\\u00a78\\u00a7oYao Chen\\nJunhao Pan\\nXinheng Liu\\nJinjun Xiong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.00763\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 12 May 2024 09:35:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:2112.13972\\u00a7r"}']}
{title:'Que et al. (§72024§r)', author: 'Zhiqiang Que; Hongxiang Fan; Marcus Loo; He Li; Michaela Blott; Maurizio Pierini; Alexander Tapper; Wayne Luk', display:{Lore:['[{"text": "arXiv:2209.14065", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a75physics.ins-det\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics\\u00a7r\\n\\n\\u00a78\\u00a7oZhiqiang Que\\nHongxiang Fan\\nMarcus Loo\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.14065\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3640464\\u00a7r\\n\\nVersion:\\u00a77v5 (Tue, 9 Jan 2024 10:05:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by ACM Transactions on Embedded Computing Systems (TECS)\\u00a7r"}']}
{title:'Singh et al. (§72024§r)', author: 'Gagandeep Singh; Mohammed Alser; Kristof Denolf; Can Firtina; Alireza Khodamoradi; Meryem Banu Cavlak; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2211.03079", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRUBICON: A Framework for Designing Efficient Deep Learning-Based Genomic Basecallers\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nMohammed Alser\\nKristof Denolf\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.03079\\u00a7r\\n\\nVersion:\\u00a77v7 (Mon, 5 Feb 2024 05:53:59 GMT)\\u00a7r"}']}
{title:'Fernandez et al. (§72024§r)', author: 'Ivan Fernandez; Christina Giannoula; Aditya Manglik; Ricardo Quislant; Nika Mansouri Ghiasi; Juan Gómez-Luna; Eladio Gutierrez; Oscar Plata; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2211.04369", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Time Series Analysis via Processing using Non-Volatile Memories\\u00a7r\\n\\n\\u00a78\\u00a7oIvan Fernandez\\nChristina Giannoula\\nAditya Manglik\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.04369\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 16 Jan 2024 11:13:23 GMT)\\u00a7r"}']}
{title:'Tyagi et al. (§72024§r)', author: 'Abhishek Tyagi; Yiming Gan; Shaoshan Liu; Bo Yu; Paul Whatmough; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2212.02649", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAbhishek Tyagi\\nYiming Gan\\nShaoshan Liu\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.02649\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 7 Jan 2024 19:07:39 GMT)\\u00a7r"}']}
{title:'Yin et al. (§72024§r)', author: 'Guodong Yin; Mufeng Zhou; Yiming Chen; Wenjun Tang; Zekun Yang; Mingyen Lee; Xirui Du; Jinshan Yue; Jiaxin Liu; Huazhong Yang; Yongpan Liu; Xueqing Li', display:{Lore:['[{"text": "arXiv:2212.04320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface\\u00a7r\\n\\n\\u00a78\\u00a7oGuodong Yin\\nMufeng Zhou\\nYiming Chen\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.04320\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 2 Apr 2024 07:58:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by IEEE 48th European Solid-State Circuits Conference (ESSCIRC 2022)\\u00a7r"}']}
{title:'Khan et al. (§72024§r)', author: 'Asif Ali Khan; Hamid Farzaneh; Karl F. A. Friebel; Clément Fournier; Lorenzo Chelini; Jeronimo Castrillon', display:{Lore:['[{"text": "arXiv:2301.07486", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms\\u00a7r\\n\\n\\u00a78\\u00a7oAsif Ali Khan\\nHamid Farzaneh\\nKarl F. A. Friebel\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.07486\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 24 May 2024 20:48:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 12 figures\\u00a7r"}']}
{title:'Rucker et al. (§72024§r)', author: 'Alexander Rucker; Shiv Sundram; Coleman Smith; Matthew Vilim; Raghu Prabhakar; Fredrik Kjolstad; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:2302.06124", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevet: A Language and Compiler for Dataflow Threads\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Rucker\\nShiv Sundram\\nColeman Smith\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.06124\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 31 Jan 2024 04:58:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in HPCA 2024\\u00a7r"}']}
{title:'Han et al. (§72024§r)', author: 'Meng Han; Liang Wang; Limin Xiao; Tianhao Cai; Zeyu Wang; Xiangrong Xu; Chenhao Zhang', display:{Lore:['[{"text": "arXiv:2302.07520", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array\\u00a7r\\n\\n\\u00a78\\u00a7oMeng Han\\nLiang Wang\\nLimin Xiao\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.07520\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2024.3398500\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 15 May 2024 02:40:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 22 figures, journal\\u00a7r"}']}
{title:'Hao et al. (§72024§r)', author: 'Xiaochen Hao; Zijian Ding; Jieming Yin; Yuan Wang; Yun Liang', display:{Lore:['[{"text": "arXiv:2302.11256", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMonad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oXiaochen Hao\\nZijian Ding\\nJieming Yin\\nYuan Wang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2302.11256\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 15 Apr 2024 03:45:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in ICCAD 2023\\u00a7r"}']}
{title:'Mahapatra et al. (§72024§r)', author: 'Rohan Mahapatra; Soroush Ghodrati; Byung Hoon Ahn; Sean Kinzer; Shu-ting Wang; Hanyang Xu; Lavanya Karthikeyan; Hardik Sharma; Amir Yazdanbakhsh; Mohammad Alian; Hadi Esmaeilzadeh', display:{Lore:['[{"text": "arXiv:2303.03483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-Storage Domain-Specific Acceleration for Serverless Computing\\u00a7r\\n\\n\\u00a78\\u00a7oRohan Mahapatra\\nSoroush Ghodrati\\nByung Hoon Ahn\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.03483\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 23 Mar 2024 21:53:18 GMT)\\u00a7r"}']}
{title:'Papaphilippou et al. (§72024§r)', author: 'Philippos Papaphilippou; Thiem Van Chu', display:{Lore:['[{"text": "arXiv:2303.10526", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient deadlock avoidance for 2D mesh NoCs that use OQ or VOQ routers\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nThiem Van Chu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.10526\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2024.3365954\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 19 Feb 2024 11:19:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in IEEE Transactions on Computers\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Shengzhe Wang; Zihang Lin; Suzhen Wu; Hong Jiang; Jie Zhang; Bo Mao', display:{Lore:['[{"text": "arXiv:2303.13226", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs\\u00a7r\\n\\n\\u00a78\\u00a7oShengzhe Wang\\nZihang Lin\\nSuzhen Wu\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2303.13226\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA57654.2024.00054\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 25 Apr 2024 16:40:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in 2024IEEE International Symposium on High-Performance Computer Architecture (HPCA\'24)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Sixu Li; Chaojian Li; Wenbo Zhu; Boyang; Yu; Yang; Zhao; Cheng Wan; Haoran You; Huihong Shi; Yingyan; Lin', display:{Lore:['[{"text": "arXiv:2304.12467", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInstant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction\\u00a7r\\n\\n\\u00a78\\u00a7oSixu Li\\nChaojian Li\\nWenbo Zhu\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2304.12467\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 15 Jan 2024 03:49:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by ISCA\'23\\u00a7r"}']}
{title:'Kuper et al. (§72024§r)', author: 'Reese Kuper; Ipoom Jeong; Yifan Yuan; Jiayu Hu; Ren Wang; Narayan Ranganathan; Nam Sung Kim', display:{Lore:['[{"text": "arXiv:2305.02480", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors\\u00a7r\\n\\n\\u00a78\\u00a7oReese Kuper\\nIpoom Jeong\\nYifan Yuan\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.02480\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3620665.3640401\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 29 Jan 2024 22:40:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by ASPLOS\'24.Please refer to the linked DOI for the official version of this paper\\u00a7r"}']}
{title:'Mallasén et al. (§72024§r)', author: 'David Mallasén; Alberto A. Del Barrio; Manuel Prieto-Matias', display:{Lore:['[{"text": "arXiv:2305.06946", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBig-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Mallas\\u00e9n\\nAlberto A. Del Barrio\\nManuel Prieto-Matias\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.06946\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2024.3377890\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 14 Mar 2024 15:08:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages. Code available at https://github.com/artecs-group/PERCIVAL. Reviewed version to be published in IEEE TC\\u00a7r"}']}
{title:'Sonnino et al. (§72024§r)', author: 'Lorenzo Sonnino; Shaswot Shresthamali; Yuan He; Masaaki Kondo', display:{Lore:['[{"text": "arXiv:2305.07376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference\\u00a7r\\n\\n\\u00a78\\u00a7oLorenzo Sonnino\\nShaswot Shresthamali\\nYuan He\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.07376\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 18 Jan 2024 10:22:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 9 figures\\u00a7r"}']}
{title:'Lee et al. (§72024§r)', author: 'Minjae Lee; Seongmin Park; Hyungmin Kim; Minyong Yoon; Janghwan Lee; Jun Won Choi; Nam Sung Kim; Mingu Kang; Jungwook Choi', display:{Lore:['[{"text": "arXiv:2305.07522", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving\\u00a7r\\n\\n\\u00a78\\u00a7oMinjae Lee\\nSeongmin Park\\nHyungmin Kim\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.07522\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 13 Jan 2024 09:13:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures\\u00a7r"}']}
{title:'AbouElhamayed et al. (§72024§r)', author: 'Ahmed F. AbouElhamayed; Angela Cui; Javier Fernandez-Marques; Nicholas D. Lane; Mohamed S. Abdelfattah', display:{Lore:['[{"text": "arXiv:2305.18334", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed F. AbouElhamayed\\nAngela Cui\\nJavier Fernandez-Marques\\nNicholas D. Lane\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2305.18334\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 28 Mar 2024 21:27:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oACM Transactions on Reconfigurable Technology and Systems (TRETS) - FCCM2024 Journal Track\\u00a7r"}']}
{title:'de Moraes et al. (§72024§r)', author: 'Rodrigo Saar de Moraes; Simin Nadjm-Tehrani', display:{Lore:['[{"text": "arXiv:2306.07778", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNetGAP: A Graph-Grammar approach for concept design of networked platforms with extra-functional requirements\\u00a7r\\n\\n\\u00a78\\u00a7oRodrigo Saar de Moraes\\nSimin Nadjm-Tehrani\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.07778\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 8 Feb 2024 14:26:38 GMT)\\u00a7r"}']}
{title:'Shen et al. (§72024§r)', author: 'Shan Shen; Hao Xu; Yongliang Zhou; Ming Ling; Wenjian Yu', display:{Lore:['[{"text": "arXiv:2306.08936", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUltra8T: A Sub-Threshold 8T SRAM with Leakage Detection\\u00a7r\\n\\n\\u00a78\\u00a7oShan Shen\\nHao Xu\\nYongliang Zhou\\nMing Ling\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.08936\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 8 Apr 2024 07:25:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis manuscript has been submitted to Integration, the VLSI journal, waiting for the decision\\u00a7r"}']}
{title:'Sudarshan et al. (§72024§r)', author: 'Chetan Choppali Sudarshan; Nikhil Matkar; Sarma Vrudhula; Sachin S. Sapatnekar; Vidya A. Chhabria', display:{Lore:['[{"text": "arXiv:2306.09434", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI\\u00a7r\\n\\n\\u00a78\\u00a7oChetan Choppali Sudarshan\\nNikhil Matkar\\nSarma Vrudhula\\nSachin S. Sapatnekar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09434\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 14 Feb 2024 08:05:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at International Symposium on High-Performance Computer Architecture (HPCA)\\u00a7r"}']}
{title:'Ottaviano et al. (§72024§r)', author: 'Alessandro Ottaviano; Robert Balas; Giovanni Bambini; Antonio del Vecchio; Maicol Ciani; Davide Rossi; Luca Benini; Andrea Bartolini', display:{Lore:['[{"text": "arXiv:2306.09501", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation\\u00a7r\\n\\n\\u00a78\\u00a7oAlessandro Ottaviano\\nRobert Balas\\nGiovanni Bambini\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.09501\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s10766-024-00761-4\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 21 Feb 2024 08:12:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o33 pages, 11 figures\\u00a7r"}']}
{title:'Sharma et al. (§72024§r)', author: 'Debendra Das Sharma; Robert Blankenship; Daniel S. Berger', display:{Lore:['[{"text": "arXiv:2306.11227", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Introduction to the Compute Express Link (CXL) Interconnect\\u00a7r\\n\\n\\u00a78\\u00a7oDebendra Das Sharma\\nRobert Blankenship\\nDaniel S. Berger\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.11227\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 7 May 2024 22:56:15 GMT)\\u00a7r"}']}
{title:'Cano et al. (§72024§r)', author: 'Alejandro Cano; Cristóbal Camarero; Carmen Martínez; Ramón Beivide', display:{Lore:['[{"text": "arXiv:2306.13042", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysing Mechanisms for Virtual Channel Management in Low-Diameter networks\\u00a7r\\n\\n\\u00a78\\u00a7oAlejandro Cano\\nCrist\\u00f3bal Camarero\\nCarmen Mart\\u00ednez\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2306.13042\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/SBAC-PAD59825.2023.00011\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 1 Feb 2024 10:47:18 GMT)\\u00a7r"}']}
{title:'Peng et al. (§72024§r)', author: 'Huwan Peng; Scott Davidson; Richard Shi; Shuaiwen Leon Song; Michael Taylor', display:{Lore:['[{"text": "arXiv:2307.02666", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models\\u00a7r\\n\\n\\u00a78\\u00a7oHuwan Peng\\nScott Davidson\\nRichard Shi\\nShuaiwen Leon Song\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.02666\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 20 May 2024 18:38:19 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Dengfeng Wang; Liukai Xu; Songyuan Liu; Zhi Li; Yiming Chen; Weifeng He; Xueqing Li; Yanan Sun', display:{Lore:['[{"text": "arXiv:2307.02717", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations\\u00a7r\\n\\n\\u00a78\\u00a7oDengfeng Wang\\nLiukai Xu\\nSongyuan Liu\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.02717\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 11 Jan 2024 07:18:52 GMT)\\u00a7r"}']}
{title:'Fayyazi et al. (§72024§r)', author: 'Arash Fayyazi; Mahdi Nazemi; Arya Fayyazi; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2307.03784", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions\\u00a7r\\n\\n\\u00a78\\u00a7oArash Fayyazi\\nMahdi Nazemi\\nArya Fayyazi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.03784\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 1 May 2024 17:44:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages - In proceeding of GLSVLSI 2024\\u00a7r"}']}
{title:'Xue et al. (§72024§r)', author: 'Runzhen Xue; Dengke Han; Mingyu Yan; Mo Zou; Xiaocheng Yang; Duo Wang; Wenming Li; Zhimin Tang; John Kim; Xiaochun Ye; Dongrui Fan', display:{Lore:['[{"text": "arXiv:2307.12765", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHiHGNN: Accelerating HGNNs through Parallelism and Data Reusability Exploitation\\u00a7r\\n\\n\\u00a78\\u00a7oRunzhen Xue\\nDengke Han\\nMingyu Yan\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.12765\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 26 Apr 2024 04:52:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 17 figures; To appear in IEEE TPDS 2024\\u00a7r"}']}
{title:'Cheng et al. (§72024§r)', author: 'Jianyi Cheng; Cheng Zhang; Zhewen Yu; Christos-Savvas Bouganis; George A. Constantinides; Yiren Zhao', display:{Lore:['[{"text": "arXiv:2307.15517", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats\\u00a7r\\n\\n\\u00a78\\u00a7oJianyi Cheng\\nCheng Zhang\\nZhewen Yu\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2307.15517\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 19 Apr 2024 10:49:59 GMT)\\u00a7r"}']}
{title:'Hyun et al. (§72024§r)', author: 'Bongjoon Hyun; Taehun Kim; Dongjae Lee; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2308.00846", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology\\u00a7r\\n\\n\\u00a78\\u00a7oBongjoon Hyun\\nTaehun Kim\\nDongjae Lee\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.00846\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 7 Mar 2024 01:22:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at the 30th IEEE InternationalSymposium on High-Performance Computer Architecture (HPCA-30), 2024\\u00a7r"}']}
{title:'Di et al. (§72024§r)', author: 'Zhixiong Di; Runzhe Tao; Jing Mai; Lin Chen; Yibo Lin', display:{Lore:['[{"text": "arXiv:2308.03233", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization\\u00a7r\\n\\n\\u00a78\\u00a7oZhixiong Di\\nRunzhe Tao\\nJing Mai\\nLin Chen\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.03233\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 2 Feb 2024 06:58:54 GMT)\\u00a7r"}']}
{title:'Rossi et al. (§72024§r)', author: 'Federico Rossi; Francesco Urbani; Marco Cococcioni; Emanuele Ruffaldi; Sergio Saponara', display:{Lore:['[{"text": "arXiv:2308.03425", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPPU: Design and Implementation of a Pipelined Full Posit Processing Unit\\u00a7r\\n\\n\\u00a78\\u00a7oFederico Rossi\\nFrancesco Urbani\\nMarco Cococcioni\\nEmanuele Ruffaldi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.03425\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 8 Apr 2024 05:22:09 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72024§r)', author: 'Sangpyo Kim; Jongmin Kim; Jaeyoung Choi; Jung Ho Ahn', display:{Lore:['[{"text": "arXiv:2308.04890", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure\\u00a7r\\n\\n\\u00a78\\u00a7oSangpyo Kim\\nJongmin Kim\\nJaeyoung Choi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.04890\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 1 Apr 2024 02:45:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 10 figures, to appear in 2024 International Symposium on Secure and Private Execution Environment Design (SEED)\\u00a7r"}']}
{title:'Cubero-Cascante et al. (§72024§r)', author: 'José Cubero-Cascante; Niko Zurstraßen; Jörn Nöller; Rainer Leupers; Jan Moritz Joseph', display:{Lore:['[{"text": "arXiv:2308.09445", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lparti-gem5: gem5\'s Timing Mode Parallelised\\u00a7r\\n\\n\\u00a78\\u00a7oJos\\u00e9 Cubero-Cascante\\nNiko Zurstra\\u00dfen\\nJ\\u00f6rn N\\u00f6ller\\nRainer Leupers\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.09445\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-031-46077-7_12\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 13 May 2024 12:17:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPre-print of work presented at SAMOS Conference XXIII\\u00a7r"}']}
{title:'He et al. (§72024§r)', author: 'Zhuolun He; Haoyuan Wu; Xinyun Zhang; Xufeng Yao; Su Zheng; Haisheng Zheng; Bei Yu', display:{Lore:['[{"text": "arXiv:2308.10204", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChatEDA: A Large Language Model Powered Autonomous Agent for EDA\\u00a7r\\n\\n\\u00a78\\u00a7oZhuolun He\\nHaoyuan Wu\\nXinyun Zhang\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2308.10204\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 13 Mar 2024 03:05:52 GMT)\\u00a7r"}']}
{title:'Alsop et al. (§72024§r)', author: 'Johnathan Alsop; Shaizeen Aga; Mohamed Ibrahim; Mahzabeen Islam; Andrew Mccrabb; Nuwan Jayasena', display:{Lore:['[{"text": "arXiv:2309.07984", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oJohnathan Alsop\\nShaizeen Aga\\nMohamed Ibrahim\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2309.07984\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 17 Jan 2024 16:00:27 GMT)\\u00a7r"}']}
{title:'Kanellopoulos et al. (§72024§r)', author: 'Konstantinos Kanellopoulos; Hong Chul Nam; F. Nisa Bostanci; Rahul Bera; Mohammad Sadrosadati; Rakesh Kumar; Davide-Basilio Bartolini; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2310.04158", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVictima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Kanellopoulos\\nHong Chul Nam\\nF. Nisa Bostanci\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.04158\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3613424.3614276\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 5 Jan 2024 12:37:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 56th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2023\\u00a7r"}']}
{title:'Wu et al. (§72024§r)', author: 'Yuting Wu; Ziyu Wang; Wei D. Lu', display:{Lore:['[{"text": "arXiv:2310.09385", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oYuting Wu\\nZiyu Wang\\nWei D. Lu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2310.09385\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 14 Apr 2024 02:15:50 GMT)\\u00a7r"}']}
{title:'Meech (§72024§r)', author: 'James T. Meech', display:{Lore:['[{"text": "arXiv:2311.03489", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLeveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design\\u00a7r\\n\\n\\u00a78\\u00a7oJames T. Meech\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.03489\\u00a7r\\n\\nVersion:\\u00a77v4 (Fri, 5 Jan 2024 23:56:40 GMT)\\u00a7r"}']}
{title:'Peng et al. (§72024§r)', author: 'Hongwu Peng; Caiwen Ding; Tong Geng; Sutanay Choudhury; Kevin Barker; Ang Li', display:{Lore:['[{"text": "arXiv:2311.04417", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating Emerging AI/ML Accelerators: IPU, RDU, and NVIDIA/AMD GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oHongwu Peng\\nCaiwen Ding\\nTong Geng\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04417\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 19 Mar 2024 06:31:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oICPE 2024 accepted publication\\u00a7r"}']}
{title:'Siddiqi et al. (§72024§r)', author: 'Muhammad Ali Siddiqi; David Vrijenhoek; Lennart P. L. Landsmeer; Job van der Kleij; Anteneh Gebregiorgis; Vincenzo Romano; Rajendra Bishnoi; Said Hamdioui; Christos Strydis', display:{Lore:['[{"text": "arXiv:2311.04808", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Lightweight Architecture for Real-Time Neuronal-Spike Classification\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Ali Siddiqi\\nDavid Vrijenhoek\\nLennart P. L. Landsmeer\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.04808\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3649153.3649186\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n21st ACM International Conference on Computing Frontiers\\n  Proceedings, 2024\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 29 Mar 2024 18:56:23 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Chenyu Wang; Zhen Dong; Daquan Zhou; Zhenhua Zhu; Yu Wang; Jiashi Feng; Kurt Keutzer', display:{Lore:['[{"text": "arXiv:2311.07620", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEPIM: Efficient Processing-In-Memory Accelerators based on Epitome\\u00a7r\\n\\n\\u00a78\\u00a7oChenyu Wang\\nZhen Dong\\nDaquan Zhou\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.07620\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 17 Apr 2024 14:09:52 GMT)\\u00a7r"}']}
{title:'Ottaviano et al. (§72024§r)', author: 'Alessandro Ottaviano; Robert Balas; Philippe Sauter; Manuel Eggimann; Luca Benini', display:{Lore:['[{"text": "arXiv:2311.09645", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors\\u00a7r\\n\\n\\u00a78\\u00a7oAlessandro Ottaviano\\nRobert Balas\\nPhilippe Sauter\\nManuel Eggimann\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.09645\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 18 Jan 2024 09:05:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, accepted at DATE24 conference, camera-ready version\\u00a7r"}']}
{title:'Zhou et al. (§72024§r)', author: 'Cyrus Zhou; Pedro Savarese; Vaughn Richard; Zack Hassman; Xin Yuan; Michael Maire; Michael DiBrino; Yanjing Li', display:{Lore:['[{"text": "arXiv:2311.14114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSySMOL: Co-designing Algorithms and Hardware for Neural Networks with Heterogeneous Precisions\\u00a7r\\n\\n\\u00a78\\u00a7oCyrus Zhou\\nPedro Savarese\\nVaughn Richard\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.14114\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 6 May 2024 19:32:50 GMT)\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72024§r)', author: 'Marcelo Orenes-Vera; Esin Tureci; Margaret Martonosi; David Wentzlaff', display:{Lore:['[{"text": "arXiv:2311.15443", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nEsin Tureci\\nMargaret Martonosi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.15443\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 25 Feb 2024 21:03:42 GMT)\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72024§r)', author: 'Marcelo Orenes-Vera; Esin Tureci; David Wentzlaff; Margaret Martonosi', display:{Lore:['[{"text": "arXiv:2311.15810", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTascade: Hardware Support for Atomic-free, Asynchronous and Efficient Reduction Trees\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nEsin Tureci\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.15810\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 22 Apr 2024 14:18:58 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72024§r)', author: 'Zhuoping Yang; Shixin Ji; Xingzhen Chen; Jinming Zhuang; Weifeng Zhang; Dharmesh Jani; Peipei Zhou', display:{Lore:['[{"text": "arXiv:2311.16417", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChallenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets\\u00a7r\\n\\n\\u00a78\\u00a7oZhuoping Yang\\nShixin Ji\\nXingzhen Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16417\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Mar 2024 21:25:13 GMT)\\u00a7r"}']}
{title:'Tsai et al. (§72024§r)', author: 'Yun-Da Tsai; Mingjie Liu; Haoxing Ren', display:{Lore:['[{"text": "arXiv:2311.16543", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models\\u00a7r\\n\\n\\u00a78\\u00a7oYun-Da Tsai\\nMingjie Liu\\nHaoxing Ren\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16543\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 20 May 2024 19:50:06 GMT)\\u00a7r"}']}
{title:'Liu (§72024§r)', author: 'Wei-Kai Liu', display:{Lore:['[{"text": "arXiv:2311.16594", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMonitor Placement for Fault Localization in Deep Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oWei-Kai Liu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.16594\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 12 Feb 2024 01:53:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTechnical fallacies appear in this paper\\u00a7r"}']}
{title:'Demirkiran et al. (§72024§r)', author: 'Cansu Demirkiran; Guowei Yang; Darius Bunandar; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2311.17323", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMirage: An RNS-Based Photonic Accelerator for DNN Training\\u00a7r\\n\\n\\u00a78\\u00a7oCansu Demirkiran\\nGuowei Yang\\nDarius Bunandar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.17323\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 24 May 2024 16:06:53 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Ruixuan Wang; Sabrina Hassan Moon; Xiaobo Sharon Hu; Xun Jiao; Dayane Reis', display:{Lore:['[{"text": "arXiv:2311.17852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Computing-in-Memory-based One-Class Hyperdimensional Computing Model for Outlier Detection\\u00a7r\\n\\n\\u00a78\\u00a7oRuixuan Wang\\nSabrina Hassan Moon\\nXiaobo Sharon Hu\\nXun Jiao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.17852\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 22 Feb 2024 20:02:52 GMT)\\u00a7r"}']}
{title:'Patel et al. (§72024§r)', author: 'Pratyush Patel; Esha Choukse; Chaojie Zhang; Aashaka Shah; Íñigo Goiri; Saeed Maleki; Ricardo Bianchini', display:{Lore:['[{"text": "arXiv:2311.18677", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSplitwise: Efficient generative LLM inference using phase splitting\\u00a7r\\n\\n\\u00a78\\u00a7oPratyush Patel\\nEsha Choukse\\nChaojie Zhang\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2311.18677\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 20 May 2024 15:37:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 19 figures\\u00a7r"}']}
{title:'Yuksel et al. (§72024§r)', author: 'Ismail Emir Yuksel; Yahya Can Tugrul; F. Nisa Bostanci; Abdullah Giray Yaglikci; Ataberk Olgun; Geraldo F. Oliveira; Melina Soysal; Haocong Luo; Juan Gomez Luna; Mohammad Sadrosadati; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2312.02880", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oIsmail Emir Yuksel\\nYahya Can Tugrul\\nF. Nisa Bostanci\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.02880\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 18 Mar 2024 15:27:14 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Yitu Wang; Shiyu Li; Qilin Zheng; Linghao Song; Zongwang Li; Andrew Chang; Hai "Helen" Li; Yiran Chen', display:{Lore:['[{"text": "arXiv:2312.03141", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search through Near Data Processing\\u00a7r\\n\\n\\u00a78\\u00a7oYitu Wang\\nShiyu Li\\nQilin Zheng\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.03141\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 28 May 2024 20:47:19 GMT)\\u00a7r"}']}
{title:'Orenes-Vera et al. (§72024§r)', author: 'Marcelo Orenes-Vera; Esin Tureci; Margaret Martonosi; David Wentzlaff', display:{Lore:['[{"text": "arXiv:2312.10244", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMuchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Orenes-Vera\\nEsin Tureci\\nMargaret Martonosi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.10244\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 22 Apr 2024 14:21:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of the 2024 IEEE InternationalSymposium on Performance Analysis of Systems and Software (ISPASS)\\u00a7r"}']}
{title:'Saveau (§72024§r)', author: 'Alex Saveau', display:{Lore:['[{"text": "arXiv:2312.10426", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBranch Prediction in Hardcaml for a RISC-V 32im CPU\\u00a7r\\n\\n\\u00a78\\u00a7oAlex Saveau\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.10426\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 4 Jan 2024 03:39:14 GMT)\\u00a7r"}']}
{title:'Shivdikar (§72024§r)', author: 'Kaustubh Shivdikar', display:{Lore:['[{"text": "arXiv:2312.10561", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Accelerators for Graph Computing\\u00a7r\\n\\n\\u00a78\\u00a7oKaustubh Shivdikar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.10561\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 4 May 2024 16:10:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oNortheastern University Doctoral Dissertation\\u00a7r"}']}
{title:'Prasad et al. (§72024§r)', author: 'Arpan Suravi Prasad; Moritz Scherer; Francesco Conti; Davide Rossi; Alfio Di Mauro; Manuel Eggimann; Jorge Tómas Gómez; Ziyun Li; Syed Shakib Sarwar; Zhao Wang; Barbara De Salvo; Luca Benini', display:{Lore:['[{"text": "arXiv:2312.14750", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSiracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine\\u00a7r\\n\\n\\u00a78\\u00a7oArpan Suravi Prasad\\nMoritz Scherer\\nFrancesco Conti\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.14750\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 14 Apr 2024 06:27:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFinal accepted manuscript pre-print submitted to the IEEE Journal of Solid-State Circuits\\u00a7r"}']}
{title:'Afentaki et al. (§72024§r)', author: 'Florentia Afentaki; Gurol Saglam; Argyris Kokkinis; Kostas Siozios; Georgios Zervakis; Mehdi B Tahoori', display:{Lore:['[{"text": "arXiv:2312.17612", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons\\u00a7r\\n\\n\\u00a78\\u00a7oFlorentia Afentaki\\nGurol Saglam\\nArgyris Kokkinis\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2312.17612\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD57390.2023.10323613\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 5 Feb 2024 11:14:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 42th IEEE/ACM InternationalConference on Computer Aided Design (ICCAD) 2023, San Francisco, USA\\u00a7r"}']}
{title:'Sovietov (§72024§r)', author: 'Peter Sovietov', display:{Lore:['[{"text": "arXiv:2401.00772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithms for Improving the Automatically Synthesized Instruction Set of an Extensible Processor\\u00a7r\\n\\n\\u00a78\\u00a7oPeter Sovietov\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.00772\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.17587/prin.14.225-231\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Jan 2024 14:33:35 GMT)\\u00a7r"}']}
{title:'Valente et al. (§72024§r)', author: 'Luca Valente; Alessandro Nadalini; Asif Veeran; Mattia Sinigaglia; Bruno Sa; Nils Wistoff; Yvan Tortorella; Simone Benatti; Rafail Psiakis; Ari Kulmala; Baker Mohammad; Sandro Pinto; Daniele Palossi; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2401.03531", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Valente\\nAlessandro Nadalini\\nAsif Veeran\\n+ 11 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.03531\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2024.3359044\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Jan 2024 16:03:47 GMT)\\u00a7r"}']}
{title:'Zeng et al. (§72024§r)', author: 'Shulin Zeng; Jun Liu; Guohao Dai; Xinhao Yang; Tianyu Fu; Hongyi Wang; Wenheng Ma; Hanbo Sun; Shiyao Li; Zixiao Huang; Yadong Dai; Jintao Li; Zehao Wang; Ruoyu Zhang; Kairui Wen; Xuefei Ning; Yu Wang', display:{Lore:['[{"text": "arXiv:2401.03868", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oShulin Zeng\\nJun Liu\\nGuohao Dai\\n+ 13 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.03868\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 9 Jan 2024 06:47:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to FPGA\'24\\u00a7r"}']}
{title:'Perotti et al. (§72024§r)', author: 'Matteo Perotti; Yichao Zhang; Matheus Cavalcante; Enis Mustafa; Luca Benini', display:{Lore:['[{"text": "arXiv:2401.04012", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMX: Enhancing RISC-V\'s Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oMatteo Perotti\\nYichao Zhang\\nMatheus Cavalcante\\nEnis Mustafa\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.04012\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Jan 2024 16:44:21 GMT)\\u00a7r"}']}
{title:'Langhammer et al. (§72024§r)', author: 'Martin Langhammer; George A. Constantinides', display:{Lore:['[{"text": "arXiv:2401.04261", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Statically and Dynamically Scalable Soft GPGPU\\u00a7r\\n\\n\\u00a78\\u00a7oMartin Langhammer\\nGeorge A. Constantinides\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.04261\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Jan 2024 22:25:07 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72024§r)', author: 'Weichuang Zhang; Jieru Zhao; Guan Shen; Quan Chen; Chen Chen; Minyi Guo', display:{Lore:['[{"text": "arXiv:2401.05154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation\\u00a7r\\n\\n\\u00a78\\u00a7oWeichuang Zhang\\nJieru Zhao\\nGuan Shen\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.05154\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Jan 2024 13:32:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by HPCA2024\\u00a7r"}']}
{title:'Machetti et al. (§72024§r)', author: 'Simone Machetti; Pasquale Davide Schiavone; Thomas Christoph Müller; Miguel Peón-Quirós; David Atienza', display:{Lore:['[{"text": "arXiv:2401.05548", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lX-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSimone Machetti\\nPasquale Davide Schiavone\\nThomas Christoph M\\u00fcller\\nMiguel Pe\\u00f3n-Quir\\u00f3s\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.05548\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 8 Mar 2024 11:49:14 GMT)\\u00a7r"}']}
{title:'Gao et al. (§72024§r)', author: 'Yizhao Gao; Baoheng Zhang; Yuhao Ding; Hayden Kwok-Hay So', display:{Lore:['[{"text": "arXiv:2401.05626", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oYizhao Gao\\nBaoheng Zhang\\nYuhao Ding\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.05626\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3626202.3637558\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Jan 2024 02:36:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to FPGA\'24\\u00a7r"}']}
{title:'Afifi et al. (§72024§r)', author: 'Salma Afifi; Febin Sunny; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2401.06885", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Neural Networks for Large Language Models and Graph Processing with Silicon Photonics\\u00a7r\\n\\n\\u00a78\\u00a7oSalma Afifi\\nFebin Sunny\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.06885\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Jan 2024 20:32:38 GMT)\\u00a7r"}']}
{title:'Ahmed et al. (§72024§r)', author: 'Hossam O. Ahmed; David Wyatt', display:{Lore:['[{"text": "arXiv:2401.07143", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive Prognostic Malfunction Based Processor for Autonomous Landing Guidance Assistance System Using FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oHossam O. Ahmed\\nDavid Wyatt\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.07143\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2023.3348068\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 13 Jan 2024 19:12:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in: IEEEAccess ( Volume: 12) - Page(s): 2113 - 2122\\u00a7r"}']}
{title:'Govindasamy et al. (§72024§r)', author: 'Hariprasadh Govindasamy; Babak Esfandiari; Paulo Garcia', display:{Lore:['[{"text": "arXiv:2401.07429", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oHariprasadh Govindasamy\\nBabak Esfandiari\\nPaulo Garcia\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.07429\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 13 Apr 2024 04:48:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ACM GLSVLSI 2024\\u00a7r"}']}
{title:'Pelke et al. (§72024§r)', author: 'Rebecca Pelke; Jose Cubero-Cascante; Nils Bosbach; Felix Staudigl; Rainer Leupers; Jan Moritz Joseph', display:{Lore:['[{"text": "arXiv:2401.07671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCLSA-CIM: A Cross-Layer Scheduling Approach for Computing-in-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oRebecca Pelke\\nJose Cubero-Cascante\\nNils Bosbach\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.07671\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 17 Jan 2024 13:49:05 GMT)\\u00a7r"}']}
{title:'Peltekis et al. (§72024§r)', author: 'Christodoulos Peltekis; Vasileios Titopoulos; Chrysostomos Nicopoulos; Giorgos Dimitrakopoulos', display:{Lore:['[{"text": "arXiv:2401.08179", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oChristodoulos Peltekis\\nVasileios Titopoulos\\nChrysostomos Nicopoulos\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08179\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCA.2024.3355178\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jan 2024 07:51:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted on the IEEE Computer Architecture Letters\\u00a7r"}']}
{title:'Magliano et al. (§72024§r)', author: 'Enrico Magliano; Alessio Carpegna; Alessadro Savino; Stefano Di Carlo', display:{Lore:['[{"text": "arXiv:2401.08397", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Micro Architectural Events Aware Real-Time Embedded System Fault Injector\\u00a7r\\n\\n\\u00a78\\u00a7oEnrico Magliano\\nAlessio Carpegna\\nAlessadro Savino\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08397\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jan 2024 14:41:20 GMT)\\u00a7r"}']}
{title:'Sandal et al. (§72024§r)', author: 'Selim Sandal; Ismail Akturk', display:{Lore:['[{"text": "arXiv:2401.08683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PL\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models\\u00a7r\\n\\n\\u00a78\\u00a7oSelim Sandal\\nIsmail Akturk\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08683\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Jan 2024 17:41:38 GMT)\\u00a7r"}']}
{title:'Gao et al. (§72024§r)', author: 'Mingzhe Gao; Jieru Zhao; Zhe Lin; Minyi Guo', display:{Lore:['[{"text": "arXiv:2401.08696", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs\\u00a7r\\n\\n\\u00a78\\u00a7oMingzhe Gao\\nJieru Zhao\\nZhe Lin\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08696\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Jan 2024 07:24:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at DATE 2024\\u00a7r"}']}
{title:'Maioli et al. (§72024§r)', author: 'Andrea Maioli; Kevin A. Quinones; Saad Ahmed; Muhammad H. Alizai; Luca Mottola', display:{Lore:['[{"text": "arXiv:2401.08710", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Voltage and Frequency Scaling for Intermittent Computing\\u00a7r\\n\\n\\u00a78\\u00a7oAndrea Maioli\\nKevin A. Quinones\\nSaad Ahmed\\nMuhammad H. Alizai\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08710\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Jan 2024 12:04:04 GMT)\\u00a7r"}']}
{title:'Williams et al. (§72024§r)', author: 'Harrison Williams; Matthew Hicks', display:{Lore:['[{"text": "arXiv:2401.08806", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-adaptive Buffering for Efficient, Responsive, and Persistent Batteryless Systems\\u00a7r\\n\\n\\u00a78\\u00a7oHarrison Williams\\nMatthew Hicks\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.08806\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jan 2024 20:09:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 12 figures\\u00a7r"}']}
{title:'Riedel et al. (§72024§r)', author: 'Samuel Riedel; Marc Gantenbein; Alessandro Ottaviano; Torsten Hoefler; Luca Benini', display:{Lore:['[{"text": "arXiv:2401.09359", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLRSCwait: Enabling Scalable and Efficient Synchronization in Manycore Systems through Polling-Free and Retry-Free Operation\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Riedel\\nMarc Gantenbein\\nAlessandro Ottaviano\\nTorsten Hoefler\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.09359\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Jan 2024 17:27:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures, 2 tables, accepted as a regular paper at DATE24\\u00a7r"}']}
{title:'Bandera et al. (§72024§r)', author: 'Gerardo Bandera; Javier Salamero; Miquel Moreto; Julio Villalba', display:{Lore:['[{"text": "arXiv:2401.09464", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFloating Point HUB Adder for RISC-V Sargantana Processor\\u00a7r\\n\\n\\u00a78\\u00a7oGerardo Bandera\\nJavier Salamero\\nMiquel Moreto\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.09464\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Jan 2024 13:14:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oRISC-V Summit Europe, Barcelona, 5-9th June 2023\\u00a7r"}']}
{title:'Stracquadanio et al. (§72024§r)', author: 'Giuseppe Stracquadanio; Sourav Medya; Stefano Quer; Debjit Pal', display:{Lore:['[{"text": "arXiv:2401.09494", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVeriBug: An Attention-based Framework for Bug-Localization in Hardware Designs\\u00a7r\\n\\n\\u00a78\\u00a7oGiuseppe Stracquadanio\\nSourav Medya\\nStefano Quer\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.09494\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Jan 2024 01:33:37 GMT)\\u00a7r"}']}
{title:'Taheri et al. (§72024§r)', author: 'Mahdi Taheri; Natalia Cherezova; Mohammad Saeed Ansari; Maksim Jenihhin; Ali Mahani; Masoud Daneshtalab; Jaan Raik', display:{Lore:['[{"text": "arXiv:2401.09509", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMahdi Taheri\\nNatalia Cherezova\\nMohammad Saeed Ansari\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.09509\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Jan 2024 12:55:17 GMT)\\u00a7r"}']}
{title:'Kachris (§72024§r)', author: 'Christoforos Kachris', display:{Lore:['[{"text": "arXiv:2401.09890", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey on Hardware Accelerators for Large Language Models\\u00a7r\\n\\n\\u00a78\\u00a7oChristoforos Kachris\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.09890\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Jan 2024 11:05:03 GMT)\\u00a7r"}']}
{title:'Pan et al. (§72024§r)', author: 'Lunshuai Pan; Pushen Zuo; Yubiao Luo; Zhong Sun; Ru Huang', display:{Lore:['[{"text": "arXiv:2401.10042", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBlockAMC: Scalable In-Memory Analog Matrix Computing for Solving Linear Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLunshuai Pan\\nPushen Zuo\\nYubiao Luo\\nZhong Sun\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10042\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Jan 2024 15:07:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted to the conference DATE 2024\\u00a7r"}']}
{title:'Huerta et al. (§72024§r)', author: 'Rodrigo Huerta; Mojtaba Abaie Shoushtary; Antonio González', display:{Lore:['[{"text": "arXiv:2401.10082", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalyzing and Improving Hardware Modeling of Accel-Sim\\u00a7r\\n\\n\\u00a78\\u00a7oRodrigo Huerta\\nMojtaba Abaie Shoushtary\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10082\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nThe 1st Workshop on Computer Architecture Modeling and Simulation\\n  (CAMS 2023) (co-located with MICRO 2023)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Jan 2024 15:51:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 7 figures, presented in the 1st Workshop on Computer Architecture Modeling and Simulation (CAMS 2023) (co-located with MICRO 2023)\\u00a7r"}']}
{title:'Yun et al. (§72024§r)', author: 'Sanggeon Yun; Hanning Chen; Ryozo Masukawa; Hamza Errahmouni Barkam; Andrew Ding; Wenjun Huang; Arghavan Rezvani; Shaahin Angizi; Mohsen Imani', display:{Lore:['[{"text": "arXiv:2401.10267", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHyperSense: Hyperdimensional Intelligent Sensing for Energy-Efficient Sparse Data Processing\\u00a7r\\n\\n\\u00a78\\u00a7oSanggeon Yun\\nHanning Chen\\nRyozo Masukawa\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10267\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 May 2024 22:50:10 GMT)\\u00a7r"}']}
{title:'Zhuang et al. (§72024§r)', author: 'Jinming Zhuang; Zhuoping Yang; Shixin Ji; Heng Huang; Alex K. Jones; Jingtong Hu; Yiyu Shi; Peipei Zhou', display:{Lore:['[{"text": "arXiv:2401.10417", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oJinming Zhuang\\nZhuoping Yang\\nShixin Ji\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10417\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3626202.3637569\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2024 ACM/SIGDA International Symposium on Field Programmable Gate\\n  Arrays (FPGA \'24)\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 18 Feb 2024 23:03:19 GMT)\\u00a7r"}']}
{title:'Dhingra et al. (§72024§r)', author: 'Pratyush Dhingra; Chukwufumnanya Ogbogu; Biresh Kumar Joardar; Janardhan Rao Doppa; Ananth Kalyanaraman; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2401.10522", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oPratyush Dhingra\\nChukwufumnanya Ogbogu\\nBiresh Kumar Joardar\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10522\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Jan 2024 06:56:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted to the conference DATE (Design, Automation and Test in Europe) - 2024\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Yingjie Li; Anthony Agnesina; Yanqing Zhang; Haoxing Ren; Cunxi Yu', display:{Lore:['[{"text": "arXiv:2401.10753", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation\\u00a7r\\n\\n\\u00a78\\u00a7oYingjie Li\\nAnthony Agnesina\\nYanqing Zhang\\nHaoxing Ren\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.10753\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Jan 2024 15:22:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDATE 2024 extended version.arXiv admin note: text overlap with arXiv:2310.07846\\u00a7r"}']}
{title:'Liu (§72024§r)', author: 'Changyuan Liu', display:{Lore:['[{"text": "arXiv:2401.11455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStudy on the Particle Sorting Performance for Reactor Monte Carlo Neutron Transport on Apple Unified Memory GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oChangyuan Liu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.11455\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 17 Mar 2024 15:17:17 GMT)\\u00a7r"}']}
{title:'Cong et al. (§72024§r)', author: 'Rongqing Cong; Wenyang He; Mingxuan Li; Bangning Luo; Zebin Yang; Yuchao Yang; Ru Huang; Bonan Yan', display:{Lore:['[{"text": "arXiv:2401.11459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAttentionLego: An Open-Source Building Block For Spatially-Scalable Large Language Model Accelerator With Processing-In-Memory Technology\\u00a7r\\n\\n\\u00a78\\u00a7oRongqing Cong\\nWenyang He\\nMingxuan Li\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.11459\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 Jan 2024 10:48:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7ofor associated source codes, see https://bonany.cc/attentionleg\\u00a7r"}']}
{title:'Golden et al. (§72024§r)', author: 'Courtney Golden; Dan Ilan; Nicholas Cebry; Christopher Batten', display:{Lore:['[{"text": "arXiv:2401.11685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Seed Location Filtering in DNA Read Mapping Using a Commercial Compute-in-SRAM Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oCourtney Golden\\nDan Ilan\\nNicholas Cebry\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.11685\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n5th Workshop on Accelerator Architecture in Computational Biology\\n  and Bioinformatics (AACBB), June 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Jan 2024 04:44:50 GMT)\\u00a7r"}']}
{title:'Ji et al. (§72024§r)', author: 'Yuhao Ji; Chao Fang; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2401.11851", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBETA: Binarized Energy-Efficient Transformer Accelerator at the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oYuhao Ji\\nChao Fang\\nZhongfeng Wang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.11851\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 23 Jan 2024 04:17:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted by 2024 IEEE InternationalSymposium on Circuits and Systems (ISCAS 2024)\\u00a7r"}']}
{title:'Ferry et al. (§72024§r)', author: 'Corentin Ferry; Nicolas Derumigny; Steven Derrien; Sanjay Rajopadhye', display:{Lore:['[{"text": "arXiv:2401.12071", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oCorentin Ferry\\nNicolas Derumigny\\nSteven Derrien\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12071\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Jan 2024 16:11:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 11 figures, 2 tables\\u00a7r"}']}
{title:'Khandelwal et al. (§72024§r)', author: 'Shashwat Khandelwal; Shreejith Shanker', display:{Lore:['[{"text": "arXiv:2401.12234", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN\\u00a7r\\n\\n\\u00a78\\u00a7oShashwat Khandelwal\\nShreejith Shanker\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12234\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICFPT56656.2022.9974508\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 International Conference on Field-Programmable Technology\\n  (ICFPT)\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Jan 2024 13:51:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 3 figures, 11 tables\\u00a7r"}']}
{title:'Durvasula et al. (§72024§r)', author: 'Sankeerth Durvasula; Adrian Zhao; Raymond Kiguru; Yushi Guan; Zhonghan Chen; Nandita Vijaykumar', display:{Lore:['[{"text": "arXiv:2401.12377", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lACS: Concurrent Kernel Execution on Irregular, Input-Dependent Computational Graphs\\u00a7r\\n\\n\\u00a78\\u00a7oSankeerth Durvasula\\nAdrian Zhao\\nRaymond Kiguru\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12377\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Jan 2024 22:01:40 GMT)\\u00a7r"}']}
{title:'Qu et al. (§72024§r)', author: 'Songyun Qu; Shixin Zhao; Bing Li; Yintao He; Xuyi Cai; Lei Zhang; Ying Wang', display:{Lore:['[{"text": "arXiv:2401.12428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSongyun Qu\\nShixin Zhao\\nBing Li\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12428\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3620665.3640359\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 May 2024 06:44:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 22 figures\\u00a7r"}']}
{title:'de Lima et al. (§72024§r)', author: 'João Paulo C. de Lima; Asif Ali Khan; Luigi Carro; Jeronimo Castrillon', display:{Lore:['[{"text": "arXiv:2401.12630", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFull-Stack Optimization for CAM-Only DNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oJo\\u00e3o Paulo C. de Lima\\nAsif Ali Khan\\nLuigi Carro\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.12630\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Jan 2024 10:27:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be presented at DATE24\\u00a7r"}']}
{title:'Carfì et al. (§72024§r)', author: 'Alessandro Carfì; Mohamad Alameh; Valerio Belcamino; Fulvio Mastrogiovanni', display:{Lore:['[{"text": "arXiv:2401.13254", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA modular architecture for IMU-based data gloves\\u00a7r\\n\\n\\u00a78\\u00a7oAlessandro Carf\\u00ec\\nMohamad Alameh\\nValerio Belcamino\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.13254\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jan 2024 06:34:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oMechatronics Topic Group workshop at European Robotics Forum 2024\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Mengming Li; Wenji Fang; Qijun Zhang; Zhiyao Xie', display:{Lore:['[{"text": "arXiv:2401.13266", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model\\u00a7r\\n\\n\\u00a78\\u00a7oMengming Li\\nWenji Fang\\nQijun Zhang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.13266\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jan 2024 07:13:03 GMT)\\u00a7r"}']}
{title:'Khan et al. (§72024§r)', author: 'Asif Ali Khan; João Paulo C. De Lima; Hamid Farzaneh; Jeronimo Castrillon', display:{Lore:['[{"text": "arXiv:2401.14428", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview\\u00a7r\\n\\n\\u00a78\\u00a7oAsif Ali Khan\\nJo\\u00e3o Paulo C. De Lima\\nHamid Farzaneh\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.14428\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jan 2024 11:40:17 GMT)\\u00a7r"}']}
{title:'Zhong et al. (§72024§r)', author: 'Xinchao Zhong; Sean Longyu Ma; Hong-fu Chou', display:{Lore:['[{"text": "arXiv:2401.14620", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges\\u00a7r\\n\\n\\u00a78\\u00a7oXinchao Zhong\\nSean Longyu Ma\\nHong-fu Chou\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.14620\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Jan 2024 03:31:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages, 17 figures, journal\\u00a7r"}']}
{title:'SeyedFaraji et al. (§72024§r)', author: 'Saeed SeyedFaraji; Markus Bichl; Asad Aftab; Semeen Rehman', display:{Lore:['[{"text": "arXiv:2401.14888", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHOPE: Holistic STT-RAM Architecture Exploration Framework for Future Cross-Platform Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oSaeed SeyedFaraji\\nMarkus Bichl\\nAsad Aftab\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.14888\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Jan 2024 14:15:02 GMT)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Meng Li; Yixuan Hu; Tengyu Zhang; Renjie Wei; Yawen Zhang; Ru Huang; Runsheng Wang', display:{Lore:['[{"text": "arXiv:2401.15332", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient yet Accurate End-to-End SC Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oMeng Li\\nYixuan Hu\\nTengyu Zhang\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.15332\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Jan 2024 07:49:22 GMT)\\u00a7r"}']}
{title:'Valente et al. (§72024§r)', author: 'Luca Valente; Francesco Restuccia; Davide Rossi; Ryan Kastner; Luca Benini', display:{Lore:['[{"text": "arXiv:2401.15639", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTOP: Towards Open     Predictable Heterogeneous SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Valente\\nFrancesco Restuccia\\nDavide Rossi\\nRyan Kastner\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.15639\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 Jan 2024 12:27:32 GMT)\\u00a7r"}']}
{title:'Hutchinson et al. (§72024§r)', author: 'George Higgins Hutchinson; Ethan Sifferman; Tinish Bhattacharya; Dmitri B. Strukov', display:{Lore:['[{"text": "arXiv:2401.16202", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPIA: Field-Programmable Ising Arrays with In-Memory Computing\\u00a7r\\n\\n\\u00a78\\u00a7oGeorge Higgins Hutchinson\\nEthan Sifferman\\nTinish Bhattacharya\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16202\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jan 2024 14:58:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 12 figures\\u00a7r"}']}
{title:'Patel et al. (§72024§r)', author: 'Minesh Patel; Taha Shahroodi; Aditya Manglik; Abdullah Giray Yağlıkçı; Ataberk Olgun; Haocong Luo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2401.16279", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMinesh Patel\\nTaha Shahroodi\\nAditya Manglik\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16279\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jan 2024 16:34:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2204.10378\\u00a7r"}']}
{title:'Higuera et al. (§72024§r)', author: 'Teresa Higuera; José L. Risco-Martín; Patricia Arroba; José L. Ayala', display:{Lore:['[{"text": "arXiv:2401.16387", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGreen Adaptation of Real-Time Web Services for Industrial CPS within a Cloud Environment\\u00a7r\\n\\n\\u00a78\\u00a7oTeresa Higuera\\nJos\\u00e9 L. Risco-Mart\\u00edn\\nPatricia Arroba\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16387\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TII.2017.2693365\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Industrial Informatics, 13(3), 2017\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jan 2024 18:28:28 GMT)\\u00a7r"}']}
{title:'Fu et al. (§72024§r)', author: 'Weimin Fu; Kaichen Yang; Raj Gautam Dutta; Xiaolong Guo; Gang Qu', display:{Lore:['[{"text": "arXiv:2401.16448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging\\u00a7r\\n\\n\\u00a78\\u00a7oWeimin Fu\\nKaichen Yang\\nRaj Gautam Dutta\\nXiaolong Guo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16448\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AsianHOST59942.2023.10409307\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 Asian Hardware Oriented Security and Trust Symposium\\n  (AsianHOST), Tianjin, China, 2023, pp. 1-6\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 28 Jan 2024 19:45:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages. 1 figure\\u00a7r"}']}
{title:'Smith et al. (§72024§r)', author: 'Gus Henry Smith; Ben Kushigian; Vishal Canumalla; Andrew Cheung; Steven Lyubomirsky; Sorawee Porncharoenwase; René Just; Gilbert Louis Bernstein; Zachary Tatlock', display:{Lore:['[{"text": "arXiv:2401.16526", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Technology Mapping Using Sketch-Guided Program Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oGus Henry Smith\\nBen Kushigian\\nVishal Canumalla\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16526\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3620665.3640387\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Jan 2024 19:59:56 GMT)\\u00a7r"}']}
{title:'Pati et al. (§72024§r)', author: 'Suchita Pati; Shaizeen Aga; Mahzabeen Islam; Nuwan Jayasena; Matthew D. Sinclair', display:{Lore:['[{"text": "arXiv:2401.16677", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lT3: Transparent Tracking     Triggering for Fine-grained Overlap of Compute     Collectives\\u00a7r\\n\\n\\u00a78\\u00a7oSuchita Pati\\nShaizeen Aga\\nMahzabeen Islam\\nNuwan Jayasena\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16677\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Jan 2024 01:55:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 2024\\u00a7r"}']}
{title:'Dai et al. (§72024§r)', author: 'Tuo Dai; Bizhao Shi; Guojie Luo', display:{Lore:['[{"text": "arXiv:2401.16792", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on the Versal ACAP Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oTuo Dai\\nBizhao Shi\\nGuojie Luo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16792\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Jan 2024 07:11:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDATE24 (To appear)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Chuanning Wang; Chao Fang; Xiao Wu; Zhongfeng Wang; Jun Lin', display:{Lore:['[{"text": "arXiv:2401.16872", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oChuanning Wang\\nChao Fang\\nXiao Wu\\nZhongfeng Wang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.16872\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 31 Jan 2024 08:20:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe work is accepted by 2024 IEEE InternationalSymposium on Circuits and Systems (ISCAS 2024)\\u00a7r"}']}
{title:'Han et al. (§72024§r)', author: 'Wontak Han; Hyunjun Cho; Donghyuk Kim; Joo-Young Kim', display:{Lore:['[{"text": "arXiv:2401.17005", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSAL-PIM: A Subarray-level Processing-in-Memory Architecture with LUT-based Linear Interpolation for Transformer-based Text Generation\\u00a7r\\n\\n\\u00a78\\u00a7oWontak Han\\nHyunjun Cho\\nDonghyuk Kim\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.17005\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Jan 2024 13:40:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures\\u00a7r"}']}
{title:'Zhai et al. (§72024§r)', author: 'Yifeng Zhai; Bing Li; Bonan Yan; Jing Wang', display:{Lore:['[{"text": "arXiv:2401.17582", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSTAR: An Efficient Softmax Engine for Attention Model with RRAM Crossbar\\u00a7r\\n\\n\\u00a78\\u00a7oYifeng Zhai\\nBing Li\\nBonan Yan\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.17582\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE56975.2023.10137271\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2023 Design, Automation & Test in Europe Conference & Exhibition\\n  (DATE)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Jan 2024 03:56:38 GMT)\\u00a7r"}']}
{title:'Shahroodi et al. (§72024§r)', author: "Taha Shahroodi; Raphael Cardoso; Stephan Wong; Alberto Bosio; Ian O'Connor; Said Hamdioui", display:{Lore:['[{"text": "arXiv:2401.17724", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Performance Data Mapping for BNNs on PCM-based Integrated Photonics\\u00a7r\\n\\n\\u00a78\\u00a7oTaha Shahroodi\\nRaphael Cardoso\\nStephan Wong\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.17724\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Jan 2024 10:36:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in Design Automation and Test in Europe (DATE), 2024\\u00a7r"}']}
{title:'Perdomo et al. (§72024§r)', author: 'Elias Perdomo; Alexander Kropotov; Francelly Cano; Syed Zafar; Teresa Cervero; Xavier Martorell; Behzad Salami', display:{Lore:['[{"text": "arXiv:2401.17984", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMakinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs\\u00a7r\\n\\n\\u00a78\\u00a7oElias Perdomo\\nAlexander Kropotov\\nFrancelly Cano\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2401.17984\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3642921.3642928\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 5 Feb 2024 15:02:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 5 figures, presented in Rapid Simulation and Performance Evaluation for Design 2024 (RAPIDO24) and published in ACM Proceedings of Rapid Simulation and Performance Evaluation for Design\\u00a7r"}']}
{title:'Müller et al. (§72024§r)', author: 'Mika Markus Müller; Alexander Richard Manfred Borst; Konstantin Lübeck; Alexander Louis-Ferdinand Jung; Oliver Bringmann', display:{Lore:['[{"text": "arXiv:2402.00069", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMika Markus M\\u00fcller\\nAlexander Richard Manfred Borst\\nKonstantin L\\u00fcbeck\\nAlexander Louis-Ferdinand Jung\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00069\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Jan 2024 19:27:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted Version for: MBMV\'24\\u00a7r"}']}
{title:'Fang et al. (§72024§r)', author: 'Wenji Fang; Mengming Li; Min Li; Zhiyuan Yan; Shang Liu; Hongce Zhang; Zhiyao Xie', display:{Lore:['[{"text": "arXiv:2402.00386", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs\\u00a7r\\n\\n\\u00a78\\u00a7oWenji Fang\\nMengming Li\\nMin Li\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00386\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 07:15:03 GMT)\\u00a7r"}']}
{title:'Sun et al. (§72024§r)', author: 'Ruiqi Sun; Yinchen Ni; Xin He; Jie Zhao; An Zou', display:{Lore:['[{"text": "arXiv:2402.00395", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference\\u00a7r\\n\\n\\u00a78\\u00a7oRuiqi Sun\\nYinchen Ni\\nXin He\\nJie Zhao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00395\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 07:32:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to DATE 2024\\u00a7r"}']}
{title:'Belda et al. (§72024§r)', author: 'María José Belda; Katzalin Olcoz; Fernando Castro; Francisco Tirado', display:{Lore:['[{"text": "arXiv:2402.00496", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMar\\u00eda Jos\\u00e9 Belda\\nKatzalin Olcoz\\nFernando Castro\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00496\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.24215/16666038.22.e10\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Computer Science & Technology, 22(2), 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 11:05:44 GMT)\\u00a7r"}']}
{title:'RodrÍguez-RodrÍguez et al… (§72024§r)', author: 'Roberto RodrÍguez-RodrÍguez; Javier DÍaz; Fernando Castro; Pablo IbÁÑez; Daniel Chaver; Víctor ViÑals; Juan Carlos Saez; Manuel Prieto-Matias; Luis Pinuel; Teresa Monreal; Jose María LlaberÍa', display:{Lore:['[{"text": "arXiv:2402.00533", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuse Detector: Improving the Management of STT-RAM SLLCs\\u00a7r\\n\\n\\u00a78\\u00a7oRoberto Rodr\\u00cdguez-Rodr\\u00cdguez\\nJavier D\\u00cdaz\\nFernando Castro\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00533\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1093/comjnl/bxx099\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nThe Computer Journal, 61(6), 2018, pp. 856-880\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 12:01:37 GMT)\\u00a7r"}']}
{title:'Tan et al. (§72024§r)', author: 'Zhanhong Tan; Zijian Zhu; Kaisheng Ma', display:{Lore:['[{"text": "arXiv:2402.00629", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oZhanhong Tan\\nZijian Zhu\\nKaisheng Ma\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00629\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 14:44:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\'24)\\u00a7r"}']}
{title:'Bueno et al. (§72024§r)', author: 'Nicolas Bueno; Fernando Castro; Luis Pinuel; Jose Ignacio Gomez-Perez; Francky Catthoor', display:{Lore:['[{"text": "arXiv:2402.00649", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving the Representativeness of Simulation Intervals for the Cache Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oNicolas Bueno\\nFernando Castro\\nLuis Pinuel\\nJose Ignacio Gomez-Perez\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.00649\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2024.3350646\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access, vol. 12, pp. 5973-5985, 2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2024 15:12:00 GMT)\\u00a7r"}']}
{title:'Afentaki et al. (§72024§r)', author: 'Florentia Afentaki; Michael Hefenbrock; Georgios Zervakis; Mehdi B. Tahoori', display:{Lore:['[{"text": "arXiv:2402.02930", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmbedding Hardware Approximations in Discrete Genetic-based Training for Printed MLPs\\u00a7r\\n\\n\\u00a78\\u00a7oFlorentia Afentaki\\nMichael Hefenbrock\\nGeorgios Zervakis\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.02930\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Feb 2024 11:52:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 27th Design, Automation and Test in Europe Conference (DATE\'24), Mar 25-27 2024, Valencia, Spain\\u00a7r"}']}
{title:'Vatsavai et al. (§72024§r)', author: 'Sairam Sri Vatsavai; Venkata Sai Praneeth Karempudi; Oluwaseun Adewunmi Alo; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2402.03149", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Comparative Analysis of Microrings Based Incoherent Photonic GEMM Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nVenkata Sai Praneeth Karempudi\\nOluwaseun Adewunmi Alo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.03149\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 16 Feb 2024 19:38:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear at ISQED 2024\\u00a7r"}']}
{title:'Vatsavai et al. (§72024§r)', author: 'Sairam Sri Vatsavai; Venkata Sai Praneeth Karempudi; Ishan Thakkar', display:{Lore:['[{"text": "arXiv:2402.03247", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nVenkata Sai Praneeth Karempudi\\nIshan Thakkar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.03247\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 9 Feb 2024 12:56:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper is under review at ACM TODAES\\u00a7r"}']}
{title:'Kim et al. (§72024§r)', author: 'Kwantae Kim; Changhyeon Kim; Sungpill Choi; Hoi-Jun Yoo', display:{Lore:['[{"text": "arXiv:2402.03533", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 0.5V, 6.2\\u03bcW, 0.059mm^2 Sinusoidal Current Generator IC with 0.088\\u00a7r\\n\\n\\u00a78\\u00a7oKwantae Kim\\nChanghyeon Kim\\nSungpill Choi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.03533\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/VLSICircuits18222.2020.9162983\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Feb 2024 21:43:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 8 figures, 1 table, 2020 IEEE Symposium on VLSI Circuits\\u00a7r"}']}
{title:'Kim et al. (§72024§r)', author: 'Youngsuk Kim; Hyuk-Jae Lee; Chae Eun Rhee', display:{Lore:['[{"text": "arXiv:2402.04032", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHEAM : Hashed Embedding Acceleration using Processing-In-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oYoungsuk Kim\\nHyuk-Jae Lee\\nChae Eun Rhee\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.04032\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 14 Mar 2024 09:29:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures\\u00a7r"}']}
{title:'Sedaghatgoo et al. (§72024§r)', author: 'Ali Sedaghatgoo; Amir M. Hajisadeghi; Mahmoud Momtazpour; Nader Bagherzadeh', display:{Lore:['[{"text": "arXiv:2402.04431", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAli Sedaghatgoo\\nAmir M. Hajisadeghi\\nMahmoud Momtazpour\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.04431\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Feb 2024 22:08:59 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72024§r)', author: 'Chenguang Zhang; Zhihang Yuan; Xingchen Li; Guangyu Sun', display:{Lore:['[{"text": "arXiv:2402.06164", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oChenguang Zhang\\nZhihang Yuan\\nXingchen Li\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.06164\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 8 Mar 2024 10:25:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages; 7 figures; to be published in DATE 2024 - Design, Automation and Test in Europe; revised version: Add some necessary context and revise some equations into a clearer form\\u00a7r"}']}
{title:'Aliyev et al. (§72024§r)', author: 'Ilkin Aliyev; Tosiron Adegbija', display:{Lore:['[{"text": "arXiv:2402.06210", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine\\u00a7r\\n\\n\\u00a78\\u00a7oIlkin Aliyev\\nTosiron Adegbija\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.06210\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Feb 2024 06:30:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE International Symposium on Circuits and Systems (ISCAS) 2024\\u00a7r"}']}
{title:'Ferro et al. (§72024§r)', author: 'Elena Ferro; Athanasios Vasilopoulos; Corey Lammie; Manuel Le Gallo; Luca Benini; Irem Boybat; Abu Sebastian', display:{Lore:['[{"text": "arXiv:2402.07549", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing\\u00a7r\\n\\n\\u00a78\\u00a7oElena Ferro\\nAthanasios Vasilopoulos\\nCorey Lammie\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.07549\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Feb 2024 10:30:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at ISCAS2024\\u00a7r"}']}
{title:'Saez et al. (§72024§r)', author: 'Juan Carlos Saez; Fernando Castro; Graziano Fanizzi; Manuel Prieto-Matias', display:{Lore:['[{"text": "arXiv:2402.07693", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLFOC+: A Fair OS-level Cache-Clustering Policy for Commodity Multicore Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJuan Carlos Saez\\nFernando Castro\\nGraziano Fanizzi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.07693\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3112970\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, 71(8), pp. 1952-1967, 1 Aug. 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Feb 2024 15:00:51 GMT)\\u00a7r"}']}
{title:'Chhabria et al. (§72024§r)', author: 'Vidya A. Chhabria; Wenjing Jiang; Sachin S. Sapatnekar', display:{Lore:['[{"text": "arXiv:2402.07781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIR-Aware ECO Timing Optimization Using Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oVidya A. Chhabria\\nWenjing Jiang\\nSachin S. Sapatnekar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.07781\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Feb 2024 16:47:08 GMT)\\u00a7r"}']}
{title:'Song et al. (§72024§r)', author: 'Zihang Song; Prabodh Katti; Osvaldo Simeone; Bipin Rajendran', display:{Lore:['[{"text": "arXiv:2402.09109", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStochastic Spiking Attention: Accelerating Attention with Stochastic Computing in Spiking Networks\\u00a7r\\n\\n\\u00a78\\u00a7oZihang Song\\nPrabodh Katti\\nOsvaldo Simeone\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.09109\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 14 Feb 2024 11:47:19 GMT)\\u00a7r"}']}
{title:'Peltekis et al. (§72024§r)', author: 'Christodoulos Peltekis; Kosmas Alexandridis; Giorgos Dimitrakopoulos', display:{Lore:['[{"text": "arXiv:2402.10118", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReusing Softmax Hardware Unit for GELU Computation in Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oChristodoulos Peltekis\\nKosmas Alexandridis\\nGiorgos Dimitrakopoulos\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10118\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 16 Feb 2024 08:52:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAICAS 2024\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Jiale Li; Longyu Ma; Chiu-Wing Sham; Chong Fu', display:{Lore:['[{"text": "arXiv:2402.10512", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Computing Paradigm for MobileNetV3 using Memristor\\u00a7r\\n\\n\\u00a78\\u00a7oJiale Li\\nLongyu Ma\\nChiu-Wing Sham\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10512\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Feb 2024 08:57:31 GMT)\\u00a7r"}']}
{title:'Peltekis et al. (§72024§r)', author: 'Christodoulos Peltekis; Dionysios Filippas; Giorgos Dimitrakopoulos', display:{Lore:['[{"text": "arXiv:2402.10850", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lError Checking for Sparse Systolic Tensor Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oChristodoulos Peltekis\\nDionysios Filippas\\nGiorgos Dimitrakopoulos\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10850\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Feb 2024 17:43:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAICAS 2024\\u00a7r"}']}
{title:'Torrens et al. (§72024§r)', author: 'Gabriel Torrens; Ivan de Paul; Bartomeu Alorda; Sebastia Bota; Jaume Segura', display:{Lore:['[{"text": "arXiv:2402.10917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results\\u00a7r\\n\\n\\u00a78\\u00a7oGabriel Torrens\\nIvan de Paul\\nBartomeu Alorda\\nSebastia Bota\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10917\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TNS.2014.2311697\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Nuclear Science, vol. 61, no. 4, pp.\\n  1849-1855, Aug. 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 Jan 2024 16:49:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 10 figures\\u00a7r"}']}
{title:'Tomlinson et al. (§72024§r)', author: 'Michael Tomlinson; Joe Li; Andreas Andreou', display:{Lore:['[{"text": "arXiv:2402.10920", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning Silicon Brains using LLM: Leveraging ChatGPT for Automated Description of a Spiking Neuron Array\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Tomlinson\\nJoe Li\\nAndreas Andreou\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10920\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Jan 2024 21:21:38 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72024§r)', author: 'Shiwei Liu; Guanchen Tao; Yifei Zou; Derek Chow; Zichen Fan; Kauna Lei; Bangfei Pan; Dennis Sylvester; Gregory Kielian; Mehdi Saligane', display:{Lore:['[{"text": "arXiv:2402.10930", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters\\u00a7r\\n\\n\\u00a78\\u00a7oShiwei Liu\\nGuanchen Tao\\nYifei Zou\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10930\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 20 Feb 2024 09:52:42 GMT)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Hailiang Li; Yan Huo; Yan Wang; Xu Yang; Miaohui Hao; Xiao Wang', display:{Lore:['[{"text": "arXiv:2402.10937", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CE\\u00a7r, \\u00a7acs.GT\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Lightweight Inception Boosted U-Net Neural Network for Routability Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oHailiang Li\\nYan Huo\\nYan Wang\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10937\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Feb 2024 07:32:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper is submitted to the International Symposium of EDA (2024,XiAn, China)\\u00a7r"}']}
{title:'Sawal et al. (§72024§r)', author: 'Vedant Sawal; Hiu Yung Wong', display:{Lore:['[{"text": "arXiv:2402.10981", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStuck-at Faults in ReRAM Neuromorphic Circuit Array and their Correction through Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oVedant Sawal\\nHiu Yung Wong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.10981\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Feb 2024 22:51:27 GMT)\\u00a7r"}']}
{title:'Karempudi et al. (§72024§r)', author: 'Venkata Sai Praneeth Karempudi; Sairam Sri Vatsavai; Ishan Thakkar; Oluwaseun Adewunmi Alo; Jeffrey Todd Hastings; Justin Scott Woods', display:{Lore:['[{"text": "arXiv:2402.11047", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a75physics.optics\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Dissipation and Scalable GEMM Accelerator with Silicon Nitride Photonics\\u00a7r\\n\\n\\u00a78\\u00a7oVenkata Sai Praneeth Karempudi\\nSairam Sri Vatsavai\\nIshan Thakkar\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.11047\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Feb 2024 19:50:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear at ISQED 2024\\u00a7r"}']}
{title:'Van Brandt et al. (§72024§r)', author: 'Léopold Van Brandt; Jean-Charles Delvenne; Denis Flandre', display:{Lore:['[{"text": "arXiv:2402.11685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells\\u00a7r\\n\\n\\u00a78\\u00a7oL\\u00e9opold Van Brandt\\nJean-Charles Delvenne\\nDenis Flandre\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.11685\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 18 Feb 2024 19:29:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted proceeding of IEEE LASCAS 2024, Punta del Este, Uruguay\\u00a7r"}']}
{title:'Van Brandt et al. (§72024§r)', author: 'Léopold Van Brandt; Denis Flandre; Jean-Charles Delvenne', display:{Lore:['[{"text": "arXiv:2402.11691", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode\\u00a7r\\n\\n\\u00a78\\u00a7oL\\u00e9opold Van Brandt\\nDenis Flandre\\nJean-Charles Delvenne\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.11691\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 18 Feb 2024 19:40:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted proceeding for invited talk at IEEE EDTM 2024, Bangalore, India\\u00a7r"}']}
{title:'Kundu et al. (§72024§r)', author: 'Souvik Kundu; Anthony Sarah; Vinay Joshi; Om J Omer; Sreenivas Subramoney', display:{Lore:['[{"text": "arXiv:2402.11780", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCiMNet: Towards Joint Optimization for DNN Architecture and Configuration for Compute-In-Memory Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oSouvik Kundu\\nAnthony Sarah\\nVinay Joshi\\nOm J Omer\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.11780\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 18 Mar 2024 15:25:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 4 figures, 5 tables; Accepted as a full paper by the tinyMLResearch Symposium 2024\\u00a7r"}']}
{title:'Dudek (§72024§r)', author: 'Piotr Dudek', display:{Lore:['[{"text": "arXiv:2402.12130", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFactor Machine: Mixed-signal Architecture for Fine-Grained Graph-Based Computing\\u00a7r\\n\\n\\u00a78\\u00a7oPiotr Dudek\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.12130\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 20 Feb 2024 03:53:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAn essay in contribution tothe Festschrift for Professor Steve Furber, Manchester, 12January 2024\\u00a7r"}']}
{title:'Pilato et al. (§72024§r)', author: 'Christian Pilato; Subhadeep Banik; Jakub Beranek; Fabien Brocheton; Jeronimo Castrillon; Riccardo Cevasco; Radim Cmar; Serena Curzel; Fabrizio Ferrandi; Karl F. A. Friebel; Antonella Galizia; Matteo Grasso; Paulo Silva; Jan Martinovic; Gianluca Palermo; Michele Paolino; Andrea Parodi; Antonio Parodi; Fabio Pintus; Raphael Polig; David Poulet; Francesco Regazzoni; Burkhard Ringlein; Roberto Rocco; Katerina Slaninova; Tom Slooff; Stephanie Soldavini; Felix Suchert; Mattia Tibaldi; Beat Weiss; Christoph Hagleitner', display:{Lore:['[{"text": "arXiv:2402.12612", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA System Development Kit for Big Data Applications on FPGA-based Clusters: The EVEREST Approach\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Pilato\\nSubhadeep Banik\\nJakub Beranek\\n+ 27 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.12612\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Feb 2024 00:14:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for presentation at DATE 2024 (multi-partner project session)\\u00a7r"}']}
{title:'Ewais et al. (§72024§r)', author: 'Mohammad Ewais; Paul Chow', display:{Lore:['[{"text": "arXiv:2402.12742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDDC: A Vision for a Disaggregated Datacenter\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Ewais\\nPaul Chow\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.12742\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Feb 2024 06:19:12 GMT)\\u00a7r"}']}
{title:'Tirelli et al. (§72024§r)', author: 'Cristian Tirelli; Juan Sapriza; Rubén Rodríguez Álvarez; Lorenzo Ferretti; Benoît Denkinger; Giovanni Ansaloni; José Miranda Calero; David Atienza; Laura Pozzi', display:{Lore:['[{"text": "arXiv:2402.12834", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs\\u00a7r\\n\\n\\u00a78\\u00a7oCristian Tirelli\\nJuan Sapriza\\nRub\\u00e9n Rodr\\u00edguez \\u00c1lvarez\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.12834\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 29 May 2024 07:58:51 GMT)\\u00a7r"}']}
{title:'Mazzola et al. (§72024§r)', author: 'Sergio Mazzola; Samuel Riedel; Luca Benini', display:{Lore:['[{"text": "arXiv:2402.12986", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters\\u00a7r\\n\\n\\u00a78\\u00a7oSergio Mazzola\\nSamuel Riedel\\nLuca Benini\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.12986\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 24 Apr 2024 13:36:09 GMT)\\u00a7r"}']}
{title:'Luo et al. (§72024§r)', author: 'Weile Luo; Ruibo Fan; Zeyu Li; Dayou Du; Qiang Wang; Xiaowen Chu', display:{Lore:['[{"text": "arXiv:2402.13499", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBenchmarking and Dissecting the Nvidia Hopper GPU Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oWeile Luo\\nRuibo Fan\\nZeyu Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.13499\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Feb 2024 03:21:29 GMT)\\u00a7r"}']}
{title:'Brumar et al. (§72024§r)', author: 'Iulian Brumar; Rodrigo Rocha; Alex Bernat; Devashree Tripathy; David Brooks; Gu-Yeon Wei', display:{Lore:['[{"text": "arXiv:2402.13513", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGuac: Energy-Aware and SSA-Based Generation of Coarse-Grained Merged Accelerators from LLVM-IR\\u00a7r\\n\\n\\u00a78\\u00a7oIulian Brumar\\nRodrigo Rocha\\nAlex Bernat\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.13513\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Feb 2024 03:51:56 GMT)\\u00a7r"}']}
{title:'Ku et al. (§72024§r)', author: 'Jonathan Ku; Junyao Zhang; Haoxuan Shan; Saichand Samudrala; Jiawen Wu; Qilin Zheng; Ziru Li; JV Rajendran; Yiran Chen', display:{Lore:['[{"text": "arXiv:2402.14152", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM\\u00a7r\\n\\n\\u00a78\\u00a7oJonathan Ku\\nJunyao Zhang\\nHaoxuan Shan\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.14152\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Feb 2024 22:26:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDAC 2024\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Miaoxin Wang; Xiao Wu; Jun Lin; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2402.14307", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel Sizes\\u00a7r\\n\\n\\u00a78\\u00a7oMiaoxin Wang\\nXiao Wu\\nJun Lin\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.14307\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Feb 2024 05:52:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages,4 figures. This work has been accepted by 2024 lEEE International Symposium on Circuits and Systems (lSCAS 2024) as a regular paper\\u00a7r"}']}
{title:'Cuesta et al. (§72024§r)', author: 'David Cuesta; José L. Risco-Martín; José L. Ayala; J. Ignacio Hidalgo', display:{Lore:['[{"text": "arXiv:2402.14627", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal-Aware Floorplanner for 3D IC, including TSVs, Liquid Microchannels and Thermal Domains Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Cuesta\\nJos\\u00e9 L. Risco-Mart\\u00edn\\nJos\\u00e9 L. Ayala\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.14627\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.asoc.2015.04.052\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nApplied Soft Computing, 34, 2015\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Feb 2024 15:16:52 GMT)\\u00a7r"}']}
{title:'Kaiser et al. (§72024§r)', author: 'Md Abdullah-Al Kaiser; Gourav Datta; Peter A. Beerel; Akhilesh R. Jaiswal', display:{Lore:['[{"text": "arXiv:2402.15121", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lToward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ\\u00a7r\\n\\n\\u00a78\\u00a7oMd Abdullah-Al Kaiser\\nGourav Datta\\nPeter A. Beerel\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.15121\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Feb 2024 06:13:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 7 figures, 2 table\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Yiwei Li; Boyu Tian; Mingyu Gao', display:{Lore:['[{"text": "arXiv:2402.16343", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oYiwei Li\\nBoyu Tian\\nMingyu Gao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.16343\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Feb 2024 06:55:36 GMT)\\u00a7r"}']}
{title:'Giannoula et al. (§72024§r)', author: 'Christina Giannoula; Peiming Yang; Ivan Fernandez Vega; Jiacheng Yang; Yu Xin Li; Juan Gomez Luna; Mohammad Sadrosadati; Onur Mutlu; Gennady Pekhimenko', display:{Lore:['[{"text": "arXiv:2402.16731", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Graph Neural Networks on Real Processing-In-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nPeiming Yang\\nIvan Fernandez Vega\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.16731\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 25 Mar 2024 18:51:02 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72024§r)', author: 'Meng Liu; Shuai Li; Fei Xiao; Ruijie Wang; Chunxue Liu; Liang Wang', display:{Lore:['[{"text": "arXiv:2402.17489", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oMeng Liu\\nShuai Li\\nFei Xiao\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.17489\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Feb 2024 13:15:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to the 61th ACM/IEEE Design Automation conference(DAC 2024)\\u00a7r"}']}
{title:'Jiang et al. (§72024§r)', author: 'Limin Jiang; Yi Shi; Haiqin Hu; Qingyu Deng; Siyi Xu; Yintao Liu; Feng Yuan; Si Wang; Yihao Shen; Fangfang Ye; Shan Cao; Zhiyuan Jiang', display:{Lore:['[{"text": "arXiv:2402.18070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing\\u00a7r\\n\\n\\u00a78\\u00a7oLimin Jiang\\nYi Shi\\nHaiqin Hu\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18070\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Feb 2024 06:01:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 7 figures, conference\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Xinyu Wang; Xiaotian Sun; Yinhe Han; Xiaoming Chen', display:{Lore:['[{"text": "arXiv:2402.18089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oXinyu Wang\\nXiaotian Sun\\nYinhe Han\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18089\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Feb 2024 06:21:36 GMT)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Wanqian Li; Xiaotian Sun; Xinyu Wang; Lei Wang; Yinhe Han; Xiaoming Chen', display:{Lore:['[{"text": "arXiv:2402.18114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIMSYN: Synthesizing Processing-in-memory CNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oWanqian Li\\nXiaotian Sun\\nXinyu Wang\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18114\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Feb 2024 07:05:11 GMT)\\u00a7r"}']}
{title:'Pfeiffer et al. (§72024§r)', author: 'Kilian Pfeiffer; Konstantinos Balaskas; Kostas Siozios; Jörg Henkel', display:{Lore:['[{"text": "arXiv:2402.18569", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Aware Heterogeneous Federated Learning via Approximate Systolic DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKilian Pfeiffer\\nKonstantinos Balaskas\\nKostas Siozios\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18569\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Feb 2024 18:58:11 GMT)\\u00a7r"}']}
{title:'Jiang et al. (§72024§r)', author: 'Qingcai Jiang; Shaojie Tan; Junshi Chen; Hong An', display:{Lore:['[{"text": "arXiv:2402.18592", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA^3PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader\\u00a7r\\n\\n\\u00a78\\u00a7oQingcai Jiang\\nShaojie Tan\\nJunshi Chen\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18592\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Feb 2024 02:24:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 4 figures, accepted for presentation at Design, Automation and Test in Europe Conference | The European Event for Electronic System Design Test (DATE 2024), conference to be held in March 2024\\u00a7r"}']}
{title:'Zhao et al. (§72024§r)', author: 'Dan Zhao; Siddharth Samsi; Joseph McDonald; Baolin Li; David Bestor; Michael Jones; Devesh Tiwari; Vijay Gadepally', display:{Lore:['[{"text": "arXiv:2402.18593", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSustainable Supercomputing for AI: GPU Power Capping at HPC Scale\\u00a7r\\n\\n\\u00a78\\u00a7oDan Zhao\\nSiddharth Samsi\\nJoseph McDonald\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18593\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3620678.3624793\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Feb 2024 02:22:34 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72024§r)', author: 'Bo Liu; Grace Li Zhang; Xunzhao Yin; Ulf Schlichtmann; Bing Li', display:{Lore:['[{"text": "arXiv:2402.18595", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CE\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEncodingNet: A Novel Encoding-based MAC Design for Efficient Neural Network Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oBo Liu\\nGrace Li Zhang\\nXunzhao Yin\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18595\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Feb 2024 09:35:30 GMT)\\u00a7r"}']}
{title:'Yuksel et al. (§72024§r)', author: 'Ismail Emir Yuksel; Yahya Can Tugrul; Ataberk Olgun; F. Nisa Bostanci; A. Giray Yaglikci; Geraldo F. Oliveira; Haocong Luo; Juan Gómez-Luna; Mohammad Sadrosadati; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2402.18736", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFunctionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oIsmail Emir Yuksel\\nYahya Can Tugrul\\nAtaberk Olgun\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18736\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 21 Apr 2024 19:57:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA shorter version of thiswork is to appear at the30th IEEE InternationalSymposium on High-Performance Computer Architecture (HPCA-30), 2024\\u00a7r"}']}
{title:'Ali et al. (§72024§r)', author: 'Wajid Ali; Ayaz Akram', display:{Lore:['[{"text": "arXiv:2402.18746", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Computer Architecture Simulation through Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oWajid Ali\\nAyaz Akram\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.18746\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Feb 2024 23:00:57 GMT)\\u00a7r"}']}
{title:'Oliveira et al. (§72024§r)', author: 'Geraldo F. Oliveira; Ataberk Olgun; Abdullah Giray Yağlıkçı; F. Nisa Bostancı; Juan Gómez-Luna; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2402.19080", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nAtaberk Olgun\\nAbdullah Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.19080\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 3 Mar 2024 10:57:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of HPCA 2024 paper. arXiv admin note:text overlap with arXiv:2109.05881 by other authors\\u00a7r"}']}
{title:'Nair et al. (§72024§r)', author: 'Harideep Nair; Prabhu Vellaisamy; Tsung-Han Lin; Perry Wang; Shawn Blanton; John Paul Shen', display:{Lore:['[{"text": "arXiv:2402.19376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOzMAC: An Energy-Efficient Sparsity-Exploiting Multiply-Accumulate-Unit Design for DL Inference\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nPrabhu Vellaisamy\\nTsung-Han Lin\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2402.19376\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Feb 2024 17:24:22 GMT)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Xinyi Li; Ang Li; Bo Fang; Katarzyna Swirydowicz; Ignacio Laguna; Ganesh Gopalakrishnan', display:{Lore:['[{"text": "arXiv:2403.00232", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFTTN: Feature-Targeted Testing for Numerical Properties of NVIDIA     AMD Matrix Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oXinyi Li\\nAng Li\\nBo Fang\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.00232\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Mar 2024 02:22:22 GMT)\\u00a7r"}']}
{title:'Heo et al. (§72024§r)', author: 'Guseul Heo; Sangyeop Lee; Jaehong Cho; Hyunmin Choi; Sanghyeon Lee; Hyungkyu Ham; Gwangsun Kim; Divya Mahajan; Jongse Park', display:{Lore:['[{"text": "arXiv:2403.00579", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing\\u00a7r\\n\\n\\u00a78\\u00a7oGuseul Heo\\nSangyeop Lee\\nJaehong Cho\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.00579\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 29 Mar 2024 09:42:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 15 figures\\u00a7r"}']}
{title:'Russo et al. (§72024§r)', author: 'Enrico Russo; Francesco Giulio Blanco; Maurizio Palesi; Giuseppe Ascia; Davide Patti; Vincenzo Catania', display:{Lore:['[{"text": "arXiv:2403.00766", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Fair and Firm Real-Time Scheduling in DNN Multi-Tenant Multi-Accelerator Systems via Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oEnrico Russo\\nFrancesco Giulio Blanco\\nMaurizio Palesi\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.00766\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Feb 2024 07:25:07 GMT)\\u00a7r"}']}
{title:'Andronic et al. (§72024§r)', author: 'Marta Andronic; George A. Constantinides', display:{Lore:['[{"text": "arXiv:2403.00849", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7cstat.ML\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions\\u00a7r\\n\\n\\u00a78\\u00a7oMarta Andronic\\nGeorge A. Constantinides\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.00849\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Feb 2024 16:10:21 GMT)\\u00a7r"}']}
{title:'Carpentieri et al. (§72024§r)', author: 'Nicolò Carpentieri; Juan Sapriza; Davide Schiavone; Daniele Jahier Pagliari; David Atienza; Maurizio Martina; Alessio Burrello', display:{Lore:['[{"text": "arXiv:2403.01236", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance evaluation of acceleration of convolutional layers on OpenEdgeCGRA\\u00a7r\\n\\n\\u00a78\\u00a7oNicol\\u00f2 Carpentieri\\nJuan Sapriza\\nDavide Schiavone\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.01236\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 2 Mar 2024 15:44:21 GMT)\\u00a7r"}']}
{title:'Liguori (§72024§r)', author: 'Vincenzo Liguori', display:{Lore:['[{"text": "arXiv:2403.01351", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient FIR filtering with Bit Layer Multiply Accumulator\\u00a7r\\n\\n\\u00a78\\u00a7oVincenzo Liguori\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.01351\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Mar 2024 00:13:26 GMT)\\u00a7r"}']}
{title:'Li et al. (§72024§r)', author: 'Mengyuan Li; Shiyi Liu; Mohammad Mehdi Sharifi; X. Sharon Hu', display:{Lore:['[{"text": "arXiv:2403.03442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAMASim: A Comprehensive Simulation Framework for Content-Addressable Memory based Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMengyuan Li\\nShiyi Liu\\nMohammad Mehdi Sharifi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.03442\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 7 Mar 2024 20:47:42 GMT)\\u00a7r"}']}
{title:'Sunny et al. (§72024§r)', author: 'Febin Sunny; Ebadollah Taheri; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2403.04189", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSilicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oFebin Sunny\\nEbadollah Taheri\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.04189\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Mar 2024 03:38:35 GMT)\\u00a7r"}']}
{title:'Risco-Martín et al. (§72024§r)', author: 'José L. Risco-Martín; J. Manuel Colmenar; J. Ignacio Hidalgo; Juan Lanchares; Josefa Díaz', display:{Lore:['[{"text": "arXiv:2403.04414", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA methodology to automatically optimize dynamic memory managers applying grammatical evolution\\u00a7r\\n\\n\\u00a78\\u00a7oJos\\u00e9 L. Risco-Mart\\u00edn\\nJ. Manuel Colmenar\\nJ. Ignacio Hidalgo\\nJuan Lanchares\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.04414\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.jss.2013.12.044\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Systems and Software, 91, pp. 109-123, 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Mar 2024 11:25:07 GMT)\\u00a7r"}']}
{title:'Oliveira et al. (§72024§r)', author: 'Geraldo F. Oliveira; Emanuele G. Esposito; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2403.04539", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nEmanuele G. Esposito\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.04539\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Mar 2024 14:36:26 GMT)\\u00a7r"}']}
{title:'Kanellopoulos et al. (§72024§r)', author: 'Konstantinos Kanellopoulos; Konstantinos Sgouras; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2403.04635", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtuoso: An Open-Source, Comprehensive and Modular Simulation Framework for Virtual Memory Research\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Kanellopoulos\\nKonstantinos Sgouras\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.04635\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Mar 2024 16:21:02 GMT)\\u00a7r"}']}
{title:'Choi et al. (§72024§r)', author: 'Jiwon Choi; Wooyoung Jo; Seongyon Hong; Beomseok Kwon; Wonhoon Park; Hoi-Jun Yoo', display:{Lore:['[{"text": "arXiv:2403.04982", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 28.6 mJ/iter Stable Diffusion Processor for Text-to-Image Generation with Patch Similarity-based Sparsity Augmentation and Text-based Mixed-Precision\\u00a7r\\n\\n\\u00a78\\u00a7oJiwon Choi\\nWooyoung Jo\\nSeongyon Hong\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.04982\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 14 Mar 2024 20:34:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at 2024 IEEE InternationalSymposium on Circuits and Systems (ISCAS)\\u00a7r"}']}
{title:'Morsali et al. (§72024§r)', author: 'Mehrdad Morsali; Brendan Reidy; Deniz Najafi; Sepehr Tabrizchi; Mohsen Imani; Mahdi Nikdast; Arman Roohi; Ramtin Zand; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2403.05037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing\\u00a7r\\n\\n\\u00a78\\u00a7oMehrdad Morsali\\nBrendan Reidy\\nDeniz Najafi\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.05037\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Mar 2024 04:28:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 10 figures\\u00a7r"}']}
{title:'Ramachandran et al. (§72024§r)', author: 'Akshat Ramachandran; Zishen Wan; Geonhwa Jeong; John Gustafson; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2403.05465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithm-Hardware Co-Design of Distribution-Aware Logarithmic-Posit Encodings for Efficient DNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oAkshat Ramachandran\\nZishen Wan\\nGeonhwa Jeong\\nJohn Gustafson\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.05465\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 26 Mar 2024 18:43:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2024 61st IEEE/ACM Design Automation Conference(DAC)\\u00a7r"}']}
{title:'Chen et al. (§72024§r)', author: 'Hanning Chen; Yang Ni; Ali Zakeri; Zhuowen Zou; Sanggeon Yun; Fei Wen; Behnam Khaleghi; Narayan Srinivasa; Hugo Latapie; Mohsen Imani', display:{Lore:['[{"text": "arXiv:2403.05763", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning\\u00a7r\\n\\n\\u00a78\\u00a7oHanning Chen\\nYang Ni\\nAli Zakeri\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.05763\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 Mar 2024 02:17:43 GMT)\\u00a7r"}']}
{title:'Xu et al. (§72024§r)', author: 'Qing Xu; Qisheng Jiang; Chundong Wang', display:{Lore:['[{"text": "arXiv:2403.06120", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lI/O Transit Caching for PMem-based Block Device\\u00a7r\\n\\n\\u00a78\\u00a7oQing Xu\\nQisheng Jiang\\nChundong Wang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.06120\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 10 Mar 2024 07:35:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by the Journal of Systems Architecture: Embedded Software Design (JSA)\\u00a7r"}']}
{title:'Jang et al. (§72024§r)', author: 'Hongsun Jang; Jaeyong Song; Jaewon Jung; Jaeyoung Park; Youngsok Kim; Jinho Lee', display:{Lore:['[{"text": "arXiv:2403.06664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSmart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System\\u00a7r\\n\\n\\u00a78\\u00a7oHongsun Jang\\nJaeyong Song\\nJaewon Jung\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.06664\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Mar 2024 12:32:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at HPCA 2024 (Best Paper Award Honorable Mention)\\u00a7r"}']}
{title:'Wong et al. (§72024§r)', author: 'Ryan Wong; Nikita Kim; Kevin Higgs; Sapan Agarwal; Engin Ipek; Saugata Ghose; Ben Feinberg', display:{Lore:['[{"text": "arXiv:2403.06938", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTCAM-SSD: A Framework for Search-Based Computing in Solid-State Drives\\u00a7r\\n\\n\\u00a78\\u00a7oRyan Wong\\nNikita Kim\\nKevin Higgs\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.06938\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Mar 2024 17:25:01 GMT)\\u00a7r"}']}
{title:'Goh et al. (§72024§r)', author: 'Emil Goh; Maoyang Xiang; I-Chyn Wey; T. Hui Teo', display:{Lore:['[{"text": "arXiv:2403.07039", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFrom English to ASIC: Hardware Implementation with Large Language Model\\u00a7r\\n\\n\\u00a78\\u00a7oEmil Goh\\nMaoyang Xiang\\nI-Chyn Wey\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.07039\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Mar 2024 09:57:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 1 figure\\u00a7r"}']}
{title:'Chen et al. (§72024§r)', author: 'Lei Chen; Yiqi Chen; Zhufei Chu; Wenji Fang; Tsung-Yi Ho; Ru Huang; Yu Huang; Sadaf Khan; Min Li; Xingquan Li; Yu Li; Yun Liang; Jinwei Liu; Yi Liu; Yibo Lin; Guojie Luo; Zhengyuan Shi; Guangyu Sun; Dimitrios Tsaras; Runsheng Wang; Ziyi Wang; Xinming Wei; Zhiyao Xie; Qiang Xu; Chenhao Xue; Junchi Yan; Jun Yang; Bei Yu; Mingxuan Yuan; Evangeline F. Y. Young; Xuan Zeng; Haoyi Zhang; Zuodong Zhang; Yuxiang Zhao; Hui-Ling Zhen; Ziyang Zheng; Binwu Zhu; Keren Zhu; Sunan Zou', display:{Lore:['[{"text": "arXiv:2403.07257", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models\\u00a7r\\n\\n\\u00a78\\u00a7oLei Chen\\nYiqi Chen\\nZhufei Chu\\n+ 35 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.07257\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 1 May 2024 10:43:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe authors are ordered alphabetically. Contact:qxu@cse[dot]cuhk[dot]edu[dot]hk, gluo@pku[dot]edu[dot]cn, yuan.mingxuan@huawei[dot]com\\u00a7r"}']}
{title:'Ramírez et al. (§72024§r)', author: 'Cristian Ramírez; Adrián Castelló; Héctor Martínez; Enrique S. Quintana-Ortí', display:{Lore:['[{"text": "arXiv:2403.07731", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Analysis of Matrix Multiplication for Deep Learning on the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oCristian Ram\\u00edrez\\nAdri\\u00e1n Castell\\u00f3\\nH\\u00e9ctor Mart\\u00ednez\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.07731\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-031-23220-6_5\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nHigh Performance Computing. ISC High Performance 2022\\n  International Workshops. ISC High Performance 2022. Lecture Notes in Computer\\n  Science, vol 13387. Springer, Cham\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Mar 2024 15:11:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 2 Tables, 6 Figures\\u00a7r"}']}
{title:'Raha et al. (§72024§r)', author: 'Arnab Raha; Deepak A. Mathaikutty; Soumendu K. Ghosh; Shamik Kundu', display:{Lore:['[{"text": "arXiv:2403.09026", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices\\u00a7r\\n\\n\\u00a78\\u00a7oArnab Raha\\nDeepak A. Mathaikutty\\nSoumendu K. Ghosh\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.09026\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 11 Apr 2024 23:26:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oVersion 1. Work started in 2019\\u00a7r"}']}
{title:'Zhao et al. (§72024§r)', author: 'Yuxuan Zhao; Peiyu Liao; Siting Liu; Jiaxi Jiang; Yibo Lin; Bei Yu', display:{Lore:['[{"text": "arXiv:2403.09070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalytical Heterogeneous Die-to-Die 3D Placement with Macros\\u00a7r\\n\\n\\u00a78\\u00a7oYuxuan Zhao\\nPeiyu Liao\\nSiting Liu\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.09070\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Mar 2024 03:26:08 GMT)\\u00a7r"}']}
{title:'Hong et al. (§72024§r)', author: 'Jeongmin Hong; Sungjun Cho; Geonwoo Park; Wonhyuk Yang; Young-Ho Gong; Gwangsun Kim', display:{Lore:['[{"text": "arXiv:2403.09358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory\\u00a7r\\n\\n\\u00a78\\u00a7oJeongmin Hong\\nSungjun Cho\\nGeonwoo Park\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.09358\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA57654.2024.00021\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Mar 2024 13:04:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in 2024IEEE International Symposium on High-Performance Computer Architecture (HPCA\'24)\\u00a7r"}']}
{title:'Rahman et al. (§72024§r)', author: 'Tousif Rahman; Gang Mao; Sidharth Maheshwari; Rishad Shafik; Alex Yakovlev', display:{Lore:['[{"text": "arXiv:2403.10538", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications\\u00a7r\\n\\n\\u00a78\\u00a7oTousif Rahman\\nGang Mao\\nSidharth Maheshwari\\nRishad Shafik\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.10538\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Mar 2024 10:31:46 GMT)\\u00a7r"}']}
{title:'Ferdowsi et al. (§72024§r)', author: 'Arman Ferdowsi; Matthias Függer; Josef Salzmann; Ulrich Schmid', display:{Lore:['[{"text": "arXiv:2403.10540", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hybrid Delay Model for Interconnected Multi-Input Gates\\u00a7r\\n\\n\\u00a78\\u00a7oArman Ferdowsi\\nMatthias F\\u00fcgger\\nJosef Salzmann\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.10540\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Mar 2024 08:33:02 GMT)\\u00a7r"}']}
{title:'Hsu et al. (§72024§r)', author: 'Huan-Ke Hsu; I-Chyn Wey; T. Hui Teo', display:{Lore:['[{"text": "arXiv:2403.10542", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSF-MMCN: A Low Power Re-configurable Server Flow Convolution Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oHuan-Ke Hsu\\nI-Chyn Wey\\nT. Hui Teo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.10542\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Mar 2024 23:04:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 16 figures\\u00a7r"}']}
{title:'Ahmed et al. (§72024§r)', author: 'Md Rubel Ahmed; Toshiaki Koike-Akino; Kieran Parsons; Ye Wang', display:{Lore:['[{"text": "arXiv:2403.10686", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs\\u00a7r\\n\\n\\u00a78\\u00a7oMd Rubel Ahmed\\nToshiaki Koike-Akino\\nKieran Parsons\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.10686\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Mar 2024 21:14:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures, MWSCAS 2023\\u00a7r"}']}
{title:'Xu et al. (§72024§r)', author: 'Yansong Xu; Dongxu Lyu; Zhenyu Li; Zilong Wang; Yuzhou Chen; Gang Wang; Zhican Wang; Haomin Li; Guanghui He', display:{Lore:['[{"text": "arXiv:2403.10913", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDEFA: Efficient Deformable Attention Acceleration via Pruning-Assisted Grid-Sampling and Multi-Scale Parallel Processing\\u00a7r\\n\\n\\u00a78\\u00a7oYansong Xu\\nDongxu Lyu\\nZhenyu Li\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.10913\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Mar 2024 12:34:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to DAC 2024\\u00a7r"}']}
{title:'Chang et al. (§72024§r)', author: 'Kaiyan Chang; Kun Wang; Nan Yang; Ying Wang; Dantong Jin; Wenlong Zhu; Zhirong Chen; Cangyuan Li; Hao Yan; Yunhao Zhou; Zhuoliang Zhao; Yuan Cheng; Yudong Pan; Yiqi Liu; Mengdi Wang; Shengwen Liang; yinhe han; Huawei Li; Xiaowei Li', display:{Lore:['[{"text": "arXiv:2403.11202", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework\\u00a7r\\n\\n\\u00a78\\u00a7oKaiyan Chang\\nKun Wang\\nNan Yang\\n+ 15 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.11202\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 17 Mar 2024 13:01:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by DAC 2024; please note that this is not the final camera-ready version\\u00a7r"}']}
{title:'Gerlinghoff et al. (§72024§r)', author: 'Daniel Gerlinghoff; Benjamin Chen Ming Choong; Rick Siow Mong Goh; Weng-Fai Wong; Tao Luo', display:{Lore:['[{"text": "arXiv:2403.11414", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTable-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Gerlinghoff\\nBenjamin Chen Ming Choong\\nRick Siow Mong Goh\\nWeng-Fai Wong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.11414\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3626202.3637576\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Mar 2024 02:03:23 GMT)\\u00a7r"}']}
{title:'Isik et al. (§72024§r)', author: 'Murat Isik; Sols Miziev; Wiktoria Pawlak; Newton Howard', display:{Lore:['[{"text": "arXiv:2403.11563", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdvancing Neuromorphic Computing: Mixed-Signal Design Techniques Leveraging Brain Code Units and Fundamental Code Units\\u00a7r\\n\\n\\u00a78\\u00a7oMurat Isik\\nSols Miziev\\nWiktoria Pawlak\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.11563\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Mar 2024 08:33:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at 2024 International Joint Conference on Neural Networks\\u00a7r"}']}
{title:'Yao et al. (§72024§r)', author: 'Xufeng Yao; Haoyang Li; Tsz Ho Chan; Wenyi Xiao; Mingxuan Yuan; Yu Huang; Lei Chen; Bei Yu', display:{Lore:['[{"text": "arXiv:2403.11671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CE\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHDLdebugger: Streamlining HDL debugging with Large Language Models\\u00a7r\\n\\n\\u00a78\\u00a7oXufeng Yao\\nHaoyang Li\\nTsz Ho Chan\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.11671\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Mar 2024 11:19:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages,5 figures\\u00a7r"}']}
{title:'Chen (§72024§r)', author: 'Fan Chen', display:{Lore:['[{"text": "arXiv:2403.12698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystem Support for Environmentally Sustainable Computing in Data Centers\\u00a7r\\n\\n\\u00a78\\u00a7oFan Chen\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.12698\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Mar 2024 12:56:02 GMT)\\u00a7r"}']}
{title:'Negi et al. (§72024§r)', author: 'Shubham Negi; Utkarsh Saxena; Deepika Sharma; Kaushik Roy', display:{Lore:['[{"text": "arXiv:2403.13577", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oShubham Negi\\nUtkarsh Saxena\\nDeepika Sharma\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.13577\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Mar 2024 13:23:57 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72024§r)', author: 'Chen Chen; Guangyu Hu; Dongsheng Zuo; Cunxi Yu; Yuzhe Ma; Hongce Zhang', display:{Lore:['[{"text": "arXiv:2403.14242", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lE-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oChen Chen\\nGuangyu Hu\\nDongsheng Zuo\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.14242\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 25 Mar 2024 18:31:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by DAC 2024; Please note that this is not the final camera-ready version\\u00a7r"}']}
{title:'Kim et al. (§72024§r)', author: 'Yoonsung Kim; Changhun Oh; Jinwoo Hwang; Wonung Kim; Seongryong Oh; Yubin Lee; Hardik Sharma; Amir Yazdanbakhsh; Jongse Park', display:{Lore:['[{"text": "arXiv:2403.14353", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDaCapo: Accelerating Continuous Learning in Autonomous Systems for Video Analytics\\u00a7r\\n\\n\\u00a78\\u00a7oYoonsung Kim\\nChanghun Oh\\nJinwoo Hwang\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.14353\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 28 Apr 2024 09:25:44 GMT)\\u00a7r"}']}
{title:'Lim et al. (§72024§r)', author: 'Katie Lim; Matthew Giordano; Theano Stavrinos; Pratyush Patel; Jacob Nelson; Irene Zhang; Baris Kasikci; Tom Anderson', display:{Lore:['[{"text": "arXiv:2403.14770", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBeehive: A Flexible Network Stack for Direct-Attached Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKatie Lim\\nMatthew Giordano\\nTheano Stavrinos\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.14770\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 13 Apr 2024 06:49:32 GMT)\\u00a7r"}']}
{title:'Ge et al. (§72024§r)', author: 'Mengke Ge; Junpeng Wang; Binhan Chen; Yingjian Zhong; Haitao Du; Song Chen; Yi Kang', display:{Lore:['[{"text": "arXiv:2403.15069", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAllspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMengke Ge\\nJunpeng Wang\\nBinhan Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.15069\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Mar 2024 09:48:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe article is currently under review by IEEE Transactions on Computers, and has been submitted to HPCA\'2024 and ISCA\'2024\\u00a7r"}']}
{title:'Jamet et al. (§72024§r)', author: 'Alexandre Valentin Jamet; Georgios Vavouliotis; Daniel A. Jiménez; Lluc Alvarez; Marc Casas', display:{Lore:['[{"text": "arXiv:2403.15181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandre Valentin Jamet\\nGeorgios Vavouliotis\\nDaniel A. Jim\\u00e9nez\\nLluc Alvarez\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.15181\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA57654.2024.00046\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Mar 2024 13:11:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 30th International Symposium on High-Performance Computer Architecture (HPCA), 2024\\u00a7r"}']}
{title:'Nagendra (§72024§r)', author: 'Savinay Nagendra', display:{Lore:['[{"text": "arXiv:2403.16239", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal Analysis for NVIDIA GTX480 Fermi GPU Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSavinay Nagendra\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.16239\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Mar 2024 17:06:45 GMT)\\u00a7r"}']}
{title:'Meech et al. (§72024§r)', author: 'James T. Meech; Vasileios Tsoutsouras; Phillip Stanley-Marbell', display:{Lore:['[{"text": "arXiv:2403.16421", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a75physics.comp-ph\\u00a7r, \\u00a7cstat.AP\\u00a7r, \\u00a7cstat.CO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElectron-Tunnelling-Noise Programmable Random Variate Accelerator for Monte Carlo Sampling\\u00a7r\\n\\n\\u00a78\\u00a7oJames T. Meech\\nVasileios Tsoutsouras\\nPhillip Stanley-Marbell\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.16421\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 6 Apr 2024 16:05:22 GMT)\\u00a7r"}']}
{title:'Faryabi et al. (§72024§r)', author: 'Mohsen Faryabi; Amir Hossein Moradi', display:{Lore:['[{"text": "arXiv:2403.16577", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMohsen Faryabi\\nAmir Hossein Moradi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.16577\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Mar 2024 09:43:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7omain article is 12 pages and supplementary notes is6 pages\\u00a7r"}']}
{title:'He et al. (§72024§r)', author: 'Guoliang He; Eiko Yoneki', display:{Lore:['[{"text": "arXiv:2403.16863", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSIP: Autotuning GPU Native Schedules via Stochastic Instruction Perturbation\\u00a7r\\n\\n\\u00a78\\u00a7oGuoliang He\\nEiko Yoneki\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.16863\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Mar 2024 15:26:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEuroMLSys 24, April 22, 2024, Athens, Greece\\u00a7r"}']}
{title:'Freye et al. (§72024§r)', author: 'Florian Freye; Jie Lou; Christian Lanius; Tobias Gemmeke', display:{Lore:['[{"text": "arXiv:2403.18367", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMerits of Time-Domain Computing for VMM \\u2013 A Quantitative Comparison\\u00a7r\\n\\n\\u00a78\\u00a7oFlorian Freye\\nJie Lou\\nChristian Lanius\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.18367\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISQED60706.2024.10528682\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 21 May 2024 13:23:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 12 figures. This paper was accepted at the 25th International Symposium on Quality Electronic Design(ISQED) 2024. DOI: 10.1109/ISQED60706.2024.10528682\\u00a7r"}']}
{title:'Fang et al. (§72024§r)', author: 'Wenji Fang; Shang Liu; Hongce Zhang; Zhiyao Xie', display:{Lore:['[{"text": "arXiv:2403.18453", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnnotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oWenji Fang\\nShang Liu\\nHongce Zhang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.18453\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 6 May 2024 05:51:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper at Design Automation Conference (DAC) 2024\\u00a7r"}']}
{title:'Zhou et al. (§72024§r)', author: 'Zhe Zhou; Yiqi Chen; Tao Zhang; Yang Wang; Ran Shu; Shuotao Xu; Peng Cheng; Lei Qu; Yongqiang Xiong; Guangyu Sun', display:{Lore:['[{"text": "arXiv:2403.18702", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lToward CXL-Native Memory Tiering via Device-Side Profiling\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Zhou\\nYiqi Chen\\nTao Zhang\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.18702\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Mar 2024 15:50:24 GMT)\\u00a7r"}']}
{title:'Ledent et al. (§72024§r)', author: 'Philippe Ledent; Radu Mateescu; Wendelin Serwe', display:{Lore:['[{"text": "arXiv:2403.18720", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTesting Resource Isolation for System-on-Chip Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippe Ledent\\nRadu Mateescu\\nWendelin Serwe\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.18720\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.4204/EPTCS.399.7\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEPTCS 399, 2024, pp. 129-168\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Mar 2024 16:11:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings MARS 2024, arXiv:2403.17862\\u00a7r"}']}
{title:'Toupas et al. (§72024§r)', author: 'Petros Toupas; Zhewen Yu; Christos-Savvas Bouganis; Dimitrios Tzovaras', display:{Lore:['[{"text": "arXiv:2403.18921", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSMOF: Streaming Modern CNNs on FPGAs with Smart Off-Chip Eviction\\u00a7r\\n\\n\\u00a78\\u00a7oPetros Toupas\\nZhewen Yu\\nChristos-Savvas Bouganis\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.18921\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Mar 2024 18:12:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 8 figures, 5 tables\\u00a7r"}']}
{title:'Sharma et al. (§72024§r)', author: 'Harsh Sharma; Gaurav Narang; Janardhan Rao Doppa; Umit Ogras; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2403.19073", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oHarsh Sharma\\nGaurav Narang\\nJanardhan Rao Doppa\\nUmit Ogras\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.19073\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Mar 2024 00:29:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at DATE Conference, Valencia, Spain 2024\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Runxi Wang; Jun-Han Han; Mircea Stan; Xinfei Guo', display:{Lore:['[{"text": "arXiv:2403.20050", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHot-LEGO: Architect Microfluidic Cooling Equipped 3DICs with Pre-RTL Thermal Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oRunxi Wang\\nJun-Han Han\\nMircea Stan\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.20050\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3634769.3634801\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nThe 14th international Green and Sustainable Computing Conference\\n  (IGSC\'23), Oct 2023\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Mar 2024 08:42:40 GMT)\\u00a7r"}']}
{title:'Shao et al. (§72024§r)', author: 'Haikuo Shao; Huihong Shi; Wendong Mao; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2403.20230", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT\\u00a7r\\n\\n\\u00a78\\u00a7oHaikuo Shao\\nHuihong Shi\\nWendong Mao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.20230\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Mar 2024 15:20:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 2024 IEEEInternational Symposium on Circuits and Systems (ISCAS 2024)\\u00a7r"}']}
{title:'Ibrahim et al. (§72024§r)', author: 'Mohamed Assem Ibrahim; Mahzabeen Islam; Shaizeen Aga', display:{Lore:['[{"text": "arXiv:2403.20297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBalanced Data Placement for GEMV Acceleration with Processing-In-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oMohamed Assem Ibrahim\\nMahzabeen Islam\\nShaizeen Aga\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2403.20297\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 1 Apr 2024 17:47:06 GMT)\\u00a7r"}']}
{title:'Zuo et al. (§72024§r)', author: 'Dongsheng Zuo; Jiadong Zhu; Yikang Ouyang; Yuzhe Ma', display:{Lore:['[{"text": "arXiv:2404.00639", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRL-MUL: Multiplier Design Optimization with Deep Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oDongsheng Zuo\\nJiadong Zhu\\nYikang Ouyang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.00639\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 31 Mar 2024 10:43:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtension of DAC2023 version\\u00a7r"}']}
{title:'Smith et al. (§72024§r)', author: 'Gus Henry Smith; Zachary D. Sisco; Thanawat Techaumnuaiwit; Jingtao Xia; Vishal Canumalla; Andrew Cheung; Zachary Tatlock; Chandrakana Nandi; Jonathan Balkind', display:{Lore:['[{"text": "arXiv:2404.00786", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThere and Back Again: A Netlist\'s Tale with Much Egraphin\'\\u00a7r\\n\\n\\u00a78\\u00a7oGus Henry Smith\\nZachary D. Sisco\\nThanawat Techaumnuaiwit\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.00786\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 31 Mar 2024 20:20:48 GMT)\\u00a7r"}']}
{title:'Souvatzoglou et al. (§72024§r)', author: 'Ioanna Souvatzoglou; Athanasios Papadimitriou; Aitzan Sari; Vasileios Vlagkoulis; Mihalis Psarakis', display:{Lore:['[{"text": "arXiv:2404.01757", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oIoanna Souvatzoglou\\nAthanasios Papadimitriou\\nAitzan Sari\\nVasileios Vlagkoulis\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.01757\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Apr 2024 09:17:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 5 figures, 4 tables. 2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE, 2021\\u00a7r"}']}
{title:'Colagrande et al. (§72024§r)', author: 'Luca Colagrande; Luca Benini', display:{Lore:['[{"text": "arXiv:2404.01908", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing Offload Performance in Heterogeneous MPSoCs\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Colagrande\\nLuca Benini\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.01908\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Apr 2024 12:52:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 1 figure. Accepted for publication in the DATE24 conference proceedings\\u00a7r"}']}
{title:'Matinizadeh et al. (§72024§r)', author: 'Shadi Matinizadeh; Noah Pacik-Nelson; Ioannis Polykretis; Krupa Tishbi; Suman Kumar; M. L. Varshika; Arghavan Mohammadhassani; Abhishek Mishra; Nagarajan Kandasamy; James Shackleford; Eric Gallo; Anup Das', display:{Lore:['[{"text": "arXiv:2404.02248", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oShadi Matinizadeh\\nNoah Pacik-Nelson\\nIoannis Polykretis\\n+ 8 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.02248\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Apr 2024 19:08:54 GMT)\\u00a7r"}']}
{title:'Green et al. (§72024§r)', author: 'Conor Green; Mithuna Thottethodi', display:{Lore:['[{"text": "arXiv:2404.02357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNetSmith: An Optimization Framework for Machine-Discovered Network Topologies\\u00a7r\\n\\n\\u00a78\\u00a7oConor Green\\nMithuna Thottethodi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.02357\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Apr 2024 23:03:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 11 figures\\u00a7r"}']}
{title:'Fu et al. (§72024§r)', author: 'Siqing Fu; Tiejun Li; Chunyuan Zhang; Sheng Ma; Jianmin Zhang; Lizhou Wu', display:{Lore:['[{"text": "arXiv:2404.02463", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a75physics.app-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpin-NeuroMem: A Low-Power Neuromorphic Associative Memory Design Based on Spintronic Devices\\u00a7r\\n\\n\\u00a78\\u00a7oSiqing Fu\\nTiejun Li\\nChunyuan Zhang\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.02463\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Apr 2024 05:05:43 GMT)\\u00a7r"}']}
{title:'Ravi et al. (§72024§r)', author: 'Gokulan Ravi; Xiaokang Qiu; Mithuna Thottethodi; T. N. Vijaykumar', display:{Lore:['[{"text": "arXiv:2404.03113", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQED: Scalable Verification of Hardware Memory Consistency\\u00a7r\\n\\n\\u00a78\\u00a7oGokulan Ravi\\nXiaokang Qiu\\nMithuna Thottethodi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.03113\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Apr 2024 23:32:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 8 figures\\u00a7r"}']}
{title:'Wan et al. (§72024§r)', author: 'Zishen Wan; Che-Kai Liu; Mohamed Ibrahim; Hanchen Yang; Samuel Spetalnick; Tushar Krishna; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2404.04173", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lH3DFact: Heterogeneous 3D Integrated CIM for Factorization with Holographic Perceptual Representations\\u00a7r\\n\\n\\u00a78\\u00a7oZishen Wan\\nChe-Kai Liu\\nMohamed Ibrahim\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.04173\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 5 Apr 2024 15:32:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2024 Design Automation and Test in Europe (DATE); The first two authors have equal contributions\\u00a7r"}']}
{title:'He et al. (§72024§r)', author: 'Mingxuan He; Mithuna Thottethodi; T. N. Vijaykumar', display:{Lore:['[{"text": "arXiv:2404.04708", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Sparse Processing-in-Memory Architecture (ESPIM) for Machine Learning Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMingxuan He\\nMithuna Thottethodi\\nT. N. Vijaykumar\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.04708\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 6 Apr 2024 19:02:11 GMT)\\u00a7r"}']}
{title:'Xue et al. (§72024§r)', author: 'Runzhen Xue; Mingyu Yan; Dengke Han; Yihan Teng; Zhimin Tang; Xiaochun Ye; Dongrui Fan', display:{Lore:['[{"text": "arXiv:2404.04792", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGDR-HGNN: A Heterogeneous Graph Neural Networks Accelerator Frontend with Graph Decoupling and Recoupling\\u00a7r\\n\\n\\u00a78\\u00a7oRunzhen Xue\\nMingyu Yan\\nDengke Han\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.04792\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3649329.3656259\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Apr 2024 02:44:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 10 figures, accepted by DAC\'61\\u00a7r"}']}
{title:'Shen et al. (§72024§r)', author: 'Shan Shen; Zhiqiang Liu; Wenjian Yu', display:{Lore:['[{"text": "arXiv:2404.05260", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oShan Shen\\nZhiqiang Liu\\nWenjian Yu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.05260\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Apr 2024 07:49:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOral presentation at ISQED\'24\\u00a7r"}']}
{title:'Klhufek et al. (§72024§r)', author: 'Jan Klhufek; Miroslav Safar; Vojtech Mrazek; Zdenek Vasicek; Lukas Sekanina', display:{Lore:['[{"text": "arXiv:2404.05368", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJan Klhufek\\nMiroslav Safar\\nVojtech Mrazek\\nZdenek Vasicek\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.05368\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Apr 2024 10:10:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 2024 27th International Symposium on Design Diagnostics of Electronic Circuits Systems (DDECS)\\u00a7r"}']}
{title:'Arribas et al. (§72024§r)', author: 'Miguel Jiménez Arribas; Agustín Martínez Hellín; Manuel Prieto Mateo; Iván Gamino del Río; Andrea Fernandez Gallego; Oscar Rodríguez Polo; Antonio da Silva; Pablo Parra; Sebastián Sánchez', display:{Lore:['[{"text": "arXiv:2404.05389", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor\\u00a7r\\n\\n\\u00a78\\u00a7oMiguel Jim\\u00e9nez Arribas\\nAgust\\u00edn Mart\\u00ednez Hell\\u00edn\\nManuel Prieto Mateo\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.05389\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Apr 2024 10:50:29 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72024§r)', author: 'Jichang Yang; Hegan Chen; Jia Chen; Songqi Wang; Shaocong Wang; Yifei Yu; Xi Chen; Bo Wang; Xinyuan Zhang; Binbin Cui; Yi Li; Ning Lin; Meng Xu; Yi Li; Xiaoxin Xu; Xiaojuan Qi; Zhongrui Wang; Xumeng Zhang; Dashan Shang; Han Wang; Qi Liu; Kwang-Ting Cheng; Ming Liu', display:{Lore:['[{"text": "arXiv:2404.05648", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lResistive Memory-based Neural Differential Equation Solver for Score-based Diffusion Model\\u00a7r\\n\\n\\u00a78\\u00a7oJichang Yang\\nHegan Chen\\nJia Chen\\n+ 19 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.05648\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Apr 2024 16:34:35 GMT)\\u00a7r"}']}
{title:'Joseph et al. (§72024§r)', author: 'Diya Joseph; Juan Luis Aragón; Joan-Manuel Parcerisa; Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:2404.06156", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWaSP: Warp Scheduling to Mimic Prefetching in Graphics Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oDiya Joseph\\nJuan Luis Arag\\u00f3n\\nJoan-Manuel Parcerisa\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.06156\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Apr 2024 09:29:06 GMT)\\u00a7r"}']}
{title:'Andrulis et al. (§72024§r)', author: 'Tanner Andrulis; Ruicong Chen; Hae-Seung Lee; Joel S. Emer; Vivienne Sze', display:{Lore:['[{"text": "arXiv:2404.06553", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oTanner Andrulis\\nRuicong Chen\\nHae-Seung Lee\\nJoel S. Emer\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.06553\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 14 May 2024 13:05:46 GMT)\\u00a7r"}']}
{title:'Rhyner et al. (§72024§r)', author: 'Steve Rhyner; Haocong Luo; Juan Gómez-Luna; Mohammad Sadrosadati; Jiawei Jiang; Ataberk Olgun; Harshita Gupta; Ce Zhang; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2404.07164", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalysis of Distributed Optimization Algorithms on a Real Processing-In-Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oSteve Rhyner\\nHaocong Luo\\nJuan G\\u00f3mez-Luna\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.07164\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2024 17:00:04 GMT)\\u00a7r"}']}
{title:'Wong et al. (§72024§r)', author: 'Ryan Wong; Arjun Tyagi; Sungjun Cho; Pratik Sampat; Yiqiu Sun', display:{Lore:['[{"text": "arXiv:2404.07228", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBlock-SSD: A New Block-Based Blocking SSD Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oRyan Wong\\nArjun Tyagi\\nSungjun Cho\\nPratik Sampat\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.07228\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Apr 2024 00:39:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: This is an April Fools submission\\u00a7r"}']}
{title:'Qiu et al. (§72024§r)', author: 'Siyu Qiu; Benjamin Tan; Hammond Pearce', display:{Lore:['[{"text": "arXiv:2404.07235", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.PL\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExplaining EDA synthesis errors with LLMs\\u00a7r\\n\\n\\u00a78\\u00a7oSiyu Qiu\\nBenjamin Tan\\nHammond Pearce\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.07235\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 7 Apr 2024 07:12:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 6 figures\\u00a7r"}']}
{title:'Wu et al. (§72024§r)', author: 'Wenjie Wu; Yiquan Wang; Ge Yan; Yuming Zhao; Junchi Yan', display:{Lore:['[{"text": "arXiv:2404.07882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Reducing the Execution Latency of Superconducting Quantum Processors via Quantum Program Scheduling\\u00a7r\\n\\n\\u00a78\\u00a7oWenjie Wu\\nYiquan Wang\\nGe Yan\\nYuming Zhao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.07882\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Apr 2024 16:12:01 GMT)\\u00a7r"}']}
{title:'Jaberipur et al. (§72024§r)', author: 'Ghassem Jaberipur; Bardia Nadimi; Jeong-A Lee', display:{Lore:['[{"text": "arXiv:2404.08228", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModulo-(2^2n+1) Arithmetic via Two Parallel n-bit Residue Channels\\u00a7r\\n\\n\\u00a78\\u00a7oGhassem Jaberipur\\nBardia Nadimi\\nJeong-A Lee\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.08228\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Apr 2024 04:01:54 GMT)\\u00a7r"}']}
{title:'Blanco et al. (§72024§r)', author: 'Francesco G. Blanco; Enrico Russo; Maurizio Palesi; Davide Patti; Giuseppe Ascia; Vincenzo Catania', display:{Lore:['[{"text": "arXiv:2404.08950", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeep Reinforcement Learning based Online Scheduling Policy for Deep Neural Network Multi-Tenant Multi-Accelerator Systems\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco G. Blanco\\nEnrico Russo\\nMaurizio Palesi\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.08950\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 13 Apr 2024 10:13:07 GMT)\\u00a7r"}']}
{title:'Tyagi et al. (§72024§r)', author: 'Abhishek Tyagi; Reiley Jeyapaul; Chuteng Zhu; Paul Whatmough; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2404.09317", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing Soft-Error Resiliency in Arm\'s Ethos-U55 Embedded Machine Learning Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oAbhishek Tyagi\\nReiley Jeyapaul\\nChuteng Zhu\\nPaul Whatmough\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.09317\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Apr 2024 18:16:16 GMT)\\u00a7r"}']}
{title:'Duan et al. (§72024§r)', author: 'Cenlin Duan; Jianlei Yang; Yiou Wang; Yikun Wang; Yingjie Qi; Xiaolin He; Bonan Yan; Xueyan Wang; Xiaotao Jia; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2404.09497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oCenlin Duan\\nJianlei Yang\\nYiou Wang\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.09497\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Apr 2024 06:34:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by DAC\'24\\u00a7r"}']}
{title:'Parrini et al. (§72024§r)', author: 'Luca Parrini; Taha Soliman; Benjamin Hettwer; Jan Micha Borrmann; Simranjeet Singh; Ankit Bende; Vikas Rana; Farhad Merchant; Norbert Wehn', display:{Lore:['[{"text": "arXiv:2404.09818", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lError Detection and Correction Codes for Safe In-Memory Computations\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Parrini\\nTaha Soliman\\nBenjamin Hettwer\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.09818\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Apr 2024 14:20:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper will be presentedat 29th IEEE European Test Symposium 2024 (ETS) 2024\\u00a7r"}']}
{title:'Boutros et al. (§72024§r)', author: 'Andrew Boutros; Aman Arora; Vaughn Betz', display:{Lore:['[{"text": "arXiv:2404.10076", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lField-Programmable Gate Array Architecture for Deep Learning: Survey     Future Directions\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew Boutros\\nAman Arora\\nVaughn Betz\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.10076\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Apr 2024 18:28:10 GMT)\\u00a7r"}']}
{title:'Cho et al. (§72024§r)', author: 'Sungjun Cho; Beomjun Kim; Hyunuk Cho; Gyeongseob Seo; Onur Mutlu; Myungsuk Kim; Jisung Park', display:{Lore:['[{"text": "arXiv:2404.10355", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAERO: Adaptive Erase Operation for Improving Lifetime and Performance of Modern NAND Flash-Based SSDs\\u00a7r\\n\\n\\u00a78\\u00a7oSungjun Cho\\nBeomjun Kim\\nHyunuk Cho\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.10355\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Apr 2024 07:43:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at Proceedings of the 29th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2024\\u00a7r"}']}
{title:'Gong et al. (§72024§r)', author: 'Pingzhu Gong; Jiachen Guo; Niteesh Bharadwaj Vangipurapu; Kenle Chen', display:{Lore:['[{"text": "arXiv:2404.10558", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDecade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design\\u00a7r\\n\\n\\u00a78\\u00a7oPingzhu Gong\\nJiachen Guo\\nNiteesh Bharadwaj Vangipurapu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.10558\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Apr 2024 13:32:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted for publication by IEEE Microwave and WirelessTechnology Letters (not published). The IEEE copyright receipt is attached\\u00a7r"}']}
{title:'Nazzal et al. (§72024§r)', author: 'Mahmoud Nazzal; Deepak Vungarala; Mehrdad Morsali; Chao Zhang; Arnob Ghosh; Abdallah Khreishah; Shaahin Angizi', display:{Lore:['[{"text": "arXiv:2404.10875", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Dataset for Large Language Model-Driven AI Accelerator Generation\\u00a7r\\n\\n\\u00a78\\u00a7oMahmoud Nazzal\\nDeepak Vungarala\\nMehrdad Morsali\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.10875\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Apr 2024 19:52:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 Figures\\u00a7r"}']}
{title:'Pandey et al. (§72024§r)', author: 'Santosh Pandey; Amir Yazdanbakhsh; Hang Liu', display:{Lore:['[{"text": "arXiv:2404.10921", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTao: Re-Thinking DL-based Microarchitecture Simulation\\u00a7r\\n\\n\\u00a78\\u00a7oSantosh Pandey\\nAmir Yazdanbakhsh\\nHang Liu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.10921\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 29 Apr 2024 22:14:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in POMACS and SIGMETRICS\'24\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Luming Wang; Xu Zhang; Songyue Wang; Zhuolun Jiang; Tianyue Lu; Mingyu Chen; Siwei Luo; Keji Huang', display:{Lore:['[{"text": "arXiv:2404.11044", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access\\u00a7r\\n\\n\\u00a78\\u00a7oLuming Wang\\nXu Zhang\\nSongyue Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11044\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Apr 2024 03:39:02 GMT)\\u00a7r"}']}
{title:'Taka et al. (§72024§r)', author: 'Endri Taka; Dimitrios Gourounas; Andreas Gerstlauer; Diana Marculescu; Aman Arora', display:{Lore:['[{"text": "arXiv:2404.11066", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oEndri Taka\\nDimitrios Gourounas\\nAndreas Gerstlauer\\nDiana Marculescu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11066\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Apr 2024 04:52:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as full paper at FCCM 2024\\u00a7r"}']}
{title:'Lanchares et al. (§72024§r)', author: 'Juan Lanchares; Oscar Garnica; José L. Risco-Martín; J. Ignacio Hidalgo; J. Manuel Colmenar; Alfredo Cuesta', display:{Lore:['[{"text": "arXiv:2404.11592", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReal Time Evolvable Hardware for Optimal Reconfiguration of Cusp-Like Pulse Shapers\\u00a7r\\n\\n\\u00a78\\u00a7oJuan Lanchares\\nOscar Garnica\\nJos\\u00e9 L. Risco-Mart\\u00edn\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11592\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.nima.2014.05.099\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNuclear Instruments and Methods in Physics Research Section A:\\n  Accelerators, Spectrometers, Detectors and Associated Equipment, 763, pp.\\n  124-131, 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Apr 2024 17:43:23 GMT)\\u00a7r"}']}
{title:'Peng (§72024§r)', author: 'Xiangjun Peng', display:{Lore:['[{"text": "arXiv:2404.11721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFunctionality Locality, Mixture     Control = Logic = Memory\\u00a7r\\n\\n\\u00a78\\u00a7oXiangjun Peng\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11721\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Apr 2024 20:17:17 GMT)\\u00a7r"}']}
{title:'Karami et al. (§72024§r)', author: 'Rachid Karami; Hemanth Kota; Sheng-Chun Kao; Hyoukjun Kwon', display:{Lore:['[{"text": "arXiv:2404.11788", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNonGEMM Bench: Understanding the Performance Horizon of the Latest ML Workloads with NonGEMM Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oRachid Karami\\nHemanth Kota\\nSheng-Chun Kao\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11788\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 24 Apr 2024 17:58:45 GMT)\\u00a7r"}']}
{title:'Feng et al. (§72024§r)', author: 'Yu Feng; Zihan Liu; Jingwen Leng; Minyi Guo; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2404.11852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCicero: Addressing Algorithmic and Architectural Bottlenecks in Neural Rendering by Radiance Warping and Memory Optimizations\\u00a7r\\n\\n\\u00a78\\u00a7oYu Feng\\nZihan Liu\\nJingwen Leng\\nMinyi Guo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11852\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2024 02:08:57 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72024§r)', author: 'Qizhe Wu; Yuchen Gui; Zhichen Zeng; Xiaotian Wang; Huawen Liang; Xi Jin', display:{Lore:['[{"text": "arXiv:2404.11887", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEN-TensorCore: Advancing TensorCores Performance through Encoder-Based Methodology\\u00a7r\\n\\n\\u00a78\\u00a7oQizhe Wu\\nYuchen Gui\\nZhichen Zeng\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.11887\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2024 04:24:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures\\u00a7r"}']}
{title:'Singh et al. (§72024§r)', author: 'Suyash Vardhan Singh; Rakeshkumar Mahto', display:{Lore:['[{"text": "arXiv:2404.12306", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSwitchable Single/Dual Edge Registers for Pipeline Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSuyash Vardhan Singh\\nRakeshkumar Mahto\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.12306\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2024 16:33:01 GMT)\\u00a7r"}']}
{title:'Coward et al. (§72024§r)', author: 'Samuel Coward; Theo Drane; Emiliano Morini; George Constantinides', display:{Lore:['[{"text": "arXiv:2404.12336", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombining Power and Arithmetic Optimization via Datapath Rewriting\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Coward\\nTheo Drane\\nEmiliano Morini\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.12336\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2024 17:04:20 GMT)\\u00a7r"}']}
{title:'Vazquez et al. (§72024§r)', author: 'Daniel Vazquez; Jose Miranda; Alfonso Rodriguez; Andres Otero; Pascuale Davide Schiavone; David Atienza', display:{Lore:['[{"text": "arXiv:2404.12503", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSTRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Vazquez\\nJose Miranda\\nAlfonso Rodriguez\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.12503\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2024 20:48:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 11 figures\\u00a7r"}']}
{title:'Kahng et al. (§72024§r)', author: 'Andrew B. Kahng; Zhiang Wang', display:{Lore:['[{"text": "arXiv:2404.13049", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew B. Kahng\\nZhiang Wang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.13049\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Mar 2024 00:15:20 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72024§r)', author: 'Shang Wang; Deepak Ranganatha Sastry Mamillapalli; Tianpei Yang; Matthew E. Taylor', display:{Lore:['[{"text": "arXiv:2404.13061", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Divide-and-Conquer Placement using Deep Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oShang Wang\\nDeepak Ranganatha Sastry Mamillapalli\\nTianpei Yang\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.13061\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Apr 2024 20:29:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted by ISEDA2024\\u00a7r"}']}
{title:'Zhang et al. (§72024§r)', author: 'Haoyi Zhang; Jiahao Song; Xiaohan Gao; Xiyuan Tang; Yibo Lin; Runsheng Wang; Ru Huang', display:{Lore:['[{"text": "arXiv:2404.13062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oHaoyi Zhang\\nJiahao Song\\nXiaohan Gao\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.13062\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Apr 2024 08:12:17 GMT)\\u00a7r"}']}
{title:'Ali et al. (§72024§r)', author: 'Sami Ben Ali; Silviu-Ioan Filip; Olivier Sentieys', display:{Lore:['[{"text": "arXiv:2404.14010", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Stochastic Rounding-Enabled Low-Precision Floating-Point MAC for DNN Training\\u00a7r\\n\\n\\u00a78\\u00a7oSami Ben Ali\\nSilviu-Ioan Filip\\nOlivier Sentieys\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.14010\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDATE 2024 - 27th IEEE/ACM Design, Automation and Test in Europe,\\n  Mar 2024, Valencia, Spain. pp.1-6\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Apr 2024 09:18:33 GMT)\\u00a7r"}']}
{title:'Drane et al. (§72024§r)', author: 'Theo Drane; Samuel Coward; Mertcan Temel; Joe Leslie-Hurd', display:{Lore:['[{"text": "arXiv:2404.14069", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Systematic Creation of Faithfully Rounded Commutative Truncated Booth Multipliers\\u00a7r\\n\\n\\u00a78\\u00a7oTheo Drane\\nSamuel Coward\\nMertcan Temel\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.14069\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Apr 2024 10:28:34 GMT)\\u00a7r"}']}
{title:'Babaie et al. (§72024§r)', author: 'Maryam Babaie; Ayaz Akram; Wendy Elsasser; Brent Haukness; Michael Miller; Taeksang Song; Thomas Vogelsang; Steven Woo; Jason Lowe-Power', display:{Lore:['[{"text": "arXiv:2404.14617", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTDRAM: Tag-enhanced DRAM for Efficient Caching\\u00a7r\\n\\n\\u00a78\\u00a7oMaryam Babaie\\nAyaz Akram\\nWendy Elsasser\\n+ 5 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.14617\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Apr 2024 23:05:44 GMT)\\u00a7r"}']}
{title:'Adnan et al. (§72024§r)', author: 'Muhammad Adnan; Amar Phanishayee; Janardhan Kulkarni; Prashant J. Nair; Divya Mahajan', display:{Lore:['[{"text": "arXiv:2404.14632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWorkload-Aware Hardware Accelerator Mining for Distributed Deep Learning Training\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Adnan\\nAmar Phanishayee\\nJanardhan Kulkarni\\nPrashant J. Nair\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.14632\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Apr 2024 00:07:53 GMT)\\u00a7r"}']}
{title:'Liao et al. (§72024§r)', author: 'Yuchao Liao; Tosiron Adegbija; Roman Lysecky', display:{Lore:['[{"text": "arXiv:2404.14769", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA high-level synthesis approach for precisely-timed, energy-efficient embedded systems\\u00a7r\\n\\n\\u00a78\\u00a7oYuchao Liao\\nTosiron Adegbija\\nRoman Lysecky\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.14769\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.suscom.2022.100741\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nSustainable Computing: Informatics and Systems 35 (2022): 100741\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Apr 2024 06:12:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at IGSC2021, published in Sustainable Computing: Informatics and Systems (SUSCOM) 2022\\u00a7r"}']}
{title:'Moitra et al. (§72024§r)', author: 'Abhishek Moitra; Abhiroop Bhattacharjee; Priyadarshini Panda', display:{Lore:['[{"text": "arXiv:2404.15185", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPIVOT- Input-aware Path Selection for Energy-efficient ViT Inference\\u00a7r\\n\\n\\u00a78\\u00a7oAbhishek Moitra\\nAbhiroop Bhattacharjee\\nPriyadarshini Panda\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.15185\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3649329.3655679\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Apr 2024 17:56:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to 61stACM/IEEE Design Automation Conference(DAC \'24), June 23\\u201327, 2024, San Francisco, CA, USA (6 Pages)\\u00a7r"}']}
{title:'Shivdikar et al. (§72024§r)', author: 'Kaustubh Shivdikar; Nicolas Bohm Agostini; Malith Jayaweera; Gilbert Jonatan; Jose L. Abellan; Ajay Joshi; John Kim; David Kaeli', display:{Lore:['[{"text": "arXiv:2404.15510", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oKaustubh Shivdikar\\nNicolas Bohm Agostini\\nMalith Jayaweera\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.15510\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 26 Apr 2024 19:37:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oVisit https://neurachip.us for WebGUI based simulations\\u00a7r"}']}
{title:'Feng et al. (§72024§r)', author: 'Yu Feng; Tianrui Ma; Yuhao Zhu; Xuan Zhang', display:{Lore:['[{"text": "arXiv:2404.15733", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling\\u00a7r\\n\\n\\u00a78\\u00a7oYu Feng\\nTianrui Ma\\nYuhao Zhu\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.15733\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Apr 2024 08:41:35 GMT)\\u00a7r"}']}
{title:'Ding et al. (§72024§r)', author: 'Lin Ding; Song Bian; Penggao He; Yan Xu; Gang Qu; Jiliang Zhang', display:{Lore:['[{"text": "arXiv:2404.15819", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAPACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption\\u00a7r\\n\\n\\u00a78\\u00a7oLin Ding\\nSong Bian\\nPenggao He\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.15819\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Apr 2024 11:48:22 GMT)\\u00a7r"}']}
{title:'Bause et al. (§72024§r)', author: 'Oliver Bause; Paul Palomero Bernardo; Oliver Bringmann', display:{Lore:['[{"text": "arXiv:2404.15823", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oOliver Bause\\nPaul Palomero Bernardo\\nOliver Bringmann\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.15823\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Apr 2024 11:57:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted at MBMV 2024 - 27. Workshop \\"Methoden und Beschreibungssprachen zur Modellierungund Verifikation von Schaltungen und Systemen\\"\\u00a7r"}']}
{title:'Gao et al. (§72024§r)', author: 'Yu Gao; Juan Camilo Vega; Paul Chow', display:{Lore:['[{"text": "arXiv:2404.16158", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Feasibility of Implementing Large-Scale Transformers on Multi-FPGA Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oYu Gao\\nJuan Camilo Vega\\nPaul Chow\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.16158\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Apr 2024 19:25:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o33 pages, 24 figures\\u00a7r"}']}
{title:'Kulp et al. (§72024§r)', author: 'Gabriel Kulp; Andrew Ensinger; Lizhong Chen', display:{Lore:['[{"text": "arXiv:2404.16317", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction\\u00a7r\\n\\n\\u00a78\\u00a7oGabriel Kulp\\nAndrew Ensinger\\nLizhong Chen\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.16317\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Apr 2024 03:46:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 3 figures\\u00a7r"}']}
{title:'Sohn et al. (§72024§r)', author: 'Gina Sohn; Nathan Zhang; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:2404.16629", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplementing and Optimizing the Scaled Dot-Product Attention on Streaming Dataflow\\u00a7r\\n\\n\\u00a78\\u00a7oGina Sohn\\nNathan Zhang\\nKunle Olukotun\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.16629\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Apr 2024 14:16:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures\\u00a7r"}']}
{title:'Van Essendelft et al. (§72024§r)', author: 'Dirk Van Essendelft; Hayl Almolyki; Wei Shi; Terry Jordan; Mei-Yu Wang; Wissam A. Saidi', display:{Lore:['[{"text": "arXiv:2404.16990", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75cond-mat.mtrl-sci\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecord Acceleration of the Two-Dimensional Ising Model Using High-Performance Wafer Scale Engine\\u00a7r\\n\\n\\u00a78\\u00a7oDirk Van Essendelft\\nHayl Almolyki\\nWei Shi\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.16990\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 1 May 2024 19:47:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 5 figures, plus supplementary information\\u00a7r"}']}
{title:'Gonski et al. (§72024§r)', author: 'Julia Gonski; Aseem Gupta; Haoyi Jia; Hyunjoon Kim; Lorenzo Rota; Larry Ruckman; Angelo Dragone; Ryan Herbst', display:{Lore:['[{"text": "arXiv:2404.17701", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a75physics.ins-det\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmbedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout\\u00a7r\\n\\n\\u00a78\\u00a7oJulia Gonski\\nAseem Gupta\\nHaoyi Jia\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.17701\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Apr 2024 20:59:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 12 figures\\u00a7r"}']}
{title:'Rodríguez-Galán et al. (§72024§r)', author: 'Fátima Rodríguez-Galán; Ama Bandara; Elana Pereira de Santana; Peter Haring Bolívar; Eduard Alarcón; Sergi Abadal', display:{Lore:['[{"text": "arXiv:2404.18562", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTime Reversal for Near-Field Communications on Multi-chip Wireless Networks\\u00a7r\\n\\n\\u00a78\\u00a7oF\\u00e1tima Rodr\\u00edguez-Gal\\u00e1n\\nAma Bandara\\nElana Pereira de Santana\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.18562\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 30 Apr 2024 08:32:14 GMT)\\u00a7r"}']}
{title:'Sui et al. (§72024§r)', author: 'Bingcai Sui; Junzhong Shen; Caixia Sun; Junhui Wang; Zhong Zheng; Wei Guo', display:{Lore:['[{"text": "arXiv:2404.19180", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMACO: Exploring GEMM Acceleration on a Loosely-Coupled Multi-core Processor\\u00a7r\\n\\n\\u00a78\\u00a7oBingcai Sui\\nJunzhong Shen\\nCaixia Sun\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.19180\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Apr 2024 01:16:53 GMT)\\u00a7r"}']}
{title:'Ribeiro et al. (§72024§r)', author: 'Lucas Grativol Ribeiro; Lubin Gauthier; Mathieu Leonardon; Jérémy Morlier; Antoine Lavrard-Meyer; Guillaume Muller; Virginie Fresse; Matthieu Arzel', display:{Lore:['[{"text": "arXiv:2404.19354", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC\\u00a7r\\n\\n\\u00a78\\u00a7oLucas Grativol Ribeiro\\nLubin Gauthier\\nMathieu Leonardon\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.19354\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nISCAS 2024 : IEEE International Symposium on Circuits and Systems,\\n  May 2024, Singapore, Singapore\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Apr 2024 08:33:52 GMT)\\u00a7r"}']}
{title:'Ham et al. (§72024§r)', author: 'Hyungkyu Ham; Jeongmin Hong; Geonwoo Park; Yunseon Shin; Okkyun Woo; Wonhyuk Yang; Jinhoon Bae; Eunhyeok Park; Hyojin Sung; Euicheol Lim; Gwangsun Kim', display:{Lore:['[{"text": "arXiv:2404.19381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-overhead General-purpose Near-Data Processing in CXL Memory Expanders\\u00a7r\\n\\n\\u00a78\\u00a7oHyungkyu Ham\\nJeongmin Hong\\nGeonwoo Park\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.19381\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Apr 2024 09:14:12 GMT)\\u00a7r"}']}
{title:'Esfahani et al. (§72024§r)', author: "Mohsen Koohi Esfahani; Marco D'Antonio; Syed Ibtisam Tauhidi; Thai Son Mai; Hans Vandierendonck", display:{Lore:['[{"text": "arXiv:2404.19735", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelective Parallel Loading of Large-Scale Compressed Graphs with ParaGrapher\\u00a7r\\n\\n\\u00a78\\u00a7oMohsen Koohi Esfahani\\nMarco D\'Antonio\\nSyed Ibtisam Tauhidi\\nThai Son Mai\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2404.19735\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Apr 2024 17:31:25 GMT)\\u00a7r"}']}
{title:'Islayem et al. (§72024§r)', author: 'Ruba Islayem; Fatima Alhosani; Raghad Hashem; Afra Alzaabi; Mahmoud Meribout', display:{Lore:['[{"text": "arXiv:2405.00062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Accelerators for Autonomous Cars: A Review\\u00a7r\\n\\n\\u00a78\\u00a7oRuba Islayem\\nFatima Alhosani\\nRaghad Hashem\\nAfra Alzaabi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.00062\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Apr 2024 15:28:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures, 4 tables\\u00a7r"}']}
{title:'He et al. (§72024§r)', author: 'Andy He; Darren Key; Mason Bulling; Andrew Chang; Skyler Shapiro; Everett Lee', display:{Lore:['[{"text": "arXiv:2405.00738", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oAndy He\\nDarren Key\\nMason Bulling\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.00738\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Apr 2024 21:26:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 2 figures\\u00a7r"}']}
{title:'Odema et al. (§72024§r)', author: 'Mohanad Odema; Luke Chen; Hyoukjun Kwon; Mohammad Abdullah Al Faruque', display:{Lore:['[{"text": "arXiv:2405.00790", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMohanad Odema\\nLuke Chen\\nHyoukjun Kwon\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.00790\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 May 2024 18:02:25 GMT)\\u00a7r"}']}
{title:'Abi-Karam et al. (§72024§r)', author: 'Stefan Abi-Karam; Rishov Sarkar; Allison Seigler; Sean Lowe; Zhigang Wei; Hanqiu Chen; Nanditha Rao; Lizy John; Aman Arora; Cong Hao', display:{Lore:['[{"text": "arXiv:2405.00820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Abi-Karam\\nRishov Sarkar\\nAllison Seigler\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.00820\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 17 May 2024 17:57:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEdit to \\"Section V.E\\" for proper attribution of open-source HLSyn, AutoDSE, and the Merlin compiler\\u00a7r"}']}
{title:'Vitolo et al. (§72024§r)', author: 'Paola Vitolo; George Psaltakis; Michael Tomlinson; Gian Domenico Licciardo; Andreas G. Andreou', display:{Lore:['[{"text": "arXiv:2405.01419", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNatural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT\\u00a7r\\n\\n\\u00a78\\u00a7oPaola Vitolo\\nGeorge Psaltakis\\nMichael Tomlinson\\nGian Domenico Licciardo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.01419\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 May 2024 16:08:08 GMT)\\u00a7r"}']}
{title:'Garg et al. (§72024§r)', author: 'Raveesh Garg; Hyoukjun Kwon; Eric Qin; Yu-Hsin Chen; Tushar Krishna; Liangzhen Lai', display:{Lore:['[{"text": "arXiv:2405.01736", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects\\u00a7r\\n\\n\\u00a78\\u00a7oRaveesh Garg\\nHyoukjun Kwon\\nEric Qin\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.01736\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 May 2024 21:12:51 GMT)\\u00a7r"}']}
{title:'Meng et al. (§72024§r)', author: 'Jian Meng; Yuan Liao; Anupreetham Anupreetham; Ahmed Hasssan; Shixing Yu; Han-sok Suh; Xiaofeng Hu; Jae-sun Seo', display:{Lore:['[{"text": "arXiv:2405.01775", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTorch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oJian Meng\\nYuan Liao\\nAnupreetham Anupreetham\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.01775\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 6 May 2024 15:27:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at MLSys 2024\\u00a7r"}']}
{title:'Samaye et al. (§72024§r)', author: 'Ismael Samaye; Paul Leloup; Gilles Sassatelli; Abdoulaye Gamatié', display:{Lore:['[{"text": "arXiv:2405.01909", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Sustainable Low Carbon Emission Mini Data Centres\\u00a7r\\n\\n\\u00a78\\u00a7oIsmael Samaye\\nPaul Leloup\\nGilles Sassatelli\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.01909\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComPAS 2023 - Conf{\\\\\'e}rence francophone d\'informatique en\\n  Parall{\\\\\'e}lisme, Architecture et Syst{\\\\`e}me, Jul 2023, Annecy, France\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 May 2024 08:48:56 GMT)\\u00a7r"}']}
{title:'Böttcher et al. (§72024§r)', author: 'Andreas Böttcher; Martin Kumm', display:{Lore:['[{"text": "arXiv:2405.02047", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSmall Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas B\\u00f6ttcher\\nMartin Kumm\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02047\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 May 2024 12:29:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint, to appear at ARITH 2024 (http://arith24.arithsymposium.org) and IEEEXplore\\u00a7r"}']}
{title:'Hodisan et al. (§72024§r)', author: 'Sariel Hodisan; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2405.02169", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransimpedance Amplifier with Automatic Gain Control Based on Memristors for Optical Signal Acquisition\\u00a7r\\n\\n\\u00a78\\u00a7oSariel Hodisan\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02169\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 May 2024 15:18:30 GMT)\\u00a7r"}']}
{title:'Ai et al. (§72024§r)', author: 'Chenyang Ai; Lechuan Zhao; Zhijie Huang; Cangyuan Li; Xinan Wang; Ying Wang', display:{Lore:['[{"text": "arXiv:2405.02196", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse\\u00a7r\\n\\n\\u00a78\\u00a7oChenyang Ai\\nLechuan Zhao\\nZhijie Huang\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02196\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 May 2024 15:52:44 GMT)\\u00a7r"}']}
{title:'Ney et al. (§72024§r)', author: 'Jonas Ney; Christoph Füllner; Vincent Lauinger; Laurent Schmalen; Sebastian Randel; Norbert Wehn', display:{Lore:['[{"text": "arXiv:2405.02323", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oJonas Ney\\nChristoph F\\u00fcllner\\nVincent Lauinger\\n+ 2 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02323\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Apr 2024 09:13:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe article was submitted tothe International Journal of Parallel Programming (IJPP) andis currently under review\\u00a7r"}']}
{title:'Blocklove et al. (§72024§r)', author: 'Jason Blocklove; Siddharth Garg; Ramesh Karri; Hammond Pearce', display:{Lore:['[{"text": "arXiv:2405.02326", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CL\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating LLMs for Hardware Design and Test\\u00a7r\\n\\n\\u00a78\\u00a7oJason Blocklove\\nSiddharth Garg\\nRamesh Karri\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02326\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Apr 2024 18:55:49 GMT)\\u00a7r"}']}
{title:'Xiang et al. (§72024§r)', author: 'Maoyang Xiang; Emil Goh; T. Hui Teo', display:{Lore:['[{"text": "arXiv:2405.02329", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDigital ASIC Design with Ongoing LLMs: Strategies and Prospects\\u00a7r\\n\\n\\u00a78\\u00a7oMaoyang Xiang\\nEmil Goh\\nT. Hui Teo\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02329\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Apr 2024 05:16:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 2 figures, 1 table\\u00a7r"}']}
{title:'Fan et al. (§72024§r)', author: 'Keming Fan; Wei-Chen Chen; Sumukh Pinge; H. -S. Philip Wong; Tajana Rosing', display:{Lore:['[{"text": "arXiv:2405.02756", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Open Modification Spectral Library Searching in High-Dimensional Space with Multi-Level-Cell Memory\\u00a7r\\n\\n\\u00a78\\u00a7oKeming Fan\\nWei-Chen Chen\\nSumukh Pinge\\nH. -S. Philip Wong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.02756\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 May 2024 21:07:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by DAC\'24\\u00a7r"}']}
{title:'Sauter et al. (§72024§r)', author: 'Phillippe Sauter; Thomas Benz; Paul Scheffler; Zerun Jiang; Beat Muheim; Frank K. Gürkaynak; Luca Benini', display:{Lore:['[{"text": "arXiv:2405.03523", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBasilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC\\u00a7r\\n\\n\\u00a78\\u00a7oPhillippe Sauter\\nThomas Benz\\nPaul Scheffler\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.03523\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 May 2024 14:40:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 1 figure, accepted as a poster at the RISC-V Summit Europe 2024\\u00a7r"}']}
{title:'Chen et al. (§72024§r)', author: 'Qinyu Chen; Kwantae Kim; Chang Gao; Sheng Zhou; Taekwang Jang; Tobi Delbruck; Shih-Chii Liu', display:{Lore:['[{"text": "arXiv:2405.03905", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.SD\\u00a7r, \\u00a7eeess.AS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 65nm 36nJ/Decision Bio-inspired Temporal-Sparsity-Aware Digital Keyword Spotting IC with 0.6V Near-Threshold SRAM\\u00a7r\\n\\n\\u00a78\\u00a7oQinyu Chen\\nKwantae Kim\\nChang Gao\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.03905\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 May 2024 23:41:02 GMT)\\u00a7r"}']}
{title:'Upadhyay et al. (§72024§r)', author: 'Mohit Upadhyay; Rohan Juneja; Weng-Fai Wong; Li-Shiuan Peh', display:{Lore:['[{"text": "arXiv:2405.04206", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNOVA: NoC-based Vector Unit for Mapping Attention Layers on a CNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMohit Upadhyay\\nRohan Juneja\\nWeng-Fai Wong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.04206\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 May 2024 11:20:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures\\u00a7r"}']}
{title:'Sauter et al. (§72024§r)', author: 'Philippe Sauter; Thomas Benz; Paul Scheffler; Frank K. Gürkaynak; Luca Benini', display:{Lore:['[{"text": "arXiv:2405.04257", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInsights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippe Sauter\\nThomas Benz\\nPaul Scheffler\\nFrank K. G\\u00fcrkaynak\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.04257\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 8 May 2024 08:56:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures, submitted at IWLS 2024\\u00a7r"}']}
{title:'Mallappa et al. (§72024§r)', author: 'Uday Mallappa; Hesham Mostafa; Mikhail Galkin; Mariano Phielipp; Somdeb Majumdar', display:{Lore:['[{"text": "arXiv:2405.05480", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFloorSet \\u2013 a VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oUday Mallappa\\nHesham Mostafa\\nMikhail Galkin\\nMariano Phielipp\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.05480\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 May 2024 00:37:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 11 figures\\u00a7r"}']}
{title:'Yuksel et al. (§72024§r)', author: 'Ismail Emir Yuksel; Yahya Can Tugrul; F. Nisa Bostanci; Geraldo F. Oliveira; A. Giray Yaglikci; Ataberk Olgun; Melina Soysal; Haocong Luo; Juan Gómez-Luna; Mohammad Sadrosadati; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2405.06081", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oIsmail Emir Yuksel\\nYahya Can Tugrul\\nF. Nisa Bostanci\\n+ 7 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.06081\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 May 2024 20:13:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in DSN 2024\\u00a7r"}']}
{title:'Xu et al. (§72024§r)', author: 'Ke Xu; Jialin Sun; Yuchen Hu; Xinwei Fang; Weiwei Shan; Xi Wang; Zhe Jiang', display:{Lore:['[{"text": "arXiv:2405.06840", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMEIC: Re-thinking RTL Debug Automation using LLMs\\u00a7r\\n\\n\\u00a78\\u00a7oKe Xu\\nJialin Sun\\nYuchen Hu\\n+ 3 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.06840\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 May 2024 22:32:39 GMT)\\u00a7r"}']}
{title:'Andrulis et al. (§72024§r)', author: 'Tanner Andrulis; Joel S. Emer; Vivienne Sze', display:{Lore:['[{"text": "arXiv:2405.07259", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCiMLoop: A Flexible, Accurate, and Fast Compute-In-Memory Modeling Tool\\u00a7r\\n\\n\\u00a78\\u00a7oTanner Andrulis\\nJoel S. Emer\\nVivienne Sze\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.07259\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 29 May 2024 22:15:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAvailable at https://github.com/mit-emze/cimloop. Published in ISPASS 2024\\u00a7r"}']}
{title:'Prabhakar et al. (§72024§r)', author: 'Raghu Prabhakar; Ram Sivaramakrishnan; Darshan Gandhi; Yun Du; Mingran Wang; Xiangyu Song; Kejie Zhang; Tianren Gao; Angela Wang; Karen Li; Yongning Sheng; Joshua Brot; Denis Sokolov; Apurv Vivek; Calvin Leung; Arjun Sabnis; Jiayu Bai; Tuowen Zhao; Mark Gottscho; David Jackson; Mark Luttrell; Manish K. Shah; Edison Chen; Kaizhao Liang; Swayambhoo Jain; Urmish Thakker; Dawei Huang; Sumti Jairath; Kevin J. Brown; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:2405.07518", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts\\u00a7r\\n\\n\\u00a78\\u00a7oRaghu Prabhakar\\nRam Sivaramakrishnan\\nDarshan Gandhi\\n+ 26 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.07518\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 May 2024 07:32:45 GMT)\\u00a7r"}']}
{title:'Esmaili-Dokht et al. (§72024§r)', author: 'Pouya Esmaili-Dokht; Francesco Sgherzi; Valeria Soldera Girelli; Isaac Boixaderas; Mariana Carmin; Alireza Momeni; Adria Armejach; Estanislao Mercadal; German Llort; Petar Radojkovic; Miquel Moreto; Judit Gimenez; Xavier Martorell; Eduard Ayguade; Jesus Labarta; Emanuele Confalonieri; Rishabh Dubey; Jason Adlard', display:{Lore:['[{"text": "arXiv:2405.10170", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Mess of Memory System Benchmarking, Simulation and Application Profiling\\u00a7r\\n\\n\\u00a78\\u00a7oPouya Esmaili-Dokht\\nFrancesco Sgherzi\\nValeria Soldera Girelli\\n+ 14 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.10170\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 May 2024 15:07:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages\\u00a7r"}']}
{title:'Sanovar et al. (§72024§r)', author: 'Rya Sanovar; Srikant Bharadwaj; Renee St. Amant; Victor Rühle; Saravan Rajmohan', display:{Lore:['[{"text": "arXiv:2405.10480", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLean Attention: Hardware-Aware Scalable Attention Mechanism for the Decode-Phase of Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oRya Sanovar\\nSrikant Bharadwaj\\nRenee St. Amant\\nVictor R\\u00fchle\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.10480\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 May 2024 00:52:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 10 figures\\u00a7r"}']}
{title:'Nair et al. (§72024§r)', author: 'Harideep Nair; William Leyman; Agastya Sampath; Quinn Jacobson; John Paul Shen', display:{Lore:['[{"text": "arXiv:2405.11844", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nWilliam Leyman\\nAgastya Sampath\\nQuinn Jacobson\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.11844\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 May 2024 07:38:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted and Presented at Neuro-Inspired Computational Elements (NICE) Conference, La Jolla, CA. 2024\\u00a7r"}']}
{title:'Xue et al. (§72024§r)', author: 'Bing Xue; Mark Zwolinski', display:{Lore:['[{"text": "arXiv:2405.12089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing Formal Verification to Evaluate Single Event Upsets in a RISC-V Core\\u00a7r\\n\\n\\u00a78\\u00a7oBing Xue\\nMark Zwolinski\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.12089\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 May 2024 15:02:13 GMT)\\u00a7r"}']}
{title:'Pouget et al. (§72024§r)', author: 'Stéphane Pouget; Louis-Noël Pouchet; Jason Cong', display:{Lore:['[{"text": "arXiv:2405.12304", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach\\u00a7r\\n\\n\\u00a78\\u00a7oSt\\u00e9phane Pouget\\nLouis-No\\u00ebl Pouchet\\nJason Cong\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.12304\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 22 May 2024 01:22:38 GMT)\\u00a7r"}']}
{title:'Linares-Barranco et al. (§72024§r)', author: 'Alejandro Linares-Barranco; Luciano Prono; Robert Lengenstein; Giacomo Indiveri; Charlotte Frenkel', display:{Lore:['[{"text": "arXiv:2405.12849", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTraining and inference in the ReckON RSNN architecture implemented on a MPSoC\\u00a7r\\n\\n\\u00a78\\u00a7oAlejandro Linares-Barranco\\nLuciano Prono\\nRobert Lengenstein\\nGiacomo Indiveri\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.12849\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 May 2024 14:59:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUnder review at ICECS\'24\\u00a7r"}']}
{title:'Tong et al. (§72024§r)', author: 'Jianming Tong; Anirudh Itagi; Prasanth Chatarasi; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2405.13170", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching\\u00a7r\\n\\n\\u00a78\\u00a7oJianming Tong\\nAnirudh Itagi\\nPrasanth Chatarasi\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.13170\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 May 2024 19:37:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 14 figures. International Symposium on Computer Architecture (ISCA), Jun 2024\\u00a7r"}']}
{title:'Bhattacharjee et al. (§72024§r)', author: 'Debjyoti Bhattacharjee; Anmol; Tommaso Marinelli; Karan Pathak; Peter Kourzanov', display:{Lore:['[{"text": "arXiv:2405.15380", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFull-stack evaluation of Machine Learning inference workloads for RISC-V systems\\u00a7r\\n\\n\\u00a78\\u00a7oDebjyoti Bhattacharjee\\nAnmol\\nTommaso Marinelli\\nKaran Pathak\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.15380\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 May 2024 09:24:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oRISC-V Summit Europe 2024\\u00a7r"}']}
{title:'Jonckers et al. (§72024§r)', author: 'Naïn Jonckers; Toon Vinck; Gert Dekkers; Peter Karsmakers; Jeffrey Prinzie', display:{Lore:['[{"text": "arXiv:2405.15381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSingle-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oNa\\u00efn Jonckers\\nToon Vinck\\nGert Dekkers\\nPeter Karsmakers\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.15381\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 May 2024 09:25:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been submitted to RADECS 2024 for possible publication\\u00a7r"}']}
{title:'Peng et al. (§72024§r)', author: 'Jinbo Peng; Zhe Chen; Zheng Lin; Haoxuan Yuan; Zihan Fang; Lingzhong Bao; Zihang Song; Ying Li; Jing Ren; Yue Gao', display:{Lore:['[{"text": "arXiv:2405.15705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSums: Sniffing Unknown Multiband Signals under Low Sampling Rates\\u00a7r\\n\\n\\u00a78\\u00a7oJinbo Peng\\nZhe Chen\\nZheng Lin\\n+ 6 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.15705\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 May 2024 16:52:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 9 figures\\u00a7r"}']}
{title:'Bai et al. (§72024§r)', author: 'Zhenyu Bai; Pranav Dangi; Huize Li; Tulika Mitra', display:{Lore:['[{"text": "arXiv:2405.17025", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSWAT: Scalable and Efficient Window Attention-based Transformers Acceleration on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oZhenyu Bai\\nPranav Dangi\\nHuize Li\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.17025\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 May 2024 10:25:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepeted paper for DAC\'22\\u00a7r"}']}
{title:'Ruiz et al. (§72024§r)', author: 'Christian Guzman Ruiz; Mario Acosta; Oriol Jorba; Eduardo Cesar Galobardes; Matthew Dawson; Guillermo Oyarzun; Carlos Pérez García-Pando; Kim Serradell', display:{Lore:['[{"text": "arXiv:2405.17363", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimized thread-block arrangement in a GPU implementation of a linear solver for atmospheric chemistry mechanisms\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Guzman Ruiz\\nMario Acosta\\nOriol Jorba\\n+ 4 others\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.17363\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.cpc.2024.109240\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputer Physics Communications 302 (1 September 2024): 109240\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 May 2024 17:12:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted manuscript\\u00a7r"}']}
{title:'Hadar et al. (§72024§r)', author: 'Elad Hadar; Yoav Etsion', display:{Lore:['[{"text": "arXiv:2405.17365", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDR-CGRA: Supporting Loop-Carried Dependencies in CGRAs Without Spilling Intermediate Values\\u00a7r\\n\\n\\u00a78\\u00a7oElad Hadar\\nYoav Etsion\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.17365\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 May 2024 17:15:58 GMT)\\u00a7r"}']}
{title:'Papaphilippou et al. (§72024§r)', author: 'Philippos Papaphilippou; Wayne Luk', display:{Lore:['[{"text": "arXiv:2405.18168", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Adaptable Streaming Aggregation Engine\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nWayne Luk\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.18168\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 May 2024 13:29:31 GMT)\\u00a7r"}']}
{title:'Rutishauser et al. (§72024§r)', author: 'Georg Rutishauser; Joan Mihali; Moritz Scherer; Luca Benini', display:{Lore:['[{"text": "arXiv:2405.19065", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lxTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems\\u00a7r\\n\\n\\u00a78\\u00a7oGeorg Rutishauser\\nJoan Mihali\\nMoritz Scherer\\u00a7r\\n\\n\\u00a772024\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2405.19065\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 May 2024 13:16:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at IEEE ASAP2024\\u00a7r"}']}
