$date
	Thu Nov 02 19:01:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flipflop_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clk $end
$var reg 1 # D $end
$var reg 1 $ Rst $end
$scope module Dff $end
$var wire 1 " Clk $end
$var wire 1 # D $end
$var wire 1 $ Rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
x"
x!
$end
#5
1!
1"
#15
0#
0"
#20
0!
1"
#30
1#
0"
#35
1!
1"
#45
0$
0"
#50
0!
1"
#60
0"
#65
1"
