// Seed: 1596200102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_21 = 32'd8,
    parameter id_25 = 32'd81,
    parameter id_30 = 32'd56,
    parameter id_7  = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8[1'h0 : id_7],
    id_9["" : 1],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30[id_21 : id_30],
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  input logic [7:0] _id_30;
  output wire id_29;
  inout tri1 id_28;
  input wire id_27;
  input wire id_26;
  input wire _id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire _id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_36,
      id_2,
      id_24,
      id_13
  );
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input logic [7:0] id_9;
  inout logic [7:0] id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer [id_21 : id_25] id_39;
  ;
  assign id_34 = id_39.id_4;
  logic id_40;
  ;
  logic id_41;
  assign id_28 = -1;
  parameter id_42 = $realtime;
  assign id_20 = id_21;
endmodule
