Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date              : Tue Mar 14 21:30:19 2017
| Host              : SchoolComputer running 64-bit Ubuntu 16.10
| Command           : report_timing -file ./report/secure_enclave_timing_synth.rpt
| Design            : secure_enclave
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  ADVANCE 1.08 12-12-2016
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/gen_write[1].mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secure_enclave_AXILiteS_s_axi_U/int_ap_return_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 1.430ns (57.315%)  route 1.065ns (42.685%))
  Logic Levels:           10  (CARRY8=6 LUT1=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=789, unset)          0.000     0.000    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/ap_clk
                         RAMB36E2                                     r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/gen_write[1].mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[17])
                                                      0.876     0.876 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/gen_write[1].mem_reg_0/DOUTADOUT[17]
                         net (fo=2, unplaced)         0.282     1.158    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/DOUTADOUT[17]
                         LUT6 (Prop_LUT6_I2_O)        0.097     1.255 f  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_275/O
                         net (fo=1, unplaced)         0.197     1.452    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_275_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.484 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_210/O
                         net (fo=1, unplaced)         0.018     1.502    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_210_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.169     1.671 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_151/CO[7]
                         net (fo=1, unplaced)         0.006     1.677    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_151_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.023     1.700 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_94/CO[7]
                         net (fo=1, unplaced)         0.006     1.706    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_94_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.023     1.729 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_47/CO[7]
                         net (fo=1, unplaced)         0.006     1.735    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_47_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.023     1.758 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_26/CO[7]
                         net (fo=1, unplaced)         0.006     1.764    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_26_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.023     1.787 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_16/CO[7]
                         net (fo=1, unplaced)         0.006     1.793    secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_16_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.059     1.852 r  secure_enclave_AXILiteS_s_axi_U/int_secure_storage_in_V/key_out_V[127]_INST_0_i_4/CO[2]
                         net (fo=1, unplaced)         0.195     2.047    secure_enclave_AXILiteS_s_axi_U/tmp_1_fu_133_p2
                         LUT6 (Prop_LUT6_I2_O)        0.033     2.080 f  secure_enclave_AXILiteS_s_axi_U/key_out_V[127]_INST_0_i_1/O
                         net (fo=130, unplaced)       0.289     2.369    secure_enclave_AXILiteS_s_axi_U/or_cond_fu_139_p2
                         LUT1 (Prop_LUT1_I0_O)        0.072     2.441 r  secure_enclave_AXILiteS_s_axi_U/int_ap_return[0]_i_1/O
                         net (fo=1, unplaced)         0.054     2.495    secure_enclave_AXILiteS_s_axi_U/or_cond_fu_139_p23_out
                         FDRE                                         r  secure_enclave_AXILiteS_s_axi_U/int_ap_return_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=789, unset)          0.000    10.000    secure_enclave_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  secure_enclave_AXILiteS_s_axi_U/int_ap_return_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.034     9.999    secure_enclave_AXILiteS_s_axi_U/int_ap_return_reg[0]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  7.504    




