delay minimization:0.00340436253048
decomposition:0.0123849114223
synthesis:0.00319357902829
technology mapping:0.019192381071
logic optimization:0.00292590958378
d dogma:0.00343923579363
mmd d:0.00894201306345
clause:0.00177812410922
k feasible:0.0182014501177
map:0.000758830381812
gate type:0.00296200995067
bounded networks:0.0130690960158
minimum mapping depth:0.00723123165039
mc:0.00685982743687
k feasible:0.0182014501177
optimal technology mapping:0.00723123165039
dogma and dogma:0.00578498532031
d a d:0.00253566104774
performance directed:0.00397175628556
lookup:0.00175320877744
height q 1:0.00723123165039
c rugged:0.007566318746
gate and input:0.00289249266015
pis:0.00446617177412
dogma m speed_up:0.00361561582519
bounded network n:0.00795435481542
sgd k d:0.00361561582519
pi:0.00366013410817
stratum of depth:0.00723123165039
one bin:0.00439345347669
integrated:0.000752833701696
pis:0.00446617177412
