INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/RF_RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_RISC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/mips_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/mips_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_RISC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/mips_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/imports/new/sw_to_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/Documents/RISC_Processor/RISC_Processor.srcs/sim_1/new/test_RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RISC
