_
errors
verification
ssl
coverage
boes
cssl1
bses
verilog
microprocessor
bse
microprocessors
mses
asaad
wrong
gate
bus
hayes
missing
mudge
campenhout
tests
error
modeled
dominated
category
y3
rtl
c880
boe
module
detectable
lc
cvs
erroneous
sensitizing
adder
isa
dlx
alu
cssln
cboe
mutation
testing
brown
methodology
y1
inversion
signals
fault
y2
mux
bug
hardware
designs
dxxd
isab
ir_out
unverified
circuit
generation
observability
74283
projects
circuits
modules
targeted
undetectable
bugs
incrementer
faults
conditional
signal
xnor
detected
specification
stuck
inv
sensitization
detect
behavioral
instruction
unconnected
metrics
b1101
sub0
clg
m68060
logic
buses
error models
design errors
design error
design verification
actual design
test generation
actual error
modeled error
dominated modeled
basic error
modeled errors
actual errors
error modeling
microprocessors via
via error
physical fault
lc 2
verification methodology
al asaad
verification of
mudge and
of microprocessors
p hayes
hayes t
asaad j
coverage of
errors are
the lc
ssl errors
complete test
b brown
t mudge
level design
van campenhout
the c880
high level
_ wrong
error collection
error instances
ssl error
conditional error
_ missing
generate tests
each actual
tests for
design projects
functional verification
the error
hardware design
of actual
error types
signal source
inversion errors
c880 alu
errors category
boe on
basic errors
test sets
error model
fault testing
extra missing
campenhout h
error data
d van
wrong signal
h al
of error
the design
d 1
this error
correct design
guide test
errors and
bses and
statement _
boes are
corresponding dominated
category 16
_ extra
always statement
test set
a test
the actual
for design
j p
level test
error is
automated test
r b
wrong constant
actual design errors
via error modeling
basic error models
verification of microprocessors
design verification of
microprocessors via error
level design verification
of microprocessors via
the actual error
t mudge and
mudge and r
dominated modeled error
of actual design
high level design
asaad j p
r b brown
j p hayes
p hayes t
hayes t mudge
al asaad j
coverage of actual
actual design error
the lc 2
design errors are
physical fault testing
of error instances
hardware design verification
design error models
and r b
the actual design
the design errors
number of error
the basic error
guide test generation
of the lc
the c880 alu
generate tests for
campenhout h al
d van campenhout
van campenhout h
h al asaad
wrong signal source
level test generation
to guide test
for design verification
for ssl errors
corresponding dominated modeled
error in d
design error collection
in the c880
logic synthesis tools
error models is
each actual error
inversion errors on
modeled errors should
dominated modeled errors
high level test
errors can be
functional verification of
this error corresponds
design verification via
error corresponds to
complete test sets
the actual errors
error models are
design errors and
test set for
by the actual
test generation for
the error is
that detects the
complete test set
test generation the
automated test generation
dominated by the
to generate tests
test sets for
an ssl error
1 bit signals
of modeled errors
actual errors that
tests detect all
behavioral and rtl
tests for ssl
errors on 1
the erroneous design
the boe on
synthetic error models
verification and physical
actual design bugs
