// Seed: 3857654844
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3#(.id_5(1 - 1))
    , id_6
);
endmodule
module module_1 #(
    parameter id_10 = 32'd94,
    parameter id_2  = 32'd49,
    parameter id_4  = 32'd99
) (
    input supply1 id_0,
    output uwire id_1,
    input tri0 _id_2,
    output tri1 id_3,
    input supply0 _id_4,
    output supply0 id_5,
    input supply0 id_6
    , _id_10,
    output supply1 id_7,
    input tri id_8
);
  wire id_11, id_12;
  logic id_13 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_1
  );
  wire [1 : !  -1] id_14[id_4 : id_10];
  wire id_15;
  wire id_16, id_17, id_18;
  wire [-1 : ""] id_19;
  logic id_20;
  union packed {
    logic id_21[-1  |  id_2 : id_10];
    logic id_22;
    logic id_23;
  } id_24 = id_11;
  id_25.id_26[-1'b0] (
      {id_24.id_23{1}} === id_19
  );
  logic id_27;
  ;
  wire [id_10  + "" : -1] id_28;
endmodule
