/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:13.1-21.10" *)
module latchsr(d, clk, en, clr, pre, q);
  (* src = "dut.sv:14.2-20.11" *)
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "dut.sv:13.27-13.30" *)
  input clk;
  wire clk;
  (* src = "dut.sv:13.36-13.39" *)
  input clr;
  wire clr;
  (* src = "dut.sv:13.24-13.25" *)
  input d;
  wire d;
  (* src = "dut.sv:13.32-13.34" *)
  input en;
  wire en;
  (* src = "dut.sv:13.41-13.44" *)
  input pre;
  wire pre;
  (* src = "dut.sv:13.57-13.58" *)
  output q;
  wire q;
  \$_NOT_  _05_ (
    .A(clr),
    .Y(_03_)
  );
  \$_NOR_  _06_ (
    .A(d),
    .B(pre),
    .Y(_04_)
  );
  \$_ANDNOT_  _07_ (
    .A(_03_),
    .B(_04_),
    .Y(_00_)
  );
  \$_OR_  _08_ (
    .A(en),
    .B(pre),
    .Y(_02_)
  );
  \$_ANDNOT_  _09_ (
    .A(_03_),
    .B(_02_),
    .Y(_01_)
  );
  (* src = "dut.sv:14.2-20.11" *)
  \$_DLATCH_N_  q_reg /* _10_ */ (
    .D(_00_),
    .E(_01_),
    .Q(q)
  );
endmodule
