# Makefile with an executable named school where the all rule builds the executable
# Variables declared CC: the compiler to be used, SRC: the .c files, OBJ: the .o files
# NAME: the name of the executable
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
