--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2428 paths analyzed, 535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.416ns.
--------------------------------------------------------------------------------
Slack:                  15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y43.A5       net (fanout=22)       1.626   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y43.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d111
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.133ns logic, 3.226ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y43.CE       net (fanout=22)       1.573   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y43.CLK      Tceck                 0.314   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.098ns logic, 3.173ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y43.CE       net (fanout=22)       1.573   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y43.CLK      Tceck                 0.271   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.055ns logic, 3.173ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y41.B3       net (fanout=22)       1.448   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y41.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.133ns logic, 3.048ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y41.CE       net (fanout=22)       1.394   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y41.CLK      Tceck                 0.314   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.098ns logic, 2.994ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y41.CE       net (fanout=22)       1.394   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y41.CLK      Tceck                 0.289   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.073ns logic, 2.994ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y41.CE       net (fanout=22)       1.394   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y41.CLK      Tceck                 0.271   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.055ns logic, 2.994ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.715 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X3Y36.B1       net (fanout=1)        1.600   M_stage_q_3_1
    SLICE_X3Y36.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/_n0064_inv1
    SLICE_X6Y41.C6       net (fanout=22)       1.189   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X6Y41.CLK      Tas                   0.349   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.133ns logic, 2.789ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=6)        1.639   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.470   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.254ns logic, 2.573ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=6)        1.639   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.461   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.245ns logic, 2.573ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=6)        1.639   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.450   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.234ns logic, 2.573ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y34.SR      net (fanout=6)        1.639   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y34.CLK     Tsrck                 0.428   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.212ns logic, 2.573ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y33.CE      net (fanout=5)        0.716   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y33.CLK     Tceck                 0.313   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.332ns logic, 2.504ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y30.CE      net (fanout=5)        0.773   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y30.CLK     Tceck                 0.269   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.288ns logic, 2.561ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y30.CE      net (fanout=5)        0.773   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y30.CLK     Tceck                 0.266   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.285ns logic, 2.561ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y30.CE      net (fanout=5)        0.773   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y30.CLK     Tceck                 0.253   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.272ns logic, 2.561ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y33.CE      net (fanout=5)        0.716   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y33.CLK     Tceck                 0.269   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.288ns logic, 2.504ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_0 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_0 to myState/bttnpress/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_0
    SLICE_X14Y23.A2      net (fanout=6)        1.004   myState/M_ctr_q_0_0
    SLICE_X14Y23.AMUX    Topaa                 0.449   myState/M_ctr_q_3
                                                       myState/bttnpress/button_cond2/Mcount_M_ctr_q_lut<0>_INV_0
                                                       myState/bttnpress/button_cond2/Mcount_M_ctr_q_cy<3>
    SLICE_X17Y26.B3      net (fanout=1)        1.074   myState/bttnpress/button_cond2/Result<0>8
    SLICE_X17Y26.B       Tilo                  0.259   myState/M_ctr_q_0_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_0_rstpot
    SLICE_X17Y26.A5      net (fanout=1)        0.230   myState/bttnpress/button_cond2/M_ctr_q_0_rstpot
    SLICE_X17Y26.CLK     Tas                   0.373   myState/M_ctr_q_0_1
                                                       myState/bttnpress/button_cond2/M_ctr_q_0_rstpot1
                                                       myState/bttnpress/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.511ns logic, 2.308ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  16.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y33.CE      net (fanout=5)        0.716   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y33.CLK     Tceck                 0.266   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.285ns logic, 2.504ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y33.CE      net (fanout=5)        0.716   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y33.CLK     Tceck                 0.253   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.272ns logic, 2.504ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y33.SR      net (fanout=6)        1.451   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y33.CLK     Tsrck                 0.470   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.254ns logic, 2.385ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y31.CE      net (fanout=5)        0.590   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y31.CLK     Tceck                 0.313   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.332ns logic, 2.378ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y33.SR      net (fanout=6)        1.451   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y33.CLK     Tsrck                 0.461   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.245ns logic, 2.385ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.602 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond1/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y22.D3      net (fanout=1)        1.028   myState/M_pipe_q_1_1
    SLICE_X16Y22.D       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X18Y31.SR      net (fanout=6)        1.399   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X18Y31.CLK     Tsrck                 0.429   myState/M_ctr_q_15_1
                                                       myState/bttnpress/button_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.208ns logic, 2.427ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_3 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_3
    SLICE_X15Y31.C1      net (fanout=3)        0.998   myState/M_ctr_q_3_0
    SLICE_X15Y31.C       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out1
    SLICE_X14Y32.D2      net (fanout=4)        0.790   myState/bttnpress/out
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y34.CE      net (fanout=5)        0.568   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y34.CLK     Tceck                 0.313   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.332ns logic, 2.356ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y33.SR      net (fanout=6)        1.451   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y33.CLK     Tsrck                 0.450   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.234ns logic, 2.385ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.602 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond1/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y22.D3      net (fanout=1)        1.028   myState/M_pipe_q_1_1
    SLICE_X16Y22.D       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X18Y31.SR      net (fanout=6)        1.399   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X18Y31.CLK     Tsrck                 0.418   myState/M_ctr_q_15_1
                                                       myState/bttnpress/button_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.197ns logic, 2.427ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.689 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond3/sync/M_pipe_q_1
    SLICE_X17Y21.A4      net (fanout=1)        0.934   myState/M_pipe_q_1_0
    SLICE_X17Y21.A       Tilo                  0.259   myState/bttnpress/button_cond3/M_sync_out_inv
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X16Y33.SR      net (fanout=6)        1.451   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X16Y33.CLK     Tsrck                 0.428   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.212ns logic, 2.385ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/M_ctr_q_15 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/M_ctr_q_15 to myState/bttnpress/button_cond3/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.525   myState/M_ctr_q_15_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_15
    SLICE_X15Y31.D2      net (fanout=3)        1.209   myState/M_ctr_q_15_0
    SLICE_X15Y31.D       Tilo                  0.259   myState/M_ctr_q_0
                                                       myState/bttnpress/button_cond3/out2
    SLICE_X14Y32.D6      net (fanout=4)        0.386   myState/bttnpress/out1
    SLICE_X14Y32.D       Tilo                  0.235   myState/bttnpress/M_right_q_0
                                                       myState/bttnpress/M_button_cond3_out_inv1
    SLICE_X16Y30.CE      net (fanout=5)        0.773   myState/bttnpress/M_button_cond3_out_inv
    SLICE_X16Y30.CLK     Tceck                 0.269   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond3/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.288ns logic, 2.368ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/button_cond1/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.602 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/button_cond1/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.525   myState/M_pipe_q_1_0
                                                       myState/mainState/button_cond1/sync/M_pipe_q_1
    SLICE_X16Y22.D3      net (fanout=1)        1.028   myState/M_pipe_q_1_1
    SLICE_X16Y22.D       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X18Y31.SR      net (fanout=6)        1.399   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X18Y31.CLK     Tsrck                 0.395   myState/M_ctr_q_15_1
                                                       myState/bttnpress/button_cond/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.174ns logic, 2.427ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/M_pipe_q_1_0/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/M_pipe_q_1_0/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/M_pipe_q_1_0/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_8/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_9/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_10/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_11/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_12/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_13/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_14/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_15/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_16/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_17/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_18/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_19/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_0/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_4/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_5/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk25/M_ctr_q_6/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.416|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2428 paths, 0 nets, and 389 connections

Design statistics:
   Minimum period:   4.416ns{1}   (Maximum frequency: 226.449MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 13:04:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



