{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/Sarsa_Ruido_e9/tmp/7b11f5102bad441fbb31942c727fa77c.lib ",
   "modules": {
      "\\Sarsa_Ruido_e9": {
         "num_wires":         25,
         "num_wire_bits":     30,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         26,
         "num_cells_by_type": {
            "$_ANDNOT_": 7,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 3,
            "$_OR_": 6,
            "$_XNOR_": 1,
            "$_XOR_": 5
         }
      }
   },
      "design": {
         "num_wires":         25,
         "num_wire_bits":     30,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         26,
         "num_cells_by_type": {
            "$_ANDNOT_": 7,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 3,
            "$_OR_": 6,
            "$_XNOR_": 1,
            "$_XOR_": 5
         }
      }
}

