Source Block: oh/elink/dv/elink_e16_model.v@5885:5895@HdlIdDef
   //reset
   input  reset;  //do we need this???


   reg 	  out;
   wire   toggle;
   
   //if input goes high, toggle output
   //note1: input can only be high for one clock cycle
   //note2: be careful with clock gating


Diff Content:
- 5890    wire   toggle;
+ 5890    /*link_txo_buffer AUTO_TEMPLATE(
+ 5890                                   .txo_data_even (txo_wr_data_even[]),
+ 5890                                   .txo_data_odd  (txo_wr_data_odd[]),
+ 5890                                   .txo_frame     (txo_wr_frame),
+ 5890                                    );
+ 5890     */
+ 5890    link_txo_buffer link_txo_buffer(/*AUTOINST*/
+ 5890 				   .txo_data_even	(txo_wr_data_even[LW-1:0]), // Templated
+ 5890 				   .txo_data_odd	(txo_wr_data_odd[LW-1:0]), // Templated
+ 5890 				   .txo_frame		(txo_wr_frame),	 // Templated
+ 5890 				   .c0_tran_frame_tlc	(c0_tran_frame_tlc),
+ 5890 				   .c0_tran_byte_even_tlc(c0_tran_byte_even_tlc[LW-1:0]),
+ 5890 				   .c0_tran_byte_odd_tlc(c0_tran_byte_odd_tlc[LW-1:0]),
+ 5890 				   .c1_tran_frame_tlc	(c1_tran_frame_tlc),
+ 5890 				   .c1_tran_byte_even_tlc(c1_tran_byte_even_tlc[LW-1:0]),
+ 5890 				   .c1_tran_byte_odd_tlc(c1_tran_byte_odd_tlc[LW-1:0]),
+ 5890 				   .c2_tran_frame_tlc	(c2_tran_frame_tlc),
+ 5890 				   .c2_tran_byte_even_tlc(c2_tran_byte_even_tlc[LW-1:0]),
+ 5890 				   .c2_tran_byte_odd_tlc(c2_tran_byte_odd_tlc[LW-1:0]),
+ 5890 				   .c3_tran_frame_tlc	(c3_tran_frame_tlc),
+ 5890 				   .c3_tran_byte_even_tlc(c3_tran_byte_even_tlc[LW-1:0]),
+ 5890 				   .c3_tran_byte_odd_tlc(c3_tran_byte_odd_tlc[LW-1:0])); 

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/pulse2toggle.v@15:25
   //reset
   input  reset;  //do we need this???


   reg 	  out;
   wire   toggle;
   
   //if input goes high, toggle output
   //note1: input can only be high for one clock cycle
   //note2: be careful with clock gating


