{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629430987408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629430987408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 21:43:07 2021 " "Processing started: Thu Aug 19 21:43:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629430987408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629430987408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD --analyze_file=C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD --analyze_file=C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629430987408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629430987768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629430987768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 compactDeco.sv(1) " "Verilog HDL Declaration information at compactDeco.sv(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 compactDeco.sv(1) " "Verilog HDL Declaration information at compactDeco.sv(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 compactDeco.sv(2) " "Verilog HDL Declaration information at compactDeco.sv(2): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b2 B2 compactDeco.sv(2) " "Verilog HDL Declaration information at compactDeco.sv(2): object \"b2\" differs only in case from object \"B2\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(4) " "Verilog HDL syntax error at deco7seg.sv(4) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(5) " "Verilog HDL syntax error at deco7seg.sv(5) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(6) " "Verilog HDL syntax error at deco7seg.sv(6) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(8) " "Verilog HDL syntax error at deco7seg.sv(8) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(9) " "Verilog HDL syntax error at deco7seg.sv(9) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(10) " "Verilog HDL syntax error at deco7seg.sv(10) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(11) " "Verilog HDL syntax error at deco7seg.sv(11) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~&\";  expecting \";\" deco7seg.sv(43) " "Verilog HDL syntax error at deco7seg.sv(43) near text: \"~&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E1 e1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"E1\" differs only in case from object \"e1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F1 f1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"F1\" differs only in case from object \"f1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G1 g1 deco7seg.sv(2) " "Verilog HDL Declaration information at deco7seg.sv(2): object \"G1\" differs only in case from object \"g1\" in the same scope" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Deco7seg deco7seg.sv(1) " "Ignored design unit \"Deco7seg\" at deco7seg.sv(1) due to previous errors" {  } { { "deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/deco7seg.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1629430995307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 9 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629430995307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 19 21:43:15 2021 " "Processing ended: Thu Aug 19 21:43:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629430995307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629430995307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629430995307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629430995307 ""}
