# RISC-V CPU Design
The goal for this personal project is to hone my SystemVerilog skills by implementing a RISC-V 32I softcore CPU on a 
Nexys-A7 FPGA board. Viviado 2024.4 is used for testbench, linting, synthesis and generating bitstream.

