// Seed: 579281830
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    output wor id_6,
    output tri0 id_7
);
  wire id_9;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_1 = 32'd34,
    parameter id_2 = 32'd64
) (
    input wor _id_0,
    input wand _id_1,
    input uwire _id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7
);
  wire [1  ==  id_0 : id_2] id_9;
  logic [1 : {  -1 'd0 {  id_1  }  }] id_10, id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_6,
      id_6,
      id_5,
      id_7,
      id_7,
      id_7
  );
endmodule
