
*** Running vivado
    with args -log Main.vds -m64 -mode batch -messageDb vivado.pb -source Main.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Main.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.cache/wt [current_project]
# set_property parent.project_dir D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle [current_project]
# catch { write_hwdef -file Main.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Main -part xc7a35tcpg236-1
Command: synth_design -top Main -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnit [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_2choices_5bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_2choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_3choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Extended [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddFour [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddIm [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddj [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegFile [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RMWM [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RW [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 242.891 ; gain = 78.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v:17]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddFour' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddFour' (2#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddj' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddj' (3#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddIm' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddIm' (4#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
INFO: [Synth 8-638] synthesizing module 'RW' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:12]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity RW does not have driver. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'RW' (5#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:38]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (6#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (7#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-638] synthesizing module 'Extended' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
INFO: [Synth 8-256] done synthesizing module 'Extended' (8#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_2choices_5bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_2choices_5bits' (9#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_2choices_32bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_2choices_32bits' (10#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_3choices_32bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:12]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_3choices_32bits' (11#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'RMWM' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
WARNING: [Synth 8-4558] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RMWM' (13#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
INFO: [Synth 8-256] done synthesizing module 'Main' (14#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v:17]
WARNING: [Synth 8-3331] design Main has unconnected port button[1]
WARNING: [Synth 8-3331] design Main has unconnected port button[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 274.793 ; gain = 110.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 274.793 ; gain = 110.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 274.793 ; gain = 110.176
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'InsMemRW_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:15]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 429   
	  15 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAddFour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PCAddj 
Detailed RTL Component Info : 
Module PCAddIm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 15    
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extended 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelect_2choices_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DataSelect_2choices_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelect_3choices_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RMWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 427   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/WorkEnvironment/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 412.746 ; gain = 248.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Main has unconnected port button[1]
WARNING: [Synth 8-3331] design Main has unconnected port button[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 414.082 ; gain = 249.465
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 414.082 ; gain = 249.465
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+
|Module Name | RTL Object          | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name | 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+
|Main        | RegFile/regFile_reg | Implied            | 32 X 32              | RAM32M x 12   | Main/ram__1       | 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/PCSrc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/PCSrc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/WR_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ControlUnit/RegWre_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ControlUnit/RegDst_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ControlUnit/PCWre_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/DBDataSrc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/RD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RMWM/\ram_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RMWM/\ram_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/ALUSrcB_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ControlUnit/ExtSel_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/ALUSrcA_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/ALUOp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/ALUOp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/ALUOp_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ExtSel_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/PCWre_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/InsMemRW_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/RegDst_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/RegWre_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ALUOp_reg[2] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ALUOp_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ALUOp_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/PCSrc_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/PCSrc_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ALUSrcA_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/ALUSrcB_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/RD_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/WR_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/DBDataSrc_reg ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[31] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[30] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[29] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[28] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[27] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[26] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[25] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[24] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[23] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[22] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[21] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[20] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[19] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[18] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[17] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[16] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[15] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[14] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[13] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[12] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[11] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[10] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[9] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[8] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[7] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[6] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[5] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[4] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[3] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[2] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[3][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[5][7] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[60][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[59][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[58][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[57][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[56][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[55][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[54][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[53][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[52][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[51][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[50][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[49][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[48][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[47][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[46][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[45][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[44][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[43][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[42][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[41][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[40][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[39][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[38][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[37][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[36][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[35][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[34][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[33][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[32][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[31][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[30][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[29][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[28][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[27][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[26][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[25][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[24][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[23][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[22][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[21][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[20][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[19][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[18][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[17][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[16][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[15][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[14][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[13][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[12][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[11][0] ) is unused and will be removed from module RMWM.
WARNING: [Synth 8-3332] Sequential element (\ram_reg[10][0] ) is unused and will be removed from module RMWM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
Finished Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |FDRE   |    31|
|5     |IBUF   |     2|
|6     |OBUF   |   227|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |   301|
|2     |  PC        |PC        |    62|
|3     |  PCAddFour |PCAddFour |     9|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 754 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 422.496 ; gain = 257.879
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 218 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 495.793 ; gain = 308.824
# write_checkpoint Main.dcp
# report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 495.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 28 14:37:47 2018...

*** Running vivado
    with args -log Main.vds -m64 -mode batch -messageDb vivado.pb -source Main.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Main.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v
#   D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.cache/wt [current_project]
# set_property parent.project_dir D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle [current_project]
# catch { write_hwdef -file Main.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Main -part xc7a35tcpg236-1
Command: synth_design -top Main -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ControlUnit [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_2choices_5bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_2choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DataSelect_3choices_32bits [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Extended [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddFour [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddIm [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module PCAddj [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RegFile [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RMWM [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RW [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 242.965 ; gain = 78.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v:17]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddFour' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddFour' (2#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddFour.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddj' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddj' (3#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddj.v:3]
INFO: [Synth 8-638] synthesizing module 'PCAddIm' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCAddIm' (4#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/PCAddIm.v:3]
INFO: [Synth 8-638] synthesizing module 'RW' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/ROM.txt' is read successfully [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:12]
INFO: [Synth 8-256] done synthesizing module 'RW' (5#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RW.v:3]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:38]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (6#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (7#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-638] synthesizing module 'Extended' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
INFO: [Synth 8-256] done synthesizing module 'Extended' (8#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Extended.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_2choices_5bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_2choices_5bits' (9#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_5bits.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_2choices_32bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_2choices_32bits' (10#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_2choices_32bits.v:3]
INFO: [Synth 8-638] synthesizing module 'DataSelect_3choices_32bits' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:12]
INFO: [Synth 8-256] done synthesizing module 'DataSelect_3choices_32bits' (11#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'RMWM' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
WARNING: [Synth 8-4558] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RMWM' (13#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/RMWM.v:3]
INFO: [Synth 8-256] done synthesizing module 'Main' (14#1) [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/Main.v:17]
WARNING: [Synth 8-3331] design Main has unconnected port button[1]
WARNING: [Synth 8-3331] design Main has unconnected port button[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 272.895 ; gain = 108.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 272.895 ; gain = 108.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 272.895 ; gain = 108.176
---------------------------------------------------------------------------------
ROM "rom" won't be mapped to RAM because it is too sparse.
ROM "rom" won't be mapped to RAM because it is too sparse.
ROM "rom" won't be mapped to RAM because it is too sparse.
ROM "rom" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'InsMemRW_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/ControlUnit.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [D:/WorkEnvironment/Vivado/VivadoProject/SingleCycle/SingleCycle.srcs/sources_1/new/DataSelect_3choices_32bits.v:15]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 429   
	  15 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAddFour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PCAddj 
Detailed RTL Component Info : 
Module PCAddIm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 15    
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extended 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelect_2choices_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DataSelect_2choices_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelect_3choices_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RMWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 427   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/WorkEnvironment/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/WorkEnvironment/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 411.379 ; gain = 246.660
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Main has unconnected port button[1]
WARNING: [Synth 8-3331] design Main has unconnected port button[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 412.621 ; gain = 247.902
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 412.621 ; gain = 247.902
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+
|Module Name | RTL Object          | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name | 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+
|Main        | RegFile/regFile_reg | Implied            | 32 X 32              | RAM32M x 12   | Main/ram__1       | 
+------------+---------------------+--------------------+----------------------+---------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ControlUnit/InsMemRW_reg ) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 560.676 ; gain = 395.957
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 560.676 ; gain = 395.957
Finished Parallel Section  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 560.676 ; gain = 395.957
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 560.676 ; gain = 395.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\select5/S_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\PC/curPC_reg[0] ) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 582.879 ; gain = 418.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 582.879 ; gain = 418.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 582.879 ; gain = 418.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 582.879 ; gain = 418.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |INV    |     3|
|4     |LUT1   |    34|
|5     |LUT2   |   135|
|6     |LUT3   |   334|
|7     |LUT4   |    98|
|8     |LUT5   |   590|
|9     |LUT6   |  1688|
|10    |MUXF7  |   157|
|11    |MUXF8  |    32|
|12    |RAM32M |    12|
|13    |FDRE   |   519|
|14    |LD     |    45|
|15    |IBUF   |     2|
|16    |OBUF   |   195|
|17    |OBUFT  |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------------+------+
|      |Instance      |Module                     |Cells |
+------+--------------+---------------------------+------+
|1     |top           |                           |  3908|
|2     |  ALU         |ALU                        |    40|
|3     |  ControlUnit |ControlUnit                |  1784|
|4     |  PC          |PC                         |   332|
|5     |  PCAddIm     |PCAddIm                    |    25|
|6     |  RMWM        |RMWM                       |  1352|
|7     |  RegFile     |RegFile                    |   112|
|8     |  select5     |DataSelect_3choices_32bits |    31|
+------+--------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 582.879 ; gain = 418.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 21 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 582.879 ; gain = 418.160
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 500 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  INV => LUT1: 1 instances
  LD => LDCE: 45 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 21 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 583.840 ; gain = 397.773
# write_checkpoint Main.dcp
# report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 583.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 28 21:44:05 2018...
