name: UCPD1
description: USB Power Delivery interface
groupName: UCPD
baseAddress: 1073782784
registers:
- name: UCPD_CFGR1
  displayName: UCPD_CFGR1
  description: UCPD configuration register 1
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HBITCLKDIV
    description: "Division ratio for producing half-bit clock\nThe bitfield determines\
      \ the division ratio (the bitfield value plus one) of a ucpd_clk divider producing\
      \ half-bit clock (hbit_clk)."
    bitOffset: 0
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 (bypass)
      value: 0
    - name: B_0x1A
      description: '27'
      value: 26
    - name: B_0x3F
      description: '64'
      value: 63
  - name: IFRGAP
    description: "Division ratio for producing inter-frame gap timer clock\nThe bitfield\
      \ determines the division ratio (the bitfield value minus one) of a ucpd_clk\
      \ divider producing inter-frame gap timer clock (tInterFrameGap).\nThe division\
      \ ratio 15 is to apply for Tx clock at the USB PD 2.0 specification nominal\
      \ value. The division ratios below 15 are to apply for Tx clock below nominal,\
      \ and the division ratios above 15 for Tx clock above nominal."
    bitOffset: 6
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not supported
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0xD
      description: '14'
      value: 13
    - name: B_0xE
      description: '15'
      value: 14
    - name: B_0xF
      description: '16'
      value: 15
    - name: B_0x1F
      description: '32'
      value: 31
  - name: TRANSWIN
    description: "Transition window duration\nThe bitfield determines the division\
      \ ratio (the bitfield value minus one) of a hbit_clk divider producing tTransitionWindow\
      \ interval.\nSet a value that produces an interval of 12 to 20 us, taking into\
      \ account the ucpd_clk frequency and the HBITCLKDIV[5:0] bitfield setting."
    bitOffset: 11
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not supported
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x9
      description: 10 (recommended)
      value: 9
    - name: B_0x1F
      description: '32'
      value: 31
  - name: PSC_USBPDCLK
    description: "Pre-scaler division ratio for generating ucpd_clk\nThe bitfield\
      \ determines the division ratio of a kernel clock pre-scaler producing UCPD\
      \ peripheral clock (ucpd_clk).\nIt is recommended to use the pre-scaler so as\
      \ to set the ucpd_clk frequency in the range from 6 to 9 MHz."
    bitOffset: 17
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 (bypass)
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '4'
      value: 2
    - name: B_0x3
      description: '8'
      value: 3
    - name: B_0x4
      description: '16'
      value: 4
  - name: RXORDSETEN
    description: "Receiver ordered set enable\nThe bitfield determines the types of\
      \ ordered sets that the receiver must detect. When set/cleared, each bit enables/disables\
      \ a specific function:\n0bxxxxxxxx1: SOP detect enabled\n0bxxxxxxx1x: SOP' detect\
      \ enabled\n0bxxxxxx1xx: SOP'' detect enabled\n0bxxxxx1xxx: Hard Reset detect\
      \ enabled\n0bxxxx1xxxx: Cable Detect reset enabled\n0bxxx1xxxxx: SOP'_Debug\
      \ enabled\n0bxx1xxxxxx: SOP''_Debug enabled\n0bx1xxxxxxx: SOP extension#1 enabled\n\
      0b1xxxxxxxx: SOP extension#2 enabled"
    bitOffset: 20
    bitWidth: 9
    access: read-write
  - name: TXDMAEN
    description: "Transmission DMA mode enable\nWhen set, the bit enables DMA mode\
      \ for transmission."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXDMAEN
    description: "Reception DMA mode enable\nWhen set, the bit enables DMA mode for\
      \ reception."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: UCPDEN
    description: "UCPD peripheral enable\nGeneral enable of the UCPD peripheral.\n\
      Upon disabling, the peripheral instantly quits any ongoing activity and all\
      \ control bits and bitfields default to their reset values. They must be set\
      \ to their desired values each time the peripheral transits from disabled to\
      \ enabled state."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: UCPD_CFGR2
  displayName: UCPD_CFGR2
  description: UCPD configuration register 2
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXFILTDIS
    description: "BMC decoder Rx pre-filter enable\nThe sampling clock is that of\
      \ the receiver (that is, after pre-scaler)."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: RXFILT2N3
    description: "BMC decoder Rx pre-filter sampling method\nNumber of consistent\
      \ consecutive samples before confirming a new value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 3 samples
      value: 0
    - name: B_0x1
      description: 2 samples
      value: 1
  - name: FORCECLK
    description: Force ClkReq clock request
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Do not force clock request
      value: 0
    - name: B_0x1
      description: Force clock request
      value: 1
  - name: WUPEN
    description: "Wakeup from Stop mode enable\nSetting the bit enables the UCPD_ASYNC_INT\
      \ signal."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: UCPD_CFGR3
  displayName: UCPD_CFGR3
  description: UCPD configuration register 3
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TRIM1_NG_CCRPD
    description: SW trim value for RPD resistors on the CC1 line
    bitOffset: 0
    bitWidth: 4
    access: read-write
  - name: TRIM1_NG_CC1A5
    description: SW trim value for RP1A5 resistors on the CC1 line
    bitOffset: 4
    bitWidth: 5
    access: read-write
  - name: TRIM1_NG_CC3A0
    description: SW trim value for RP3A0 resistors on the CC1 line
    bitOffset: 9
    bitWidth: 4
    access: read-write
  - name: TRIM2_NG_CCRPD
    description: SW trim value for RPD resistors on the CC2 line
    bitOffset: 16
    bitWidth: 4
    access: read-write
  - name: TRIM2_NG_CC1A5
    description: SW trim value for RP1A5 resistors on the CC2 line
    bitOffset: 20
    bitWidth: 5
    access: read-write
  - name: TRIM2_NG_CC3A0
    description: SW trim value for RP3A0 resistors on the CC2 line
    bitOffset: 25
    bitWidth: 4
    access: read-write
- name: UCPD_CR
  displayName: UCPD_CR
  description: UCPD control register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXMODE
    description: Type of Tx packet
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmission of Tx packet previously defined in other registers
      value: 0
    - name: B_0x1
      description: Cable Reset sequence
      value: 1
    - name: B_0x2
      description: BIST test sequence (BIST Carrier Mode 2)
      value: 2
  - name: TXSEND
    description: "Command to send a Tx packet\nThe bit is cleared by hardware as soon\
      \ as the packet transmission begins or is discarded."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Start Tx packet transmission
      value: 1
  - name: TXHRST
    description: "Command to send a Tx Hard Reset\nThe bit is cleared by hardware\
      \ as soon as the message transmission begins or is discarded."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Start Tx Hard Reset message
      value: 1
  - name: RXMODE
    description: "Receiver mode\nDetermines the mode of the receiver.\nWhen the bit\
      \ is set, RXORDSET behaves normally, RXDR no longer receives bytes yet the CRC\
      \ checking still proceeds as for a normal message."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal receive mode
      value: 0
    - name: B_0x1
      description: BIST receive mode (BIST test data mode)
      value: 1
  - name: PHYRXEN
    description: "USB Power Delivery receiver enable\nBoth CC1 and CC2 receivers are\
      \ disabled when the bit is cleared. Only the CC receiver selected via the PHYCCSEL\
      \ bit is enabled when the bit is set."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PHYCCSEL
    description: "CC1/CC2 line selector for USB Power Delivery signaling\nThe selection\
      \ depends on the cable orientation as discovered at attach."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Use CC1 IO for Power Delivery communication
      value: 0
    - name: B_0x1
      description: Use CC2 IO for Power Delivery communication
      value: 1
  - name: ANASUBMODE
    description: "Analog PHY sub-mode\nRefer to TYPEC_VSTATE_CCx for the effect of\
      \ this bitfield."
    bitOffset: 7
    bitWidth: 2
    access: read-write
  - name: ANAMODE
    description: "Analog PHY operating mode\nThe bit takes effect upon setting the\
      \ UCPDx_STROBE bit of the SYS_CONFIG register.\nThe use of CC1 and CC2 depends\
      \ on CCENABLE. Refer to ANAMODE, ANASUBMODE and link with TYPEC_VSTATE_CCx for\
      \ the effect of this bitfield in conjunction with ANASUBMODE[1:0]."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Source
      value: 0
    - name: B_0x1
      description: Sink
      value: 1
  - name: CCENABLE
    description: "CC line enable\nThis bitfield enables CC1 and CC2 line analog PHYs\
      \ (pull-ups and pull-downs) according to ANAMODE and ANASUBMODE[1:0] setting.\n\
      A single line PHY can be enabled when, for example, the other line is driven\
      \ by VCONN via an external VCONN switch. Enabling both PHYs is the normal usage\
      \ for sink/source."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable both PHYs
      value: 0
    - name: B_0x1
      description: Enable CC1 PHY
      value: 1
    - name: B_0x2
      description: Enable CC2 PHY
      value: 2
    - name: B_0x3
      description: Enable CC1 and CC2 PHY
      value: 3
  - name: CC1VCONNEN
    description: VCONN switch enable for CC1
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: CC2VCONNEN
    description: VCONN switch enable for CC2
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DBATTEN
    description: "Dead battery function enable\nThe bit takes effect upon setting\
      \ the USBPDstrobe bit of the SYS_CONFIG register.\nDead battery function only\
      \ operates if the external circuit is appropriately configured."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FRSRXEN
    description: "FRS event detection enable\nSetting the bit enables FRS Rx event\
      \ (FRSEVT) detection on the CC line selected through the PHYCCSEL bit. 0: Disable\n\
      Clear the bit when the device is attached to an FRS-incapable source/sink."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: Enable
      value: 1
  - name: FRSTX
    description: "FRS Tx signaling enable.\nSetting the bit enables FRS Tx signaling.\n\
      The bit is cleared by hardware after a delay respecting the USB Power Delivery\
      \ specification Revision 3.0."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RDCH
    description: Rdch condition drive
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Rdch condition drive
      value: 1
  - name: CC1TCDIS
    description: "CC1 Type-C detector disable\nThe bit disables the Type-C detector\
      \ on the CC1 line.\nWhen enabled, the Type-C detector for CC1 is configured\
      \ through ANAMODE and ANASUBMODE[1:0]."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: CC2TCDIS
    description: "CC2 Type-C detector disable\nThe bit disables the Type-C detector\
      \ on the CC2 line.\nWhen enabled, the Type-C detector for CC2 is configured\
      \ through ANAMODE and ANASUBMODE[1:0]."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
- name: UCPD_IMR
  displayName: UCPD_IMR
  description: UCPD interrupt mask register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXISIE
    description: TXIS interrupt enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TXMSGDISCIE
    description: TXMSGDISC interrupt enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TXMSGSENTIE
    description: TXMSGSENT interrupt enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TXMSGABTIE
    description: TXMSGABT interrupt enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: HRSTDISCIE
    description: HRSTDISC interrupt enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: HRSTSENTIE
    description: HRSTSENT interrupt enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TXUNDIE
    description: TXUND interrupt enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXNEIE
    description: RXNE interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXORDDETIE
    description: RXORDDET interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXHRSTDETIE
    description: RXHRSTDET interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXOVRIE
    description: RXOVR interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RXMSGENDIE
    description: RXMSGEND interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TYPECEVT1IE
    description: TYPECEVT1 interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: TYPECEVT2IE
    description: TYPECEVT2 interrupt enable
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FRSEVTIE
    description: FRSEVT interrupt enable
    bitOffset: 20
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: UCPD_SR
  displayName: UCPD_SR
  description: UCPD status register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXIS
    description: "Transmit interrupt status\nThe flag indicates that the UCPD_TXDR\
      \ register is empty and new data write is required (as the amount of data sent\
      \ has not reached the payload size defined in the TXPAYSZ bitfield). The flag\
      \ is cleared with the data write into the UCPD_TXDR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: New Tx data write not required
      value: 0
    - name: B_0x1
      description: New Tx data write required
      value: 1
  - name: TXMSGDISC
    description: "Message transmission discarded\nThe flag indicates that a message\
      \ transmission was dropped. The flag is cleared by setting the TXMSGDISCCF bit.\n\
      Transmission of a message can be dropped if there is a concurrent receive in\
      \ progress or at excessive noise on the line. After a Tx message is discarded,\
      \ the flag is only raised when the CC line becomes idle."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Tx message discarded
      value: 0
    - name: B_0x1
      description: Tx message discarded
      value: 1
  - name: TXMSGSENT
    description: "Message transmission completed\nThe flag indicates the completion\
      \ of packet transmission. It is cleared by setting the TXMSGSENTCF bit.\nIn\
      \ the event of a message transmission interrupted by a Hard Reset, the flag\
      \ is not raised."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Tx message completed
      value: 0
    - name: B_0x1
      description: Tx message completed
      value: 1
  - name: TXMSGABT
    description: "Transmit message abort\nThe flag indicates that a Tx message is\
      \ aborted due to a subsequent Hard Reset message send request taking priority\
      \ during transmit. It is cleared by setting the TXMSGABTCF bit."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No transmit message abort
      value: 0
    - name: B_0x1
      description: Transmit message abort
      value: 1
  - name: HRSTDISC
    description: "Hard Reset discarded\nThe flag indicates that the Hard Reset message\
      \ is discarded. The flag is cleared by setting the HRSTDISCCF bit."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Hard Reset discarded
      value: 0
    - name: B_0x1
      description: Hard Reset discarded
      value: 1
  - name: HRSTSENT
    description: "Hard Reset message sent\nThe flag indicates that the Hard Reset\
      \ message is sent. The flag is cleared by setting the HRSTSENTCF bit."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Hard Reset message sent
      value: 0
    - name: B_0x1
      description: Hard Reset message sent
      value: 1
  - name: TXUND
    description: "Tx data underrun detection\nThe flag indicates that the Tx data\
      \ register (UCPD_TXDR) was not written in time for a transmit message to execute\
      \ normally. It is cleared by setting the TXUNDCF bit."
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Tx data underrun detected
      value: 0
    - name: B_0x1
      description: Tx data underrun detected
      value: 1
  - name: RXNE
    description: "Receive data register not empty detection\nThe flag indicates that\
      \ the UCPD_RXDR register is not empty. It is automatically cleared upon reading\
      \ UCPD_RXDR."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Rx data register empty
      value: 0
    - name: B_0x1
      description: Rx data register not empty
      value: 1
  - name: RXORDDET
    description: "Rx ordered set (4 K-codes) detection\nThe flag indicates the detection\
      \ of an ordered set. The relevant information is stored in the RXORDSET[2:0]\
      \ bitfield of the UCPD_RX_ORDSET register. It is cleared by setting the RXORDDETCF\
      \ bit."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No ordered set detected
      value: 0
    - name: B_0x1
      description: A new ordered set detected
      value: 1
  - name: RXHRSTDET
    description: "Rx Hard Reset receipt detection\nThe flag indicates the receipt\
      \ of valid Hard Reset message. It is cleared by setting the RXHRSTDETCF bit."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Hard Reset not received
      value: 0
    - name: B_0x1
      description: Hard Reset received
      value: 1
  - name: RXOVR
    description: "Rx data overflow detection\nThe flag indicates Rx data buffer overflow.\
      \ It is cleared by setting the RXOVRCF bit.\nThe buffer overflow can occur if\
      \ the received data are not read fast enough."
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No overflow
      value: 0
    - name: B_0x1
      description: Overflow
      value: 1
  - name: RXMSGEND
    description: "Rx message received\nThe flag indicates whether a message (except\
      \ Hard Reset message) has been received, regardless the CRC value. The flag\
      \ is cleared by setting the RXMSGENDCF bit.\nThe RXERR flag set when the RXMSGEND\
      \ flag goes high indicates errors in the last-received message."
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No new Rx message received
      value: 0
    - name: B_0x1
      description: A new Rx message received
      value: 1
  - name: RXERR
    description: "Receive message error\nThe flag indicates errors of the last Rx\
      \ message declared (via RXMSGEND), such as incorrect CRC or truncated message\
      \ (a line becoming static before EOP is met). It is asserted whenever the RXMSGEND\
      \ flag is set."
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No error detected
      value: 0
    - name: B_0x1
      description: Error(s) detected
      value: 1
  - name: TYPECEVT1
    description: "Type-C voltage level event on CC1 line\nThe flag indicates a change\
      \ of the TYPEC_VSTATE_CC1[1:0] bitfield value, which corresponds to a new Type-C\
      \ event. It is cleared by setting the TYPECEVT2CF bit."
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No new event
      value: 0
    - name: B_0x1
      description: A new Type-C event
      value: 1
  - name: TYPECEVT2
    description: "Type-C voltage level event on CC2 line\nThe flag indicates a change\
      \ of the TYPEC_VSTATE_CC2[1:0] bitfield value, which corresponds to a new Type-C\
      \ event. It is cleared by setting the TYPECEVT2CF bit."
    bitOffset: 15
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No new event
      value: 0
    - name: B_0x1
      description: A new Type-C event
      value: 1
  - name: TYPEC_VSTATE_CC1
    description: "The status bitfield indicates the voltage level on the CC1 line\
      \ in its steady state.\nThe voltage variation on the CC1 line during USB PD\
      \ messages due to the BMC PHY modulation does not impact the bitfield value."
    bitOffset: 16
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Lowest
      value: 0
    - name: B_0x1
      description: Low
      value: 1
    - name: B_0x2
      description: High
      value: 2
    - name: B_0x3
      description: Highest
      value: 3
  - name: TYPEC_VSTATE_CC2
    description: "CC2 line voltage level\nThe status bitfield indicates the voltage\
      \ level on the CC2 line in its steady state.\nThe voltage variation on the CC2\
      \ line during USB PD messages due to the BMC PHY modulation does not impact\
      \ the bitfield value."
    bitOffset: 18
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Lowest
      value: 0
    - name: B_0x1
      description: Low
      value: 1
    - name: B_0x2
      description: High
      value: 2
    - name: B_0x3
      description: Highest
      value: 3
  - name: FRSEVT
    description: "FRS detection event\nThe flag is cleared by setting the FRSEVTCF\
      \ bit."
    bitOffset: 20
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No new event
      value: 0
    - name: B_0x1
      description: New FRS receive event occurred
      value: 1
- name: UCPD_ICR
  displayName: UCPD_ICR
  description: UCPD interrupt clear register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXMSGDISCCF
    description: "Tx message discard flag (TXMSGDISC) clear\nSetting the bit clears\
      \ the TXMSGDISC flag in the UCPD_SR register."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: TXMSGSENTCF
    description: "Tx message send flag (TXMSGSENT) clear\nSetting the bit clears the\
      \ TXMSGSENT flag in the UCPD_SR register."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: TXMSGABTCF
    description: "Tx message abort flag (TXMSGABT) clear\nSetting the bit clears the\
      \ TXMSGABT flag in the UCPD_SR register."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: HRSTDISCCF
    description: "Hard reset discard flag (HRSTDISC) clear\nSetting the bit clears\
      \ the HRSTDISC flag in the UCPD_SR register."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: HRSTSENTCF
    description: "Hard reset send flag (HRSTSENT) clear\nSetting the bit clears the\
      \ HRSTSENT flag in the UCPD_SR register."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: TXUNDCF
    description: "Tx underflow flag (TXUND) clear\nSetting the bit clears the TXUND\
      \ flag in the UCPD_SR register."
    bitOffset: 6
    bitWidth: 1
    access: write-only
  - name: RXORDDETCF
    description: "Rx ordered set detect flag (RXORDDET) clear\nSetting the bit clears\
      \ the RXORDDET flag in the UCPD_SR register."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: RXHRSTDETCF
    description: "Rx Hard Reset detect flag (RXHRSTDET) clear\nSetting the bit clears\
      \ the RXHRSTDET flag in the UCPD_SR register."
    bitOffset: 10
    bitWidth: 1
    access: write-only
  - name: RXOVRCF
    description: "Rx overflow flag (RXOVR) clear\nSetting the bit clears the RXOVR\
      \ flag in the UCPD_SR register."
    bitOffset: 11
    bitWidth: 1
    access: write-only
  - name: RXMSGENDCF
    description: "Rx message received flag (RXMSGEND) clear\nSetting the bit clears\
      \ the RXMSGEND flag in the UCPD_SR register."
    bitOffset: 12
    bitWidth: 1
    access: write-only
  - name: TYPECEVT1CF
    description: "Type-C CC1 event flag (TYPECEVT1) clear\nSetting the bit clears\
      \ the TYPECEVT1 flag in the UCPD_SR register"
    bitOffset: 14
    bitWidth: 1
    access: write-only
  - name: TYPECEVT2CF
    description: "Type-C CC2 line event flag (TYPECEVT2) clear\nSetting the bit clears\
      \ the TYPECEVT2 flag in the UCPD_SR register"
    bitOffset: 15
    bitWidth: 1
    access: write-only
  - name: FRSEVTCF
    description: "FRS event flag (FRSEVT) clear\nSetting the bit clears the FRSEVT\
      \ flag in the UCPD_SR register."
    bitOffset: 20
    bitWidth: 1
    access: write-only
- name: UCPD_TX_ORDSETR
  displayName: UCPD_TX_ORDSETR
  description: UCPD Tx ordered set type register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXORDSET
    description: "Ordered set to transmit\nThe bitfield determines a full 20-bit sequence\
      \ to transmit, consisting of four K-codes, each of five bits, defining the packet\
      \ to transmit. The bit 0 (bit 0 of K-code1) is the first, the bit 19 (bit 4\
      \ of code4) the last."
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: UCPD_TX_PAYSZR
  displayName: UCPD_TX_PAYSZR
  description: UCPD Tx payload size register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXPAYSZ
    description: "Payload size yet to transmit\nThe bitfield is modified by software\
      \ and by hardware. It contains the number of bytes of a payload (including header\
      \ but excluding CRC) yet to transmit: each time a data byte is written into\
      \ the UCPD_TXDR register, the bitfield value decrements and the TXIS bit is\
      \ set, except when the bitfield value reaches zero. The enumerated values are\
      \ standard payload sizes before the start of transmission."
    bitOffset: 0
    bitWidth: 10
    access: read-write
    enumeratedValues:
    - name: B_0x2
      description: 2 bytes - the size of Control message from the protocol layer
      value: 2
    - name: B_0x6
      description: 6 bytes - the shortest Data message allowed from the protocol layer)
      value: 6
    - name: B_0x1E
      description: 30 bytes - the longest non-extended Data message allowed from the
        protocol layer
      value: 30
    - name: B_0x106
      description: 262 bytes - the longest possible extended message
      value: 262
    - name: B_0x3FF
      description: 1024 bytes - the longest possible payload (for future expansion)
      value: 1023
- name: UCPD_TXDR
  displayName: UCPD_TXDR
  description: UCPD Tx data register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXDATA
    description: Data byte to transmit
    bitOffset: 0
    bitWidth: 8
    access: read-write
- name: UCPD_RX_ORDSETR
  displayName: UCPD_RX_ORDSETR
  description: UCPD Rx ordered set register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXORDSET
    description: Rx ordered set code detected
    bitOffset: 0
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SOP code detected in receiver
      value: 0
    - name: B_0x1
      description: SOP' code detected in receiver
      value: 1
    - name: B_0x2
      description: SOP'' code detected in receiver
      value: 2
    - name: B_0x3
      description: SOP'_Debug detected in receiver
      value: 3
    - name: B_0x4
      description: SOP''_Debug detected in receiver
      value: 4
    - name: B_0x5
      description: Cable Reset detected in receiver
      value: 5
    - name: B_0x6
      description: SOP extension#1 detected in receiver
      value: 6
    - name: B_0x7
      description: SOP extension#2 detected in receiver
      value: 7
  - name: RXSOP3OF4
    description: The bit indicates the number of correct. For debug purposes only.
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: 4 correct codes out of 4
      value: 0
    - name: B_0x1
      description: 3 correct codes out of 4
      value: 1
  - name: RXSOPKINVALID
    description: "The bitfield is for debug purposes only.\nOthers: Invalid"
    bitOffset: 4
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No code corrupted
      value: 0
    - name: B_0x1
      description: First code corrupted
      value: 1
    - name: B_0x2
      description: Second code corrupted
      value: 2
    - name: B_0x3
      description: Third code corrupted
      value: 3
    - name: B_0x4
      description: Fourth code corrupted
      value: 4
- name: UCPD_RX_PAYSZR
  displayName: UCPD_RX_PAYSZR
  description: UCPD Rx payload size register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXPAYSZ
    description: "Rx payload size received\nThis bitfield contains the number of bytes\
      \ of a payload (including header but excluding CRC) received: each time a new\
      \ data byte is received in the UCPD_RXDR register, the bitfield value increments\
      \ and the RXMSGEND flag is set (and an interrupt generated if enabled).\nThe\
      \ bitfield may return a spurious value when a byte reception is ongoing (the\
      \ RXMSGEND flag is low)."
    bitOffset: 0
    bitWidth: 10
    access: read-only
    enumeratedValues:
    - name: B_0x2
      description: 2 bytes - the size of Control message from the protocol layer
      value: 2
    - name: B_0x6
      description: 6 bytes - the shortest Data message allowed from the protocol layer)
      value: 6
    - name: B_0x1E
      description: 30 bytes - the longest non-extended Data message allowed from the
        protocol layer
      value: 30
    - name: B_0x106
      description: 262 bytes - the longest possible extended message
      value: 262
    - name: B_0x3FF
      description: 1024 bytes - the longest possible payload (for future expansion)
      value: 1023
- name: UCPD_RXDR
  displayName: UCPD_RXDR
  description: UCPD receive data register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXDATA
    description: Data byte received
    bitOffset: 0
    bitWidth: 8
    access: read-only
- name: UCPD_RX_ORDEXTR1
  displayName: UCPD_RX_ORDEXTR1
  description: UCPD Rx ordered set extension register 1
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXSOPX1
    description: Ordered set 1 received
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: UCPD_RX_ORDEXTR2
  displayName: UCPD_RX_ORDEXTR2
  description: UCPD Rx ordered set extension register 2
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RXSOPX2
    description: Ordered set 2 received
    bitOffset: 0
    bitWidth: 20
    access: read-write
interrupts:
- name: UCPD1_UCPD2_USB
  description: UCPD and USB global interrupt
  value: 8
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
