<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lsu_rpt_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lsu_rpt_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lsu_rpt_ent')">kv_lsu_rpt_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.88</td>
<td class="s3 cl rt"><a href="mod1766.html#Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#Toggle" > 45.04</a></td>
<td class="s0 cl rt"><a href="mod1766.html#FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1766.html#inst_tag_93645"  onclick="showContent('inst_tag_93645')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></td>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93645_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93645_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93645_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93645_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93645_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1766.html#inst_tag_93646"  onclick="showContent('inst_tag_93646')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></td>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93646_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93646_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93646_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93646_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93646_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1766.html#inst_tag_93647"  onclick="showContent('inst_tag_93647')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></td>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93647_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93647_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93647_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93647_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93647_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1766.html#inst_tag_93644"  onclick="showContent('inst_tag_93644')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></td>
<td class="s3 cl rt"> 33.88</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93644_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93644_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93644_Toggle" > 45.04</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93644_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93644_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_93645'>
<hr>
<a name="inst_tag_93645"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93645_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93645_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93645_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93645_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93645_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 41.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.35</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 37.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod2588.html#inst_tag_192084" >gen_rpt.u_lsu_rpt</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93646'>
<hr>
<a name="inst_tag_93646"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93646_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93646_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93646_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93646_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93646_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 41.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.35</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 37.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod2588.html#inst_tag_192084" >gen_rpt.u_lsu_rpt</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93647'>
<hr>
<a name="inst_tag_93647"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93647_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93647_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93647_Toggle" > 44.27</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93647_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93647_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.73</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 41.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.35</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 37.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod2588.html#inst_tag_192084" >gen_rpt.u_lsu_rpt</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_93644'>
<hr>
<a name="inst_tag_93644"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.88</td>
<td class="s3 cl rt"><a href="mod1766.html#inst_tag_93644_Line" > 33.33</a></td>
<td class="s5 cl rt"><a href="mod1766.html#inst_tag_93644_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93644_Toggle" > 45.04</a></td>
<td class="s0 cl rt"><a href="mod1766.html#inst_tag_93644_FSM" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod1766.html#inst_tag_93644_Branch" > 41.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.88</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 45.04</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 41.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.35</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 37.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod2588.html#inst_tag_192084" >gen_rpt.u_lsu_rpt</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lsu_rpt_ent'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1766.html" >kv_lsu_rpt_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>66</td><td>22</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>27609</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27617</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27623</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27638</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>27644</td><td>36</td><td>4</td><td>11.11</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27723</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27729</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27744</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
27599                   always @(posedge core_clk or negedge core_reset_n) begin
27600      1/1              if (!core_reset_n) begin
27601      1/1                  s0 &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
27602                       end
27603      1/1              else if (s2) begin
27604      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
27605                       end
                        MISSING_ELSE
27606                   end
27607                   
27608                   always @(posedge core_clk) begin
27609      1/1              if (s15) begin
27610      <font color = "red">0/1     ==>          s16 &lt;= cmt_pc;</font>
27611      <font color = "red">0/1     ==>          s17 &lt;= s9;</font>
27612      <font color = "red">0/1     ==>          s18 &lt;= s12;</font>
27613                       end
                        MISSING_ELSE
27614                   end
27615                   
27616                   always @(posedge core_clk) begin
27617      1/1              if (s22) begin
27618      <font color = "red">0/1     ==>          s21 &lt;= cmt_va;</font>
27619                       end
                        MISSING_ELSE
27620                   end
27621                   
27622                   always @(posedge core_clk) begin
27623      1/1              if (s25) begin
27624      <font color = "red">0/1     ==>          s23 &lt;= s24;</font>
27625                       end
                        MISSING_ELSE
27626                   end
27627                   
27628                   always @(posedge core_clk or negedge core_reset_n) begin
27629      1/1              if (!core_reset_n) begin
27630      1/1                  s48 &lt;= 1'b0;
27631                       end
27632      1/1              else if (s49) begin
27633      <font color = "red">0/1     ==>          s48 &lt;= s50;</font>
27634                       end
                        MISSING_ELSE
27635                   end
27636                   
27637                   always @(posedge core_clk) begin
27638      1/1              if (s51) begin
27639      <font color = "red">0/1     ==>          s53 &lt;= s14;</font>
27640                       end
                        MISSING_ELSE
27641                   end
27642                   
27643                   always @* begin
27644      1/1              s1 = {FSM_BITS{1'b0}};
27645      1/1              case (1'b1)
27646                           s0[INVALID]: begin
27647      1/1                      s1[INIT] = 1'b1;
27648      1/1                      s2 = cmt_valid &amp; cmt_init &amp; prefetch_en;
27649                           end
27650                           s0[INIT]: begin
27651      <font color = "red">0/1     ==>              if (s55) begin</font>
27652      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27653      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27654                               end
27655      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27656      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27657      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27658                               end
27659                               else begin
27660      <font color = "red">0/1     ==>                  s1[TRANSIENT] = 1'b1;</font>
27661      <font color = "red">0/1     ==>                  s2 = s26;</font>
27662                               end
27663                           end
27664                           s0[TRANSIENT]: begin
27665      <font color = "red">0/1     ==>              if (s55) begin</font>
27666      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27667      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27668                               end
27669      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27670      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27671      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27672                               end
27673      <font color = "red">0/1     ==>              else if (s28) begin</font>
27674      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27675      <font color = "red">0/1     ==>                  s2 = s26;</font>
27676                               end
27677                               else begin
27678      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27679      <font color = "red">0/1     ==>                  s2 = s26;</font>
27680                               end
27681                           end
27682                           s0[STEADY]: begin
27683      <font color = "red">0/1     ==>              if (s55) begin</font>
27684      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27685      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27686                               end
27687      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27688      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27689      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27690                               end
27691      <font color = "red">0/1     ==>              else if (s28) begin</font>
27692      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27693      <font color = "red">0/1     ==>                  s2 = s26;</font>
27694                               end
27695                               else begin
27696      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27697      <font color = "red">0/1     ==>                  s2 = s26;</font>
27698                               end
27699                           end
27700                           default: begin
27701      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
27702      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
27703                           end
27704                       endcase
27705                   end
27706                   
27707                   assign s15 = (cmt_valid &amp; cmt_init);
27708                   assign s19 = (s16 == cmt_pc);
27709                   assign cmp_hit = s7 &amp; s19;
27710                   assign s26 = s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10;
27711                   assign s22 = (cmt_valid &amp; cmt_init) | (s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10);
27712                   assign s25 = (s4 &amp; cmt_valid &amp; s19 &amp; ~s39) | (s5 &amp; cmt_valid &amp; s19 &amp; ~s39);
27713                   assign s24 = cmt_va - s21;
27714                   assign s20 = (s17 == s9) &amp; (s18 == s12);
27715                   assign s27 = s21 + s23;
27716                   assign s28 = (s27 == cmt_va) &amp; s20;
27717                   assign s55 = ~prefetch_en | (prf_resp_valid &amp; prf_resp_status) | (cmt_valid &amp; s19 &amp; s11) | (cmt_valid &amp; s19 &amp; ~s20) | (s48 &amp; nbload_resp_valid &amp; nbload_resp_status &amp; s54);
27718                   assign s49 = s51 | s52;
27719                   assign s51 = cmt_valid &amp; s13 &amp; s8 &amp; ~s10;
27720                   assign s52 = nbload_resp_valid &amp; s54;
27721                   assign s50 = s51 | (s48 &amp; ~s52);
27722                   always @(posedge core_clk) begin
27723      1/1              if (s29) begin
27724      <font color = "red">0/1     ==>          s30 &lt;= s31;</font>
27725                       end
                        MISSING_ELSE
27726                   end
27727                   
27728                   always @(posedge core_clk) begin
27729      1/1              if (s35) begin
27730      <font color = "red">0/1     ==>          s32 &lt;= s33;</font>
27731                       end
                        MISSING_ELSE
27732                   end
27733                   
27734                   always @(posedge core_clk or negedge core_reset_n) begin
27735      1/1              if (!core_reset_n) begin
27736      1/1                  prf_inflight &lt;= 1'b0;
27737                       end
27738      1/1              else if (s44) begin
27739      <font color = "red">0/1     ==>          prf_inflight &lt;= s43;</font>
27740                       end
                        MISSING_ELSE
27741                   end
27742                   
27743                   always @(posedge core_clk or negedge core_reset_n) begin
27744      1/1              if (!core_reset_n) begin
27745      1/1                  s45 &lt;= 1'b0;
27746                       end
27747      1/1              else if (s47) begin
27748      <font color = "red">0/1     ==>          s45 &lt;= s46;</font>
27749                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1766.html" >kv_lsu_rpt_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27758
 EXPRESSION (s36 ? 2'b0 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1766.html" >kv_lsu_rpt_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">118</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">60</td>
<td class="rt">45.80 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">58</td>
<td class="rt">44.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">118</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">60</td>
<td class="rt">45.80 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">58</td>
<td class="rt">44.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_pc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_vm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_inflight</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_ack_replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1766.html" >kv_lsu_rpt_ent</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">27652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT->INVALID</td>
<td class="rt">27652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT->TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INIT</td>
<td class="rt">27688</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INVALID</td>
<td class="rt">27684</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INIT</td>
<td class="rt">27670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INVALID</td>
<td class="rt">27666</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1766.html" >kv_lsu_rpt_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">16</td>
<td class="rt">41.03 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27758</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27609</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27638</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">27645</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27758      assign s33 = s36 ? 2'd0 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27600          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27601              s0 <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
27602          end
27603          else if (s2) begin
                    <font color = "red">-2-</font>  
27604              s0 <= s1;
           <font color = "red">        ==></font>
27605          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27609          if (s15) begin
               <font color = "red">-1-</font>  
27610              s16 <= cmt_pc;
           <font color = "red">        ==></font>
27611              s17 <= s9;
27612              s18 <= s12;
27613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27617          if (s22) begin
               <font color = "red">-1-</font>  
27618              s21 <= cmt_va;
           <font color = "red">        ==></font>
27619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27623          if (s25) begin
               <font color = "red">-1-</font>  
27624              s23 <= s24;
           <font color = "red">        ==></font>
27625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27630              s48 <= 1'b0;
           <font color = "green">        ==></font>
27631          end
27632          else if (s49) begin
                    <font color = "red">-2-</font>  
27633              s48 <= s50;
           <font color = "red">        ==></font>
27634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27638          if (s51) begin
               <font color = "red">-1-</font>  
27639              s53 <= s14;
           <font color = "red">        ==></font>
27640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27645          case (1'b1)
               <font color = "red">-1-</font>  
27646              s0[INVALID]: begin
27647                  s1[INIT] = 1'b1;
           <font color = "green">            ==></font>
27648                  s2 = cmt_valid & cmt_init & prefetch_en;
27649              end
27650              s0[INIT]: begin
27651                  if (s55) begin
                       <font color = "red">-2-</font>  
27652                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27653                      s2 = 1'b1;
27654                  end
27655                  else if (cmt_init) begin
                            <font color = "red">-3-</font>  
27656                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27657                      s2 = cmt_valid;
27658                  end
27659                  else begin
27660                      s1[TRANSIENT] = 1'b1;
           <font color = "red">                ==></font>
27661                      s2 = s26;
27662                  end
27663              end
27664              s0[TRANSIENT]: begin
27665                  if (s55) begin
                       <font color = "red">-4-</font>  
27666                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27667                      s2 = 1'b1;
27668                  end
27669                  else if (cmt_init) begin
                            <font color = "red">-5-</font>  
27670                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27671                      s2 = cmt_valid;
27672                  end
27673                  else if (s28) begin
                            <font color = "red">-6-</font>  
27674                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27675                      s2 = s26;
27676                  end
27677                  else begin
27678                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27679                      s2 = s26;
27680                  end
27681              end
27682              s0[STEADY]: begin
27683                  if (s55) begin
                       <font color = "red">-7-</font>  
27684                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27685                      s2 = 1'b1;
27686                  end
27687                  else if (cmt_init) begin
                            <font color = "red">-8-</font>  
27688                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27689                      s2 = cmt_valid;
27690                  end
27691                  else if (s28) begin
                            <font color = "red">-9-</font>  
27692                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27693                      s2 = s26;
27694                  end
27695                  else begin
27696                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27697                      s2 = s26;
27698                  end
27699              end
27700              default: begin
27701                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27723          if (s29) begin
               <font color = "red">-1-</font>  
27724              s30 <= s31;
           <font color = "red">        ==></font>
27725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27729          if (s35) begin
               <font color = "red">-1-</font>  
27730              s32 <= s33;
           <font color = "red">        ==></font>
27731          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27735          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27736              prf_inflight <= 1'b0;
           <font color = "green">        ==></font>
27737          end
27738          else if (s44) begin
                    <font color = "red">-2-</font>  
27739              prf_inflight <= s43;
           <font color = "red">        ==></font>
27740          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27744          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27745              s45 <= 1'b0;
           <font color = "green">        ==></font>
27746          end
27747          else if (s47) begin
                    <font color = "red">-2-</font>  
27748              s45 <= s46;
           <font color = "red">        ==></font>
27749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93645'>
<a name="inst_tag_93645_Line"></a>
<b>Line Coverage for Instance : <a href="mod1766.html#inst_tag_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>66</td><td>22</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>27609</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27617</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27623</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27638</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>27644</td><td>36</td><td>4</td><td>11.11</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27723</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27729</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27744</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
27599                   always @(posedge core_clk or negedge core_reset_n) begin
27600      1/1              if (!core_reset_n) begin
27601      1/1                  s0 &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
27602                       end
27603      1/1              else if (s2) begin
27604      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
27605                       end
                        MISSING_ELSE
27606                   end
27607                   
27608                   always @(posedge core_clk) begin
27609      1/1              if (s15) begin
27610      <font color = "red">0/1     ==>          s16 &lt;= cmt_pc;</font>
27611      <font color = "red">0/1     ==>          s17 &lt;= s9;</font>
27612      <font color = "red">0/1     ==>          s18 &lt;= s12;</font>
27613                       end
                        MISSING_ELSE
27614                   end
27615                   
27616                   always @(posedge core_clk) begin
27617      1/1              if (s22) begin
27618      <font color = "red">0/1     ==>          s21 &lt;= cmt_va;</font>
27619                       end
                        MISSING_ELSE
27620                   end
27621                   
27622                   always @(posedge core_clk) begin
27623      1/1              if (s25) begin
27624      <font color = "red">0/1     ==>          s23 &lt;= s24;</font>
27625                       end
                        MISSING_ELSE
27626                   end
27627                   
27628                   always @(posedge core_clk or negedge core_reset_n) begin
27629      1/1              if (!core_reset_n) begin
27630      1/1                  s48 &lt;= 1'b0;
27631                       end
27632      1/1              else if (s49) begin
27633      <font color = "red">0/1     ==>          s48 &lt;= s50;</font>
27634                       end
                        MISSING_ELSE
27635                   end
27636                   
27637                   always @(posedge core_clk) begin
27638      1/1              if (s51) begin
27639      <font color = "red">0/1     ==>          s53 &lt;= s14;</font>
27640                       end
                        MISSING_ELSE
27641                   end
27642                   
27643                   always @* begin
27644      1/1              s1 = {FSM_BITS{1'b0}};
27645      1/1              case (1'b1)
27646                           s0[INVALID]: begin
27647      1/1                      s1[INIT] = 1'b1;
27648      1/1                      s2 = cmt_valid &amp; cmt_init &amp; prefetch_en;
27649                           end
27650                           s0[INIT]: begin
27651      <font color = "red">0/1     ==>              if (s55) begin</font>
27652      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27653      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27654                               end
27655      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27656      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27657      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27658                               end
27659                               else begin
27660      <font color = "red">0/1     ==>                  s1[TRANSIENT] = 1'b1;</font>
27661      <font color = "red">0/1     ==>                  s2 = s26;</font>
27662                               end
27663                           end
27664                           s0[TRANSIENT]: begin
27665      <font color = "red">0/1     ==>              if (s55) begin</font>
27666      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27667      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27668                               end
27669      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27670      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27671      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27672                               end
27673      <font color = "red">0/1     ==>              else if (s28) begin</font>
27674      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27675      <font color = "red">0/1     ==>                  s2 = s26;</font>
27676                               end
27677                               else begin
27678      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27679      <font color = "red">0/1     ==>                  s2 = s26;</font>
27680                               end
27681                           end
27682                           s0[STEADY]: begin
27683      <font color = "red">0/1     ==>              if (s55) begin</font>
27684      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27685      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27686                               end
27687      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27688      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27689      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27690                               end
27691      <font color = "red">0/1     ==>              else if (s28) begin</font>
27692      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27693      <font color = "red">0/1     ==>                  s2 = s26;</font>
27694                               end
27695                               else begin
27696      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27697      <font color = "red">0/1     ==>                  s2 = s26;</font>
27698                               end
27699                           end
27700                           default: begin
27701      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
27702      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
27703                           end
27704                       endcase
27705                   end
27706                   
27707                   assign s15 = (cmt_valid &amp; cmt_init);
27708                   assign s19 = (s16 == cmt_pc);
27709                   assign cmp_hit = s7 &amp; s19;
27710                   assign s26 = s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10;
27711                   assign s22 = (cmt_valid &amp; cmt_init) | (s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10);
27712                   assign s25 = (s4 &amp; cmt_valid &amp; s19 &amp; ~s39) | (s5 &amp; cmt_valid &amp; s19 &amp; ~s39);
27713                   assign s24 = cmt_va - s21;
27714                   assign s20 = (s17 == s9) &amp; (s18 == s12);
27715                   assign s27 = s21 + s23;
27716                   assign s28 = (s27 == cmt_va) &amp; s20;
27717                   assign s55 = ~prefetch_en | (prf_resp_valid &amp; prf_resp_status) | (cmt_valid &amp; s19 &amp; s11) | (cmt_valid &amp; s19 &amp; ~s20) | (s48 &amp; nbload_resp_valid &amp; nbload_resp_status &amp; s54);
27718                   assign s49 = s51 | s52;
27719                   assign s51 = cmt_valid &amp; s13 &amp; s8 &amp; ~s10;
27720                   assign s52 = nbload_resp_valid &amp; s54;
27721                   assign s50 = s51 | (s48 &amp; ~s52);
27722                   always @(posedge core_clk) begin
27723      1/1              if (s29) begin
27724      <font color = "red">0/1     ==>          s30 &lt;= s31;</font>
27725                       end
                        MISSING_ELSE
27726                   end
27727                   
27728                   always @(posedge core_clk) begin
27729      1/1              if (s35) begin
27730      <font color = "red">0/1     ==>          s32 &lt;= s33;</font>
27731                       end
                        MISSING_ELSE
27732                   end
27733                   
27734                   always @(posedge core_clk or negedge core_reset_n) begin
27735      1/1              if (!core_reset_n) begin
27736      1/1                  prf_inflight &lt;= 1'b0;
27737                       end
27738      1/1              else if (s44) begin
27739      <font color = "red">0/1     ==>          prf_inflight &lt;= s43;</font>
27740                       end
                        MISSING_ELSE
27741                   end
27742                   
27743                   always @(posedge core_clk or negedge core_reset_n) begin
27744      1/1              if (!core_reset_n) begin
27745      1/1                  s45 &lt;= 1'b0;
27746                       end
27747      1/1              else if (s47) begin
27748      <font color = "red">0/1     ==>          s45 &lt;= s46;</font>
27749                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_93645_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1766.html#inst_tag_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27758
 EXPRESSION (s36 ? 2'b0 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93645_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1766.html#inst_tag_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_pc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_vm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_inflight</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_ack_replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93645_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1766.html#inst_tag_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">27652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT->INVALID</td>
<td class="rt">27652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT->TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INIT</td>
<td class="rt">27688</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INVALID</td>
<td class="rt">27684</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INIT</td>
<td class="rt">27670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INVALID</td>
<td class="rt">27666</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_93645_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1766.html#inst_tag_93645" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">16</td>
<td class="rt">41.03 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27758</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27609</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27638</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">27645</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27758      assign s33 = s36 ? 2'd0 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27600          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27601              s0 <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
27602          end
27603          else if (s2) begin
                    <font color = "red">-2-</font>  
27604              s0 <= s1;
           <font color = "red">        ==></font>
27605          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27609          if (s15) begin
               <font color = "red">-1-</font>  
27610              s16 <= cmt_pc;
           <font color = "red">        ==></font>
27611              s17 <= s9;
27612              s18 <= s12;
27613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27617          if (s22) begin
               <font color = "red">-1-</font>  
27618              s21 <= cmt_va;
           <font color = "red">        ==></font>
27619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27623          if (s25) begin
               <font color = "red">-1-</font>  
27624              s23 <= s24;
           <font color = "red">        ==></font>
27625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27630              s48 <= 1'b0;
           <font color = "green">        ==></font>
27631          end
27632          else if (s49) begin
                    <font color = "red">-2-</font>  
27633              s48 <= s50;
           <font color = "red">        ==></font>
27634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27638          if (s51) begin
               <font color = "red">-1-</font>  
27639              s53 <= s14;
           <font color = "red">        ==></font>
27640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27645          case (1'b1)
               <font color = "red">-1-</font>  
27646              s0[INVALID]: begin
27647                  s1[INIT] = 1'b1;
           <font color = "green">            ==></font>
27648                  s2 = cmt_valid & cmt_init & prefetch_en;
27649              end
27650              s0[INIT]: begin
27651                  if (s55) begin
                       <font color = "red">-2-</font>  
27652                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27653                      s2 = 1'b1;
27654                  end
27655                  else if (cmt_init) begin
                            <font color = "red">-3-</font>  
27656                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27657                      s2 = cmt_valid;
27658                  end
27659                  else begin
27660                      s1[TRANSIENT] = 1'b1;
           <font color = "red">                ==></font>
27661                      s2 = s26;
27662                  end
27663              end
27664              s0[TRANSIENT]: begin
27665                  if (s55) begin
                       <font color = "red">-4-</font>  
27666                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27667                      s2 = 1'b1;
27668                  end
27669                  else if (cmt_init) begin
                            <font color = "red">-5-</font>  
27670                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27671                      s2 = cmt_valid;
27672                  end
27673                  else if (s28) begin
                            <font color = "red">-6-</font>  
27674                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27675                      s2 = s26;
27676                  end
27677                  else begin
27678                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27679                      s2 = s26;
27680                  end
27681              end
27682              s0[STEADY]: begin
27683                  if (s55) begin
                       <font color = "red">-7-</font>  
27684                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27685                      s2 = 1'b1;
27686                  end
27687                  else if (cmt_init) begin
                            <font color = "red">-8-</font>  
27688                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27689                      s2 = cmt_valid;
27690                  end
27691                  else if (s28) begin
                            <font color = "red">-9-</font>  
27692                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27693                      s2 = s26;
27694                  end
27695                  else begin
27696                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27697                      s2 = s26;
27698                  end
27699              end
27700              default: begin
27701                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27723          if (s29) begin
               <font color = "red">-1-</font>  
27724              s30 <= s31;
           <font color = "red">        ==></font>
27725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27729          if (s35) begin
               <font color = "red">-1-</font>  
27730              s32 <= s33;
           <font color = "red">        ==></font>
27731          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27735          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27736              prf_inflight <= 1'b0;
           <font color = "green">        ==></font>
27737          end
27738          else if (s44) begin
                    <font color = "red">-2-</font>  
27739              prf_inflight <= s43;
           <font color = "red">        ==></font>
27740          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27744          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27745              s45 <= 1'b0;
           <font color = "green">        ==></font>
27746          end
27747          else if (s47) begin
                    <font color = "red">-2-</font>  
27748              s45 <= s46;
           <font color = "red">        ==></font>
27749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93646'>
<a name="inst_tag_93646_Line"></a>
<b>Line Coverage for Instance : <a href="mod1766.html#inst_tag_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>66</td><td>22</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>27609</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27617</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27623</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27638</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>27644</td><td>36</td><td>4</td><td>11.11</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27723</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27729</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27744</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
27599                   always @(posedge core_clk or negedge core_reset_n) begin
27600      1/1              if (!core_reset_n) begin
27601      1/1                  s0 &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
27602                       end
27603      1/1              else if (s2) begin
27604      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
27605                       end
                        MISSING_ELSE
27606                   end
27607                   
27608                   always @(posedge core_clk) begin
27609      1/1              if (s15) begin
27610      <font color = "red">0/1     ==>          s16 &lt;= cmt_pc;</font>
27611      <font color = "red">0/1     ==>          s17 &lt;= s9;</font>
27612      <font color = "red">0/1     ==>          s18 &lt;= s12;</font>
27613                       end
                        MISSING_ELSE
27614                   end
27615                   
27616                   always @(posedge core_clk) begin
27617      1/1              if (s22) begin
27618      <font color = "red">0/1     ==>          s21 &lt;= cmt_va;</font>
27619                       end
                        MISSING_ELSE
27620                   end
27621                   
27622                   always @(posedge core_clk) begin
27623      1/1              if (s25) begin
27624      <font color = "red">0/1     ==>          s23 &lt;= s24;</font>
27625                       end
                        MISSING_ELSE
27626                   end
27627                   
27628                   always @(posedge core_clk or negedge core_reset_n) begin
27629      1/1              if (!core_reset_n) begin
27630      1/1                  s48 &lt;= 1'b0;
27631                       end
27632      1/1              else if (s49) begin
27633      <font color = "red">0/1     ==>          s48 &lt;= s50;</font>
27634                       end
                        MISSING_ELSE
27635                   end
27636                   
27637                   always @(posedge core_clk) begin
27638      1/1              if (s51) begin
27639      <font color = "red">0/1     ==>          s53 &lt;= s14;</font>
27640                       end
                        MISSING_ELSE
27641                   end
27642                   
27643                   always @* begin
27644      1/1              s1 = {FSM_BITS{1'b0}};
27645      1/1              case (1'b1)
27646                           s0[INVALID]: begin
27647      1/1                      s1[INIT] = 1'b1;
27648      1/1                      s2 = cmt_valid &amp; cmt_init &amp; prefetch_en;
27649                           end
27650                           s0[INIT]: begin
27651      <font color = "red">0/1     ==>              if (s55) begin</font>
27652      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27653      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27654                               end
27655      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27656      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27657      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27658                               end
27659                               else begin
27660      <font color = "red">0/1     ==>                  s1[TRANSIENT] = 1'b1;</font>
27661      <font color = "red">0/1     ==>                  s2 = s26;</font>
27662                               end
27663                           end
27664                           s0[TRANSIENT]: begin
27665      <font color = "red">0/1     ==>              if (s55) begin</font>
27666      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27667      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27668                               end
27669      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27670      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27671      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27672                               end
27673      <font color = "red">0/1     ==>              else if (s28) begin</font>
27674      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27675      <font color = "red">0/1     ==>                  s2 = s26;</font>
27676                               end
27677                               else begin
27678      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27679      <font color = "red">0/1     ==>                  s2 = s26;</font>
27680                               end
27681                           end
27682                           s0[STEADY]: begin
27683      <font color = "red">0/1     ==>              if (s55) begin</font>
27684      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27685      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27686                               end
27687      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27688      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27689      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27690                               end
27691      <font color = "red">0/1     ==>              else if (s28) begin</font>
27692      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27693      <font color = "red">0/1     ==>                  s2 = s26;</font>
27694                               end
27695                               else begin
27696      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27697      <font color = "red">0/1     ==>                  s2 = s26;</font>
27698                               end
27699                           end
27700                           default: begin
27701      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
27702      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
27703                           end
27704                       endcase
27705                   end
27706                   
27707                   assign s15 = (cmt_valid &amp; cmt_init);
27708                   assign s19 = (s16 == cmt_pc);
27709                   assign cmp_hit = s7 &amp; s19;
27710                   assign s26 = s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10;
27711                   assign s22 = (cmt_valid &amp; cmt_init) | (s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10);
27712                   assign s25 = (s4 &amp; cmt_valid &amp; s19 &amp; ~s39) | (s5 &amp; cmt_valid &amp; s19 &amp; ~s39);
27713                   assign s24 = cmt_va - s21;
27714                   assign s20 = (s17 == s9) &amp; (s18 == s12);
27715                   assign s27 = s21 + s23;
27716                   assign s28 = (s27 == cmt_va) &amp; s20;
27717                   assign s55 = ~prefetch_en | (prf_resp_valid &amp; prf_resp_status) | (cmt_valid &amp; s19 &amp; s11) | (cmt_valid &amp; s19 &amp; ~s20) | (s48 &amp; nbload_resp_valid &amp; nbload_resp_status &amp; s54);
27718                   assign s49 = s51 | s52;
27719                   assign s51 = cmt_valid &amp; s13 &amp; s8 &amp; ~s10;
27720                   assign s52 = nbload_resp_valid &amp; s54;
27721                   assign s50 = s51 | (s48 &amp; ~s52);
27722                   always @(posedge core_clk) begin
27723      1/1              if (s29) begin
27724      <font color = "red">0/1     ==>          s30 &lt;= s31;</font>
27725                       end
                        MISSING_ELSE
27726                   end
27727                   
27728                   always @(posedge core_clk) begin
27729      1/1              if (s35) begin
27730      <font color = "red">0/1     ==>          s32 &lt;= s33;</font>
27731                       end
                        MISSING_ELSE
27732                   end
27733                   
27734                   always @(posedge core_clk or negedge core_reset_n) begin
27735      1/1              if (!core_reset_n) begin
27736      1/1                  prf_inflight &lt;= 1'b0;
27737                       end
27738      1/1              else if (s44) begin
27739      <font color = "red">0/1     ==>          prf_inflight &lt;= s43;</font>
27740                       end
                        MISSING_ELSE
27741                   end
27742                   
27743                   always @(posedge core_clk or negedge core_reset_n) begin
27744      1/1              if (!core_reset_n) begin
27745      1/1                  s45 &lt;= 1'b0;
27746                       end
27747      1/1              else if (s47) begin
27748      <font color = "red">0/1     ==>          s45 &lt;= s46;</font>
27749                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_93646_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1766.html#inst_tag_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27758
 EXPRESSION (s36 ? 2'b0 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93646_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1766.html#inst_tag_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_pc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_vm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_inflight</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_ack_replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93646_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1766.html#inst_tag_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">27652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT->INVALID</td>
<td class="rt">27652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT->TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INIT</td>
<td class="rt">27688</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INVALID</td>
<td class="rt">27684</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INIT</td>
<td class="rt">27670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INVALID</td>
<td class="rt">27666</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_93646_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1766.html#inst_tag_93646" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">16</td>
<td class="rt">41.03 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27758</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27609</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27638</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">27645</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27758      assign s33 = s36 ? 2'd0 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27600          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27601              s0 <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
27602          end
27603          else if (s2) begin
                    <font color = "red">-2-</font>  
27604              s0 <= s1;
           <font color = "red">        ==></font>
27605          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27609          if (s15) begin
               <font color = "red">-1-</font>  
27610              s16 <= cmt_pc;
           <font color = "red">        ==></font>
27611              s17 <= s9;
27612              s18 <= s12;
27613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27617          if (s22) begin
               <font color = "red">-1-</font>  
27618              s21 <= cmt_va;
           <font color = "red">        ==></font>
27619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27623          if (s25) begin
               <font color = "red">-1-</font>  
27624              s23 <= s24;
           <font color = "red">        ==></font>
27625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27630              s48 <= 1'b0;
           <font color = "green">        ==></font>
27631          end
27632          else if (s49) begin
                    <font color = "red">-2-</font>  
27633              s48 <= s50;
           <font color = "red">        ==></font>
27634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27638          if (s51) begin
               <font color = "red">-1-</font>  
27639              s53 <= s14;
           <font color = "red">        ==></font>
27640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27645          case (1'b1)
               <font color = "red">-1-</font>  
27646              s0[INVALID]: begin
27647                  s1[INIT] = 1'b1;
           <font color = "green">            ==></font>
27648                  s2 = cmt_valid & cmt_init & prefetch_en;
27649              end
27650              s0[INIT]: begin
27651                  if (s55) begin
                       <font color = "red">-2-</font>  
27652                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27653                      s2 = 1'b1;
27654                  end
27655                  else if (cmt_init) begin
                            <font color = "red">-3-</font>  
27656                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27657                      s2 = cmt_valid;
27658                  end
27659                  else begin
27660                      s1[TRANSIENT] = 1'b1;
           <font color = "red">                ==></font>
27661                      s2 = s26;
27662                  end
27663              end
27664              s0[TRANSIENT]: begin
27665                  if (s55) begin
                       <font color = "red">-4-</font>  
27666                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27667                      s2 = 1'b1;
27668                  end
27669                  else if (cmt_init) begin
                            <font color = "red">-5-</font>  
27670                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27671                      s2 = cmt_valid;
27672                  end
27673                  else if (s28) begin
                            <font color = "red">-6-</font>  
27674                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27675                      s2 = s26;
27676                  end
27677                  else begin
27678                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27679                      s2 = s26;
27680                  end
27681              end
27682              s0[STEADY]: begin
27683                  if (s55) begin
                       <font color = "red">-7-</font>  
27684                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27685                      s2 = 1'b1;
27686                  end
27687                  else if (cmt_init) begin
                            <font color = "red">-8-</font>  
27688                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27689                      s2 = cmt_valid;
27690                  end
27691                  else if (s28) begin
                            <font color = "red">-9-</font>  
27692                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27693                      s2 = s26;
27694                  end
27695                  else begin
27696                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27697                      s2 = s26;
27698                  end
27699              end
27700              default: begin
27701                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27723          if (s29) begin
               <font color = "red">-1-</font>  
27724              s30 <= s31;
           <font color = "red">        ==></font>
27725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27729          if (s35) begin
               <font color = "red">-1-</font>  
27730              s32 <= s33;
           <font color = "red">        ==></font>
27731          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27735          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27736              prf_inflight <= 1'b0;
           <font color = "green">        ==></font>
27737          end
27738          else if (s44) begin
                    <font color = "red">-2-</font>  
27739              prf_inflight <= s43;
           <font color = "red">        ==></font>
27740          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27744          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27745              s45 <= 1'b0;
           <font color = "green">        ==></font>
27746          end
27747          else if (s47) begin
                    <font color = "red">-2-</font>  
27748              s45 <= s46;
           <font color = "red">        ==></font>
27749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93647'>
<a name="inst_tag_93647_Line"></a>
<b>Line Coverage for Instance : <a href="mod1766.html#inst_tag_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>66</td><td>22</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>27609</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27617</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27623</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27638</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>27644</td><td>36</td><td>4</td><td>11.11</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27723</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27729</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27744</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
27599                   always @(posedge core_clk or negedge core_reset_n) begin
27600      1/1              if (!core_reset_n) begin
27601      1/1                  s0 &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
27602                       end
27603      1/1              else if (s2) begin
27604      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
27605                       end
                        MISSING_ELSE
27606                   end
27607                   
27608                   always @(posedge core_clk) begin
27609      1/1              if (s15) begin
27610      <font color = "red">0/1     ==>          s16 &lt;= cmt_pc;</font>
27611      <font color = "red">0/1     ==>          s17 &lt;= s9;</font>
27612      <font color = "red">0/1     ==>          s18 &lt;= s12;</font>
27613                       end
                        MISSING_ELSE
27614                   end
27615                   
27616                   always @(posedge core_clk) begin
27617      1/1              if (s22) begin
27618      <font color = "red">0/1     ==>          s21 &lt;= cmt_va;</font>
27619                       end
                        MISSING_ELSE
27620                   end
27621                   
27622                   always @(posedge core_clk) begin
27623      1/1              if (s25) begin
27624      <font color = "red">0/1     ==>          s23 &lt;= s24;</font>
27625                       end
                        MISSING_ELSE
27626                   end
27627                   
27628                   always @(posedge core_clk or negedge core_reset_n) begin
27629      1/1              if (!core_reset_n) begin
27630      1/1                  s48 &lt;= 1'b0;
27631                       end
27632      1/1              else if (s49) begin
27633      <font color = "red">0/1     ==>          s48 &lt;= s50;</font>
27634                       end
                        MISSING_ELSE
27635                   end
27636                   
27637                   always @(posedge core_clk) begin
27638      1/1              if (s51) begin
27639      <font color = "red">0/1     ==>          s53 &lt;= s14;</font>
27640                       end
                        MISSING_ELSE
27641                   end
27642                   
27643                   always @* begin
27644      1/1              s1 = {FSM_BITS{1'b0}};
27645      1/1              case (1'b1)
27646                           s0[INVALID]: begin
27647      1/1                      s1[INIT] = 1'b1;
27648      1/1                      s2 = cmt_valid &amp; cmt_init &amp; prefetch_en;
27649                           end
27650                           s0[INIT]: begin
27651      <font color = "red">0/1     ==>              if (s55) begin</font>
27652      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27653      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27654                               end
27655      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27656      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27657      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27658                               end
27659                               else begin
27660      <font color = "red">0/1     ==>                  s1[TRANSIENT] = 1'b1;</font>
27661      <font color = "red">0/1     ==>                  s2 = s26;</font>
27662                               end
27663                           end
27664                           s0[TRANSIENT]: begin
27665      <font color = "red">0/1     ==>              if (s55) begin</font>
27666      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27667      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27668                               end
27669      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27670      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27671      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27672                               end
27673      <font color = "red">0/1     ==>              else if (s28) begin</font>
27674      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27675      <font color = "red">0/1     ==>                  s2 = s26;</font>
27676                               end
27677                               else begin
27678      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27679      <font color = "red">0/1     ==>                  s2 = s26;</font>
27680                               end
27681                           end
27682                           s0[STEADY]: begin
27683      <font color = "red">0/1     ==>              if (s55) begin</font>
27684      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27685      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27686                               end
27687      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27688      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27689      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27690                               end
27691      <font color = "red">0/1     ==>              else if (s28) begin</font>
27692      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27693      <font color = "red">0/1     ==>                  s2 = s26;</font>
27694                               end
27695                               else begin
27696      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27697      <font color = "red">0/1     ==>                  s2 = s26;</font>
27698                               end
27699                           end
27700                           default: begin
27701      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
27702      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
27703                           end
27704                       endcase
27705                   end
27706                   
27707                   assign s15 = (cmt_valid &amp; cmt_init);
27708                   assign s19 = (s16 == cmt_pc);
27709                   assign cmp_hit = s7 &amp; s19;
27710                   assign s26 = s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10;
27711                   assign s22 = (cmt_valid &amp; cmt_init) | (s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10);
27712                   assign s25 = (s4 &amp; cmt_valid &amp; s19 &amp; ~s39) | (s5 &amp; cmt_valid &amp; s19 &amp; ~s39);
27713                   assign s24 = cmt_va - s21;
27714                   assign s20 = (s17 == s9) &amp; (s18 == s12);
27715                   assign s27 = s21 + s23;
27716                   assign s28 = (s27 == cmt_va) &amp; s20;
27717                   assign s55 = ~prefetch_en | (prf_resp_valid &amp; prf_resp_status) | (cmt_valid &amp; s19 &amp; s11) | (cmt_valid &amp; s19 &amp; ~s20) | (s48 &amp; nbload_resp_valid &amp; nbload_resp_status &amp; s54);
27718                   assign s49 = s51 | s52;
27719                   assign s51 = cmt_valid &amp; s13 &amp; s8 &amp; ~s10;
27720                   assign s52 = nbload_resp_valid &amp; s54;
27721                   assign s50 = s51 | (s48 &amp; ~s52);
27722                   always @(posedge core_clk) begin
27723      1/1              if (s29) begin
27724      <font color = "red">0/1     ==>          s30 &lt;= s31;</font>
27725                       end
                        MISSING_ELSE
27726                   end
27727                   
27728                   always @(posedge core_clk) begin
27729      1/1              if (s35) begin
27730      <font color = "red">0/1     ==>          s32 &lt;= s33;</font>
27731                       end
                        MISSING_ELSE
27732                   end
27733                   
27734                   always @(posedge core_clk or negedge core_reset_n) begin
27735      1/1              if (!core_reset_n) begin
27736      1/1                  prf_inflight &lt;= 1'b0;
27737                       end
27738      1/1              else if (s44) begin
27739      <font color = "red">0/1     ==>          prf_inflight &lt;= s43;</font>
27740                       end
                        MISSING_ELSE
27741                   end
27742                   
27743                   always @(posedge core_clk or negedge core_reset_n) begin
27744      1/1              if (!core_reset_n) begin
27745      1/1                  s45 &lt;= 1'b0;
27746                       end
27747      1/1              else if (s47) begin
27748      <font color = "red">0/1     ==>          s45 &lt;= s46;</font>
27749                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_93647_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1766.html#inst_tag_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27758
 EXPRESSION (s36 ? 2'b0 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93647_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1766.html#inst_tag_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">116</td>
<td class="rt">44.27 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">59</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">57</td>
<td class="rt">43.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_pc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_vm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_inflight</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_ack_replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93647_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1766.html#inst_tag_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">27652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT->INVALID</td>
<td class="rt">27652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT->TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INIT</td>
<td class="rt">27688</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INVALID</td>
<td class="rt">27684</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INIT</td>
<td class="rt">27670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INVALID</td>
<td class="rt">27666</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_93647_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1766.html#inst_tag_93647" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">16</td>
<td class="rt">41.03 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27758</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27609</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27638</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">27645</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27758      assign s33 = s36 ? 2'd0 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27600          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27601              s0 <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
27602          end
27603          else if (s2) begin
                    <font color = "red">-2-</font>  
27604              s0 <= s1;
           <font color = "red">        ==></font>
27605          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27609          if (s15) begin
               <font color = "red">-1-</font>  
27610              s16 <= cmt_pc;
           <font color = "red">        ==></font>
27611              s17 <= s9;
27612              s18 <= s12;
27613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27617          if (s22) begin
               <font color = "red">-1-</font>  
27618              s21 <= cmt_va;
           <font color = "red">        ==></font>
27619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27623          if (s25) begin
               <font color = "red">-1-</font>  
27624              s23 <= s24;
           <font color = "red">        ==></font>
27625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27630              s48 <= 1'b0;
           <font color = "green">        ==></font>
27631          end
27632          else if (s49) begin
                    <font color = "red">-2-</font>  
27633              s48 <= s50;
           <font color = "red">        ==></font>
27634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27638          if (s51) begin
               <font color = "red">-1-</font>  
27639              s53 <= s14;
           <font color = "red">        ==></font>
27640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27645          case (1'b1)
               <font color = "red">-1-</font>  
27646              s0[INVALID]: begin
27647                  s1[INIT] = 1'b1;
           <font color = "green">            ==></font>
27648                  s2 = cmt_valid & cmt_init & prefetch_en;
27649              end
27650              s0[INIT]: begin
27651                  if (s55) begin
                       <font color = "red">-2-</font>  
27652                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27653                      s2 = 1'b1;
27654                  end
27655                  else if (cmt_init) begin
                            <font color = "red">-3-</font>  
27656                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27657                      s2 = cmt_valid;
27658                  end
27659                  else begin
27660                      s1[TRANSIENT] = 1'b1;
           <font color = "red">                ==></font>
27661                      s2 = s26;
27662                  end
27663              end
27664              s0[TRANSIENT]: begin
27665                  if (s55) begin
                       <font color = "red">-4-</font>  
27666                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27667                      s2 = 1'b1;
27668                  end
27669                  else if (cmt_init) begin
                            <font color = "red">-5-</font>  
27670                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27671                      s2 = cmt_valid;
27672                  end
27673                  else if (s28) begin
                            <font color = "red">-6-</font>  
27674                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27675                      s2 = s26;
27676                  end
27677                  else begin
27678                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27679                      s2 = s26;
27680                  end
27681              end
27682              s0[STEADY]: begin
27683                  if (s55) begin
                       <font color = "red">-7-</font>  
27684                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27685                      s2 = 1'b1;
27686                  end
27687                  else if (cmt_init) begin
                            <font color = "red">-8-</font>  
27688                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27689                      s2 = cmt_valid;
27690                  end
27691                  else if (s28) begin
                            <font color = "red">-9-</font>  
27692                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27693                      s2 = s26;
27694                  end
27695                  else begin
27696                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27697                      s2 = s26;
27698                  end
27699              end
27700              default: begin
27701                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27723          if (s29) begin
               <font color = "red">-1-</font>  
27724              s30 <= s31;
           <font color = "red">        ==></font>
27725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27729          if (s35) begin
               <font color = "red">-1-</font>  
27730              s32 <= s33;
           <font color = "red">        ==></font>
27731          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27735          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27736              prf_inflight <= 1'b0;
           <font color = "green">        ==></font>
27737          end
27738          else if (s44) begin
                    <font color = "red">-2-</font>  
27739              prf_inflight <= s43;
           <font color = "red">        ==></font>
27740          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27744          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27745              s45 <= 1'b0;
           <font color = "green">        ==></font>
27746          end
27747          else if (s47) begin
                    <font color = "red">-2-</font>  
27748              s45 <= s46;
           <font color = "red">        ==></font>
27749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_93644'>
<a name="inst_tag_93644_Line"></a>
<b>Line Coverage for Instance : <a href="mod1766.html#inst_tag_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>66</td><td>22</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27600</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>27609</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27617</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27623</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27638</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>27644</td><td>36</td><td>4</td><td>11.11</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27723</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>27729</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>27744</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
27599                   always @(posedge core_clk or negedge core_reset_n) begin
27600      1/1              if (!core_reset_n) begin
27601      1/1                  s0 &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
27602                       end
27603      1/1              else if (s2) begin
27604      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
27605                       end
                        MISSING_ELSE
27606                   end
27607                   
27608                   always @(posedge core_clk) begin
27609      1/1              if (s15) begin
27610      <font color = "red">0/1     ==>          s16 &lt;= cmt_pc;</font>
27611      <font color = "red">0/1     ==>          s17 &lt;= s9;</font>
27612      <font color = "red">0/1     ==>          s18 &lt;= s12;</font>
27613                       end
                        MISSING_ELSE
27614                   end
27615                   
27616                   always @(posedge core_clk) begin
27617      1/1              if (s22) begin
27618      <font color = "red">0/1     ==>          s21 &lt;= cmt_va;</font>
27619                       end
                        MISSING_ELSE
27620                   end
27621                   
27622                   always @(posedge core_clk) begin
27623      1/1              if (s25) begin
27624      <font color = "red">0/1     ==>          s23 &lt;= s24;</font>
27625                       end
                        MISSING_ELSE
27626                   end
27627                   
27628                   always @(posedge core_clk or negedge core_reset_n) begin
27629      1/1              if (!core_reset_n) begin
27630      1/1                  s48 &lt;= 1'b0;
27631                       end
27632      1/1              else if (s49) begin
27633      <font color = "red">0/1     ==>          s48 &lt;= s50;</font>
27634                       end
                        MISSING_ELSE
27635                   end
27636                   
27637                   always @(posedge core_clk) begin
27638      1/1              if (s51) begin
27639      <font color = "red">0/1     ==>          s53 &lt;= s14;</font>
27640                       end
                        MISSING_ELSE
27641                   end
27642                   
27643                   always @* begin
27644      1/1              s1 = {FSM_BITS{1'b0}};
27645      1/1              case (1'b1)
27646                           s0[INVALID]: begin
27647      1/1                      s1[INIT] = 1'b1;
27648      1/1                      s2 = cmt_valid &amp; cmt_init &amp; prefetch_en;
27649                           end
27650                           s0[INIT]: begin
27651      <font color = "red">0/1     ==>              if (s55) begin</font>
27652      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27653      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27654                               end
27655      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27656      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27657      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27658                               end
27659                               else begin
27660      <font color = "red">0/1     ==>                  s1[TRANSIENT] = 1'b1;</font>
27661      <font color = "red">0/1     ==>                  s2 = s26;</font>
27662                               end
27663                           end
27664                           s0[TRANSIENT]: begin
27665      <font color = "red">0/1     ==>              if (s55) begin</font>
27666      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27667      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27668                               end
27669      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27670      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27671      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27672                               end
27673      <font color = "red">0/1     ==>              else if (s28) begin</font>
27674      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27675      <font color = "red">0/1     ==>                  s2 = s26;</font>
27676                               end
27677                               else begin
27678      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27679      <font color = "red">0/1     ==>                  s2 = s26;</font>
27680                               end
27681                           end
27682                           s0[STEADY]: begin
27683      <font color = "red">0/1     ==>              if (s55) begin</font>
27684      <font color = "red">0/1     ==>                  s1[INVALID] = 1'b1;</font>
27685      <font color = "red">0/1     ==>                  s2 = 1'b1;</font>
27686                               end
27687      <font color = "red">0/1     ==>              else if (cmt_init) begin</font>
27688      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27689      <font color = "red">0/1     ==>                  s2 = cmt_valid;</font>
27690                               end
27691      <font color = "red">0/1     ==>              else if (s28) begin</font>
27692      <font color = "red">0/1     ==>                  s1[STEADY] = 1'b1;</font>
27693      <font color = "red">0/1     ==>                  s2 = s26;</font>
27694                               end
27695                               else begin
27696      <font color = "red">0/1     ==>                  s1[INIT] = 1'b1;</font>
27697      <font color = "red">0/1     ==>                  s2 = s26;</font>
27698                               end
27699                           end
27700                           default: begin
27701      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
27702      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
27703                           end
27704                       endcase
27705                   end
27706                   
27707                   assign s15 = (cmt_valid &amp; cmt_init);
27708                   assign s19 = (s16 == cmt_pc);
27709                   assign cmp_hit = s7 &amp; s19;
27710                   assign s26 = s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10;
27711                   assign s22 = (cmt_valid &amp; cmt_init) | (s7 &amp; cmt_valid &amp; s19 &amp; ~s39 &amp; ~s10);
27712                   assign s25 = (s4 &amp; cmt_valid &amp; s19 &amp; ~s39) | (s5 &amp; cmt_valid &amp; s19 &amp; ~s39);
27713                   assign s24 = cmt_va - s21;
27714                   assign s20 = (s17 == s9) &amp; (s18 == s12);
27715                   assign s27 = s21 + s23;
27716                   assign s28 = (s27 == cmt_va) &amp; s20;
27717                   assign s55 = ~prefetch_en | (prf_resp_valid &amp; prf_resp_status) | (cmt_valid &amp; s19 &amp; s11) | (cmt_valid &amp; s19 &amp; ~s20) | (s48 &amp; nbload_resp_valid &amp; nbload_resp_status &amp; s54);
27718                   assign s49 = s51 | s52;
27719                   assign s51 = cmt_valid &amp; s13 &amp; s8 &amp; ~s10;
27720                   assign s52 = nbload_resp_valid &amp; s54;
27721                   assign s50 = s51 | (s48 &amp; ~s52);
27722                   always @(posedge core_clk) begin
27723      1/1              if (s29) begin
27724      <font color = "red">0/1     ==>          s30 &lt;= s31;</font>
27725                       end
                        MISSING_ELSE
27726                   end
27727                   
27728                   always @(posedge core_clk) begin
27729      1/1              if (s35) begin
27730      <font color = "red">0/1     ==>          s32 &lt;= s33;</font>
27731                       end
                        MISSING_ELSE
27732                   end
27733                   
27734                   always @(posedge core_clk or negedge core_reset_n) begin
27735      1/1              if (!core_reset_n) begin
27736      1/1                  prf_inflight &lt;= 1'b0;
27737                       end
27738      1/1              else if (s44) begin
27739      <font color = "red">0/1     ==>          prf_inflight &lt;= s43;</font>
27740                       end
                        MISSING_ELSE
27741                   end
27742                   
27743                   always @(posedge core_clk or negedge core_reset_n) begin
27744      1/1              if (!core_reset_n) begin
27745      1/1                  s45 &lt;= 1'b0;
27746                       end
27747      1/1              else if (s47) begin
27748      <font color = "red">0/1     ==>          s45 &lt;= s46;</font>
27749                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_93644_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1766.html#inst_tag_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27758
 EXPRESSION (s36 ? 2'b0 : s34)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_93644_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1766.html#inst_tag_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">118</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">60</td>
<td class="rt">45.80 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">58</td>
<td class="rt">44.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">118</td>
<td class="rt">45.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">60</td>
<td class="rt">45.80 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">58</td>
<td class="rt">44.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prefetch_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_pc[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_vm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_inflight</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_ack_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_ack_replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_93644_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1766.html#inst_tag_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">27652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>INIT->INVALID</td>
<td class="rt">27652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INIT->TRANSIENT</td>
<td class="rt">27660</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->INIT</td>
<td class="rt">27647</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INIT</td>
<td class="rt">27688</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>STEADY->INVALID</td>
<td class="rt">27684</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INIT</td>
<td class="rt">27670</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->INVALID</td>
<td class="rt">27666</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TRANSIENT->STEADY</td>
<td class="rt">27674</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_93644_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1766.html#inst_tag_93644" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">16</td>
<td class="rt">41.03 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">27758</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27600</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27609</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27617</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27638</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">27645</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">27729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">27744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27758      assign s33 = s36 ? 2'd0 : s34;
                            <font color = "red">-1-</font>  
                            <font color = "red">==></font>  
                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27600          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27601              s0 <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
27602          end
27603          else if (s2) begin
                    <font color = "red">-2-</font>  
27604              s0 <= s1;
           <font color = "red">        ==></font>
27605          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27609          if (s15) begin
               <font color = "red">-1-</font>  
27610              s16 <= cmt_pc;
           <font color = "red">        ==></font>
27611              s17 <= s9;
27612              s18 <= s12;
27613          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27617          if (s22) begin
               <font color = "red">-1-</font>  
27618              s21 <= cmt_va;
           <font color = "red">        ==></font>
27619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27623          if (s25) begin
               <font color = "red">-1-</font>  
27624              s23 <= s24;
           <font color = "red">        ==></font>
27625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27630              s48 <= 1'b0;
           <font color = "green">        ==></font>
27631          end
27632          else if (s49) begin
                    <font color = "red">-2-</font>  
27633              s48 <= s50;
           <font color = "red">        ==></font>
27634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27638          if (s51) begin
               <font color = "red">-1-</font>  
27639              s53 <= s14;
           <font color = "red">        ==></font>
27640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27645          case (1'b1)
               <font color = "red">-1-</font>  
27646              s0[INVALID]: begin
27647                  s1[INIT] = 1'b1;
           <font color = "green">            ==></font>
27648                  s2 = cmt_valid & cmt_init & prefetch_en;
27649              end
27650              s0[INIT]: begin
27651                  if (s55) begin
                       <font color = "red">-2-</font>  
27652                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27653                      s2 = 1'b1;
27654                  end
27655                  else if (cmt_init) begin
                            <font color = "red">-3-</font>  
27656                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27657                      s2 = cmt_valid;
27658                  end
27659                  else begin
27660                      s1[TRANSIENT] = 1'b1;
           <font color = "red">                ==></font>
27661                      s2 = s26;
27662                  end
27663              end
27664              s0[TRANSIENT]: begin
27665                  if (s55) begin
                       <font color = "red">-4-</font>  
27666                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27667                      s2 = 1'b1;
27668                  end
27669                  else if (cmt_init) begin
                            <font color = "red">-5-</font>  
27670                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27671                      s2 = cmt_valid;
27672                  end
27673                  else if (s28) begin
                            <font color = "red">-6-</font>  
27674                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27675                      s2 = s26;
27676                  end
27677                  else begin
27678                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27679                      s2 = s26;
27680                  end
27681              end
27682              s0[STEADY]: begin
27683                  if (s55) begin
                       <font color = "red">-7-</font>  
27684                      s1[INVALID] = 1'b1;
           <font color = "red">                ==></font>
27685                      s2 = 1'b1;
27686                  end
27687                  else if (cmt_init) begin
                            <font color = "red">-8-</font>  
27688                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27689                      s2 = cmt_valid;
27690                  end
27691                  else if (s28) begin
                            <font color = "red">-9-</font>  
27692                      s1[STEADY] = 1'b1;
           <font color = "red">                ==></font>
27693                      s2 = s26;
27694                  end
27695                  else begin
27696                      s1[INIT] = 1'b1;
           <font color = "red">                ==></font>
27697                      s2 = s26;
27698                  end
27699              end
27700              default: begin
27701                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[INIT] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[TRANSIENT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>s0[STEADY] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27723          if (s29) begin
               <font color = "red">-1-</font>  
27724              s30 <= s31;
           <font color = "red">        ==></font>
27725          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27729          if (s35) begin
               <font color = "red">-1-</font>  
27730              s32 <= s33;
           <font color = "red">        ==></font>
27731          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27735          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27736              prf_inflight <= 1'b0;
           <font color = "green">        ==></font>
27737          end
27738          else if (s44) begin
                    <font color = "red">-2-</font>  
27739              prf_inflight <= s43;
           <font color = "red">        ==></font>
27740          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27744          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
27745              s45 <= 1'b0;
           <font color = "green">        ==></font>
27746          end
27747          else if (s47) begin
                    <font color = "red">-2-</font>  
27748              s45 <= s46;
           <font color = "red">        ==></font>
27749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_93644">
    <li>
      <a href="#inst_tag_93644_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93644_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93644_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93644_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_93644_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93645">
    <li>
      <a href="#inst_tag_93645_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93645_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93645_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93645_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_93645_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93646">
    <li>
      <a href="#inst_tag_93646_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93646_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93646_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93646_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_93646_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_93647">
    <li>
      <a href="#inst_tag_93647_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_93647_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_93647_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_93647_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_93647_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lsu_rpt_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
