// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Apr 19 16:28:02 2022
// Host        : DESKTOP-V7IGHGP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/mazzo/Desktop/Sistemi-Digitali-M/Progetto/progetto_vivado/hdmi_example.srcs/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/design_1_convolution_filter_0_2_sim_netlist.v
// Design      : design_1_convolution_filter_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_convolution_filter_0_2,convolution_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "convolution_filter,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_convolution_filter_0_2
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    in_img_V_TVALID,
    in_img_V_TREADY,
    in_img_V_TDATA,
    out_img_V_TVALID,
    out_img_V_TREADY,
    out_img_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [6:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [6:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_img_V:out_img_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_img_V TVALID" *) input in_img_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_img_V TREADY" *) output in_img_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_img_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_img_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [7:0]in_img_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_img_V TVALID" *) output out_img_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_img_V TREADY" *) input out_img_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_img_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_img_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [7:0]out_img_V_TDATA;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]in_img_V_TDATA;
  wire in_img_V_TREADY;
  wire in_img_V_TVALID;
  wire [7:0]out_img_V_TDATA;
  wire out_img_V_TREADY;
  wire out_img_V_TVALID;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "3'b010" *) 
  (* ap_ST_fsm_state1 = "3'b001" *) 
  (* ap_ST_fsm_state34 = "3'b100" *) 
  design_1_convolution_filter_0_2_convolution_filter inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .in_img_V_TDATA(in_img_V_TDATA),
        .in_img_V_TREADY(in_img_V_TREADY),
        .in_img_V_TVALID(in_img_V_TVALID),
        .out_img_V_TDATA(out_img_V_TDATA),
        .out_img_V_TREADY(out_img_V_TREADY),
        .out_img_V_TVALID(out_img_V_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb
   (D,
    ram_reg,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    temp_V_6_fu_1720_p2,
    temp_V_6_fu_1720_p2_0,
    icmp_ln145_reg_3075,
    temp_V_6_fu_1720_p2_1,
    temp_V_6_fu_1720_p2_2);
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input temp_V_6_fu_1720_p2;
  input [0:0]temp_V_6_fu_1720_p2_0;
  input icmp_ln145_reg_3075;
  input temp_V_6_fu_1720_p2_1;
  input [7:0]temp_V_6_fu_1720_p2_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire temp_V_6_fu_1720_p2;
  wire [0:0]temp_V_6_fu_1720_p2_0;
  wire temp_V_6_fu_1720_p2_1;
  wire [7:0]temp_V_6_fu_1720_p2_2;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram_25 convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .temp_V_6_fu_1720_p2(temp_V_6_fu_1720_p2),
        .temp_V_6_fu_1720_p2_0(temp_V_6_fu_1720_p2_0),
        .temp_V_6_fu_1720_p2_1(temp_V_6_fu_1720_p2_1),
        .temp_V_6_fu_1720_p2_2(temp_V_6_fu_1720_p2_2));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_16
   (D,
    ram_reg,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    p,
    p_0,
    icmp_ln145_reg_3075,
    p_1,
    p_2);
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input p;
  input [0:0]p_0;
  input icmp_ln145_reg_3075;
  input p_1;
  input [7:0]p_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram_24 convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_17
   (D,
    ram_reg,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    p,
    p_0,
    icmp_ln145_reg_3075,
    p_1,
    p_2);
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input p;
  input [0:0]p_0;
  input icmp_ln145_reg_3075;
  input p_1;
  input [7:0]p_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram_23 convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_18
   (D,
    ram_reg,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    temp_V_27_fu_2039_p2,
    temp_V_27_fu_2039_p2_0,
    icmp_ln145_reg_3075,
    temp_V_27_fu_2039_p2_1,
    temp_V_27_fu_2039_p2_2);
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input temp_V_27_fu_2039_p2;
  input [0:0]temp_V_27_fu_2039_p2_0;
  input icmp_ln145_reg_3075;
  input temp_V_27_fu_2039_p2_1;
  input [7:0]temp_V_27_fu_2039_p2_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire temp_V_27_fu_2039_p2;
  wire [0:0]temp_V_27_fu_2039_p2_0;
  wire temp_V_27_fu_2039_p2_1;
  wire [7:0]temp_V_27_fu_2039_p2_2;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram_22 convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .temp_V_27_fu_2039_p2(temp_V_27_fu_2039_p2),
        .temp_V_27_fu_2039_p2_0(temp_V_27_fu_2039_p2_0),
        .temp_V_27_fu_2039_p2_1(temp_V_27_fu_2039_p2_1),
        .temp_V_27_fu_2039_p2_2(temp_V_27_fu_2039_p2_2));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_19
   (D,
    line_buffer_V_0_we1,
    ram_reg,
    ap_clk,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    icmp_ln145_reg_3075,
    ram_reg_3,
    p);
  output [7:0]D;
  output line_buffer_V_0_we1;
  output [7:0]ram_reg;
  input ap_clk;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]WEA;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input icmp_ln145_reg_3075;
  input ram_reg_3;
  input [7:0]p;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]p;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram_21 convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_20
   (D,
    line_buffer_V_0_ce0,
    ADDRBWRADDR,
    WEA,
    ram_reg,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    and_ln156_reg_3114,
    p,
    icmp_ln145_reg_3075,
    p_0,
    ram_reg_5);
  output [7:0]D;
  output line_buffer_V_0_ce0;
  output [3:0]ADDRBWRADDR;
  output [0:0]WEA;
  output [7:0]ram_reg;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input and_ln156_reg_3114;
  input p;
  input icmp_ln145_reg_3075;
  input [7:0]p_0;
  input ram_reg_5;

  wire [3:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire and_ln156_reg_3114;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire p;
  wire [7:0]p_0;
  wire [7:0]ram_reg;
  wire [9:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;

  design_1_convolution_filter_0_2_convolution_filtebkb_ram convolution_filtebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .and_ln156_reg_3114(and_ln156_reg_3114),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .p(p),
        .p_0(p_0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram
   (D,
    line_buffer_V_0_ce0,
    ADDRBWRADDR,
    WEA,
    ram_reg_0,
    ap_clk,
    Q,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter0,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    and_ln156_reg_3114,
    p,
    icmp_ln145_reg_3075,
    p_0,
    ram_reg_6);
  output [7:0]D;
  output line_buffer_V_0_ce0;
  output [3:0]ADDRBWRADDR;
  output [0:0]WEA;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input and_ln156_reg_3114;
  input p;
  input icmp_ln145_reg_3075;
  input [7:0]p_0;
  input ram_reg_6;

  wire [3:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire and_ln156_reg_3114;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_5_we1;
  wire p;
  wire [7:0]p_0;
  wire [7:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR[3],ram_reg_1[8],ADDRBWRADDR[2],ram_reg_1[6:2],ADDRBWRADDR[1:0],1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_5_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_i_1
       (.I0(ram_reg_5),
        .I1(ram_reg_3),
        .I2(and_ln156_reg_3114),
        .I3(p),
        .O(line_buffer_V_5_we1));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .O(line_buffer_V_0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3
       (.I0(ram_reg_6),
        .I1(ram_reg_1[9]),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_6),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_6),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_6),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_7
       (.I0(ram_reg_3),
        .I1(ram_reg_5),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_10
       (.I0(D[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_3
       (.I0(D[7]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_4
       (.I0(D[6]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_5
       (.I0(D[5]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_6
       (.I0(D[4]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_7
       (.I0(D[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_8
       (.I0(D[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_42_fu_2267_p2_i_9
       (.I0(D[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p),
        .I5(p_0[1]),
        .O(ram_reg_0[1]));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram_21
   (D,
    line_buffer_V_0_we1,
    ram_reg_0,
    ap_clk,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    ram_reg_2,
    ram_reg_3,
    icmp_ln145_reg_3075,
    ram_reg_4,
    p);
  output [7:0]D;
  output line_buffer_V_0_we1;
  output [7:0]ram_reg_0;
  input ap_clk;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input icmp_ln145_reg_3075;
  input ram_reg_4;
  input [7:0]p;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]p;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_2
       (.I0(D[7]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_3
       (.I0(D[6]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_4
       (.I0(D[5]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_5
       (.I0(D[4]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_6
       (.I0(D[3]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_7
       (.I0(D[2]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_8
       (.I0(D[1]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_9
       (.I0(D[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(icmp_ln145_reg_3075),
        .I4(ram_reg_4),
        .I5(p[0]),
        .O(ram_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_i_1__0
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(icmp_ln145_reg_3075),
        .I3(ram_reg_4),
        .O(line_buffer_V_0_we1));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram_22
   (D,
    ram_reg_0,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    temp_V_27_fu_2039_p2,
    temp_V_27_fu_2039_p2_0,
    icmp_ln145_reg_3075,
    temp_V_27_fu_2039_p2_1,
    temp_V_27_fu_2039_p2_2);
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input temp_V_27_fu_2039_p2;
  input [0:0]temp_V_27_fu_2039_p2_0;
  input icmp_ln145_reg_3075;
  input temp_V_27_fu_2039_p2_1;
  input [7:0]temp_V_27_fu_2039_p2_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire temp_V_27_fu_2039_p2;
  wire [0:0]temp_V_27_fu_2039_p2_0;
  wire temp_V_27_fu_2039_p2_1;
  wire [7:0]temp_V_27_fu_2039_p2_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_2
       (.I0(D[7]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_3
       (.I0(D[6]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_4
       (.I0(D[5]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_5
       (.I0(D[4]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_6
       (.I0(D[3]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_7
       (.I0(D[2]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_8
       (.I0(D[1]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_26_reg_3235_reg_i_9
       (.I0(D[0]),
        .I1(temp_V_27_fu_2039_p2),
        .I2(temp_V_27_fu_2039_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_27_fu_2039_p2_1),
        .I5(temp_V_27_fu_2039_p2_2[0]),
        .O(ram_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram_23
   (D,
    ram_reg_0,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    p,
    p_0,
    icmp_ln145_reg_3075,
    p_1,
    p_2);
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input p;
  input [0:0]p_0;
  input icmp_ln145_reg_3075;
  input p_1;
  input [7:0]p_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_2
       (.I0(D[7]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_3
       (.I0(D[6]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_4
       (.I0(D[5]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_5
       (.I0(D[4]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_6
       (.I0(D[3]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_7
       (.I0(D[2]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_8
       (.I0(D[1]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_21_fu_1948_p2_i_9
       (.I0(D[0]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[0]),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram_24
   (D,
    ram_reg_0,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    p,
    p_0,
    icmp_ln145_reg_3075,
    p_1,
    p_2);
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input p;
  input [0:0]p_0;
  input icmp_ln145_reg_3075;
  input p_1;
  input [7:0]p_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_2__0
       (.I0(D[7]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_3__0
       (.I0(D[6]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_4__0
       (.I0(D[5]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_5__0
       (.I0(D[4]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_6__0
       (.I0(D[3]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_7__0
       (.I0(D[2]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_8__0
       (.I0(D[1]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    p_i_9__0
       (.I0(D[0]),
        .I1(p),
        .I2(p_0),
        .I3(icmp_ln145_reg_3075),
        .I4(p_1),
        .I5(p_2[0]),
        .O(ram_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "convolution_filtebkb_ram" *) 
module design_1_convolution_filter_0_2_convolution_filtebkb_ram_25
   (D,
    ram_reg_0,
    ap_clk,
    line_buffer_V_0_we1,
    line_buffer_V_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    temp_V_6_fu_1720_p2,
    temp_V_6_fu_1720_p2_0,
    icmp_ln145_reg_3075,
    temp_V_6_fu_1720_p2_1,
    temp_V_6_fu_1720_p2_2);
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input line_buffer_V_0_we1;
  input line_buffer_V_0_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input temp_V_6_fu_1720_p2;
  input [0:0]temp_V_6_fu_1720_p2_0;
  input icmp_ln145_reg_3075;
  input temp_V_6_fu_1720_p2_1;
  input [7:0]temp_V_6_fu_1720_p2_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire icmp_ln145_reg_3075;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_we1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire temp_V_6_fu_1720_p2;
  wire [0:0]temp_V_6_fu_1720_p2_0;
  wire temp_V_6_fu_1720_p2_1;
  wire [7:0]temp_V_6_fu_1720_p2_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_2
       (.I0(D[7]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_3
       (.I0(D[6]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_4
       (.I0(D[5]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_5
       (.I0(D[4]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_6
       (.I0(D[3]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_7
       (.I0(D[2]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_8
       (.I0(D[1]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    add_ln68_6_reg_3200_reg_i_9
       (.I0(D[0]),
        .I1(temp_V_6_fu_1720_p2),
        .I2(temp_V_6_fu_1720_p2_0),
        .I3(icmp_ln145_reg_3075),
        .I4(temp_V_6_fu_1720_p2_1),
        .I5(temp_V_6_fu_1720_p2_2[0]),
        .O(ram_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_we1),
        .ENBWREN(line_buffer_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "convolution_filtehbi" *) 
module design_1_convolution_filter_0_2_convolution_filtehbi
   (grp_fu_2652_ce,
    \ap_CS_fsm_reg[1] ,
    add_ln647_fu_2662_p2,
    ap_clk,
    \loop[0].remd_tmp_reg[1][1] ,
    Q,
    kernel_off_V_load_reg_3185_pp0_iter29_reg,
    \dividend0_reg[22] ,
    \divisor0_reg[7] );
  output grp_fu_2652_ce;
  output \ap_CS_fsm_reg[1] ;
  output [7:0]add_ln647_fu_2662_p2;
  input ap_clk;
  input \loop[0].remd_tmp_reg[1][1] ;
  input [0:0]Q;
  input [7:0]kernel_off_V_load_reg_3185_pp0_iter29_reg;
  input [21:0]\dividend0_reg[22] ;
  input [7:0]\divisor0_reg[7] ;

  wire [0:0]Q;
  wire [7:0]add_ln647_fu_2662_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [21:0]\dividend0_reg[22] ;
  wire [7:0]\divisor0_reg[7] ;
  wire [7:1]\divisor_tmp_reg[0]_1 ;
  wire grp_fu_2652_ce;
  wire [7:0]kernel_off_V_load_reg_3185_pp0_iter29_reg;
  wire \loop[0].remd_tmp_reg[1][1] ;
  wire [7:1]p_0_in;

  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [1]),
        .O(p_0_in[1]));
  design_1_convolution_filter_0_2_convolution_filtehbi_div convolution_filtehbi_div_U
       (.E(grp_fu_2652_ce),
        .Q(Q),
        .add_ln647_fu_2662_p2(add_ln647_fu_2662_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\dividend0_reg[22]_0 (\dividend0_reg[22] ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .\divisor_tmp_reg[0][7] (\divisor_tmp_reg[0]_1 ),
        .kernel_off_V_load_reg_3185_pp0_iter29_reg(kernel_off_V_load_reg_3185_pp0_iter29_reg),
        .\loop[0].remd_tmp_reg[1][1] (\loop[0].remd_tmp_reg[1][1] ),
        .p_0_in(p_0_in));
endmodule

(* ORIG_REF_NAME = "convolution_filtehbi_div" *) 
module design_1_convolution_filter_0_2_convolution_filtehbi_div
   (E,
    \ap_CS_fsm_reg[1] ,
    \divisor_tmp_reg[0][7] ,
    add_ln647_fu_2662_p2,
    ap_clk,
    p_0_in,
    \loop[0].remd_tmp_reg[1][1] ,
    Q,
    \dividend0_reg[22]_0 ,
    \divisor0_reg[7]_0 ,
    kernel_off_V_load_reg_3185_pp0_iter29_reg);
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output [6:0]\divisor_tmp_reg[0][7] ;
  output [7:0]add_ln647_fu_2662_p2;
  input ap_clk;
  input [6:0]p_0_in;
  input \loop[0].remd_tmp_reg[1][1] ;
  input [0:0]Q;
  input [21:0]\dividend0_reg[22]_0 ;
  input [7:0]\divisor0_reg[7]_0 ;
  input [7:0]kernel_off_V_load_reg_3185_pp0_iter29_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]add_ln647_fu_2662_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire convolution_filtehbi_div_u_0_n_3;
  wire convolution_filtehbi_div_u_0_n_4;
  wire convolution_filtehbi_div_u_0_n_5;
  wire convolution_filtehbi_div_u_0_n_6;
  wire convolution_filtehbi_div_u_0_n_7;
  wire convolution_filtehbi_div_u_0_n_8;
  wire convolution_filtehbi_div_u_0_n_9;
  wire [21:0]\dividend0_reg[22]_0 ;
  wire \dividend0_reg_n_2_[0] ;
  wire \dividend0_reg_n_2_[10] ;
  wire \dividend0_reg_n_2_[11] ;
  wire \dividend0_reg_n_2_[12] ;
  wire \dividend0_reg_n_2_[13] ;
  wire \dividend0_reg_n_2_[14] ;
  wire \dividend0_reg_n_2_[15] ;
  wire \dividend0_reg_n_2_[16] ;
  wire \dividend0_reg_n_2_[17] ;
  wire \dividend0_reg_n_2_[18] ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[1] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[2] ;
  wire \dividend0_reg_n_2_[3] ;
  wire \dividend0_reg_n_2_[4] ;
  wire \dividend0_reg_n_2_[5] ;
  wire \dividend0_reg_n_2_[6] ;
  wire \dividend0_reg_n_2_[7] ;
  wire \dividend0_reg_n_2_[8] ;
  wire \dividend0_reg_n_2_[9] ;
  wire \dividend_tmp[0][22]_i_3_n_2 ;
  wire \dividend_tmp[0][22]_i_4_n_2 ;
  wire \dividend_tmp_reg[0][22]_i_2_n_5 ;
  wire [22:1]dividend_u0;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_2_[0] ;
  wire \divisor0_reg_n_2_[1] ;
  wire \divisor0_reg_n_2_[2] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire \divisor0_reg_n_2_[6] ;
  wire [6:0]\divisor_tmp_reg[0][7] ;
  wire [7:0]grp_fu_2652_p2;
  wire [7:0]kernel_off_V_load_reg_3185_pp0_iter29_reg;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_2 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_3 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_4 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_5 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_3_n_2 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_4_n_2 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_5_n_2 ;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_i_6_n_2 ;
  wire \loop[0].remd_tmp_reg[1][1] ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_2 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_3 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_4 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_5 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_3_n_2 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_4_n_2 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_5_n_2 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_i_6_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_3 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_4 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_5 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_3_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_4_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_5_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_6_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_i_7_n_2 ;
  wire [0:0]\loop[22].dividend_tmp_reg[23]_0 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_2 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_3 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_4 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_5 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_3_n_2 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_4_n_2 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_5_n_2 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_i_6_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_3 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_4 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_5 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_3_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_4_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_5_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_i_6_n_2 ;
  wire \out_img_V_1_payload_A[3]_i_2_n_2 ;
  wire \out_img_V_1_payload_A[3]_i_3_n_2 ;
  wire \out_img_V_1_payload_A[3]_i_4_n_2 ;
  wire \out_img_V_1_payload_A[3]_i_5_n_2 ;
  wire \out_img_V_1_payload_A[7]_i_3_n_2 ;
  wire \out_img_V_1_payload_A[7]_i_4_n_2 ;
  wire \out_img_V_1_payload_A[7]_i_5_n_2 ;
  wire \out_img_V_1_payload_A[7]_i_6_n_2 ;
  wire \out_img_V_1_payload_A_reg[3]_i_1_n_2 ;
  wire \out_img_V_1_payload_A_reg[3]_i_1_n_3 ;
  wire \out_img_V_1_payload_A_reg[3]_i_1_n_4 ;
  wire \out_img_V_1_payload_A_reg[3]_i_1_n_5 ;
  wire \out_img_V_1_payload_A_reg[7]_i_2_n_3 ;
  wire \out_img_V_1_payload_A_reg[7]_i_2_n_4 ;
  wire \out_img_V_1_payload_A_reg[7]_i_2_n_5 ;
  wire [6:0]p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire [3:1]\NLW_dividend_tmp_reg[0][22]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_dividend_tmp_reg[0][22]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_out_img_V_1_payload_A_reg[7]_i_2_CO_UNCONNECTED ;

  design_1_convolution_filter_0_2_convolution_filtehbi_div_u convolution_filtehbi_div_u_0
       (.D({convolution_filtehbi_div_u_0_n_3,convolution_filtehbi_div_u_0_n_4,convolution_filtehbi_div_u_0_n_5,convolution_filtehbi_div_u_0_n_6,convolution_filtehbi_div_u_0_n_7,convolution_filtehbi_div_u_0_n_8,convolution_filtehbi_div_u_0_n_9,\loop[22].dividend_tmp_reg[23]_0 }),
        .Q({p_1_in,\dividend0_reg_n_2_[20] ,\dividend0_reg_n_2_[19] ,\dividend0_reg_n_2_[18] ,\dividend0_reg_n_2_[17] ,\dividend0_reg_n_2_[16] ,\dividend0_reg_n_2_[15] ,\dividend0_reg_n_2_[14] ,\dividend0_reg_n_2_[13] ,\dividend0_reg_n_2_[12] ,\dividend0_reg_n_2_[11] ,\dividend0_reg_n_2_[10] ,\dividend0_reg_n_2_[9] ,\dividend0_reg_n_2_[8] ,\dividend0_reg_n_2_[7] ,\dividend0_reg_n_2_[6] ,\dividend0_reg_n_2_[5] ,\dividend0_reg_n_2_[4] ,\dividend0_reg_n_2_[3] ,\dividend0_reg_n_2_[2] ,\dividend0_reg_n_2_[1] ,\dividend0_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[1] (E),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .dividend_u0(dividend_u0),
        .\divisor_tmp_reg[0][1]_0 ({p_0_in_0,\divisor0_reg_n_2_[6] ,\divisor0_reg_n_2_[5] ,\divisor0_reg_n_2_[4] ,\divisor0_reg_n_2_[3] ,\divisor0_reg_n_2_[2] ,\divisor0_reg_n_2_[1] ,\divisor0_reg_n_2_[0] }),
        .\divisor_tmp_reg[0][7]_0 (\divisor_tmp_reg[0][7] ),
        .\loop[0].remd_tmp_reg[1][1]_0 (\loop[0].remd_tmp_reg[1][1] ),
        .\loop[0].remd_tmp_reg[1][1]_1 (Q),
        .p_0_in(p_0_in));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [0]),
        .Q(\dividend0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [10]),
        .Q(\dividend0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [11]),
        .Q(\dividend0_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [12]),
        .Q(\dividend0_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [13]),
        .Q(\dividend0_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [14]),
        .Q(\dividend0_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [15]),
        .Q(\dividend0_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [16]),
        .Q(\dividend0_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [17]),
        .Q(\dividend0_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [18]),
        .Q(\dividend0_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [19]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [1]),
        .Q(\dividend0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [20]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [21]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [2]),
        .Q(\dividend0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [3]),
        .Q(\dividend0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [4]),
        .Q(\dividend0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [5]),
        .Q(\dividend0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [6]),
        .Q(\dividend0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [7]),
        .Q(\dividend0_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [8]),
        .Q(\dividend0_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 [9]),
        .Q(\dividend0_reg_n_2_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][22]_i_3 
       (.I0(p_1_in),
        .O(\dividend_tmp[0][22]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][22]_i_4 
       (.I0(p_1_in),
        .O(\dividend_tmp[0][22]_i_4_n_2 ));
  CARRY4 \dividend_tmp_reg[0][22]_i_2 
       (.CI(\loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_2 ),
        .CO({\NLW_dividend_tmp_reg[0][22]_i_2_CO_UNCONNECTED [3:1],\dividend_tmp_reg[0][22]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend_tmp_reg[0][22]_i_2_O_UNCONNECTED [3:2],dividend_u0[22:21]}),
        .S({1'b0,1'b0,\dividend_tmp[0][22]_i_3_n_2 ,\dividend_tmp[0][22]_i_4_n_2 }));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(\divisor0_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(\divisor0_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(\divisor0_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(\divisor0_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(p_0_in_0),
        .R(1'b0));
  CARRY4 \loop[0].dividend_tmp_reg[1][21]_srl2_i_2 
       (.CI(\loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_2 ),
        .CO({\loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_2 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_3 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_4 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\loop[0].dividend_tmp_reg[1][21]_srl2_i_3_n_2 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_4_n_2 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_5_n_2 ,\loop[0].dividend_tmp_reg[1][21]_srl2_i_6_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].dividend_tmp_reg[1][21]_srl2_i_3 
       (.I0(\dividend0_reg_n_2_[20] ),
        .O(\loop[0].dividend_tmp_reg[1][21]_srl2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].dividend_tmp_reg[1][21]_srl2_i_4 
       (.I0(\dividend0_reg_n_2_[19] ),
        .O(\loop[0].dividend_tmp_reg[1][21]_srl2_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].dividend_tmp_reg[1][21]_srl2_i_5 
       (.I0(\dividend0_reg_n_2_[18] ),
        .O(\loop[0].dividend_tmp_reg[1][21]_srl2_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].dividend_tmp_reg[1][21]_srl2_i_6 
       (.I0(\dividend0_reg_n_2_[17] ),
        .O(\loop[0].dividend_tmp_reg[1][21]_srl2_i_6_n_2 ));
  CARRY4 \loop[12].dividend_tmp_reg[13][21]_srl14_i_2 
       (.CI(\loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_2 ),
        .CO({\loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_2 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_3 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_4 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\loop[12].dividend_tmp_reg[13][21]_srl14_i_3_n_2 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_4_n_2 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_5_n_2 ,\loop[12].dividend_tmp_reg[13][21]_srl14_i_6_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].dividend_tmp_reg[13][21]_srl14_i_3 
       (.I0(\dividend0_reg_n_2_[8] ),
        .O(\loop[12].dividend_tmp_reg[13][21]_srl14_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].dividend_tmp_reg[13][21]_srl14_i_4 
       (.I0(\dividend0_reg_n_2_[7] ),
        .O(\loop[12].dividend_tmp_reg[13][21]_srl14_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].dividend_tmp_reg[13][21]_srl14_i_5 
       (.I0(\dividend0_reg_n_2_[6] ),
        .O(\loop[12].dividend_tmp_reg[13][21]_srl14_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[12].dividend_tmp_reg[13][21]_srl14_i_6 
       (.I0(\dividend0_reg_n_2_[5] ),
        .O(\loop[12].dividend_tmp_reg[13][21]_srl14_i_6_n_2 ));
  CARRY4 \loop[16].dividend_tmp_reg[17][21]_srl18_i_2 
       (.CI(1'b0),
        .CO({\loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_2 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_3 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_4 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_2_n_5 }),
        .CYINIT(\loop[16].dividend_tmp_reg[17][21]_srl18_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\loop[16].dividend_tmp_reg[17][21]_srl18_i_4_n_2 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_5_n_2 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_6_n_2 ,\loop[16].dividend_tmp_reg[17][21]_srl18_i_7_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_3 
       (.I0(\dividend0_reg_n_2_[0] ),
        .O(\loop[16].dividend_tmp_reg[17][21]_srl18_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_4 
       (.I0(\dividend0_reg_n_2_[4] ),
        .O(\loop[16].dividend_tmp_reg[17][21]_srl18_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_5 
       (.I0(\dividend0_reg_n_2_[3] ),
        .O(\loop[16].dividend_tmp_reg[17][21]_srl18_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_6 
       (.I0(\dividend0_reg_n_2_[2] ),
        .O(\loop[16].dividend_tmp_reg[17][21]_srl18_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_7 
       (.I0(\dividend0_reg_n_2_[1] ),
        .O(\loop[16].dividend_tmp_reg[17][21]_srl18_i_7_n_2 ));
  CARRY4 \loop[4].dividend_tmp_reg[5][21]_srl6_i_2 
       (.CI(\loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_2 ),
        .CO({\loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_2 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_3 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_4 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\loop[4].dividend_tmp_reg[5][21]_srl6_i_3_n_2 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_4_n_2 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_5_n_2 ,\loop[4].dividend_tmp_reg[5][21]_srl6_i_6_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].dividend_tmp_reg[5][21]_srl6_i_3 
       (.I0(\dividend0_reg_n_2_[16] ),
        .O(\loop[4].dividend_tmp_reg[5][21]_srl6_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].dividend_tmp_reg[5][21]_srl6_i_4 
       (.I0(\dividend0_reg_n_2_[15] ),
        .O(\loop[4].dividend_tmp_reg[5][21]_srl6_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].dividend_tmp_reg[5][21]_srl6_i_5 
       (.I0(\dividend0_reg_n_2_[14] ),
        .O(\loop[4].dividend_tmp_reg[5][21]_srl6_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[4].dividend_tmp_reg[5][21]_srl6_i_6 
       (.I0(\dividend0_reg_n_2_[13] ),
        .O(\loop[4].dividend_tmp_reg[5][21]_srl6_i_6_n_2 ));
  CARRY4 \loop[8].dividend_tmp_reg[9][21]_srl10_i_2 
       (.CI(\loop[12].dividend_tmp_reg[13][21]_srl14_i_2_n_2 ),
        .CO({\loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_2 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_3 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_4 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\loop[8].dividend_tmp_reg[9][21]_srl10_i_3_n_2 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_4_n_2 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_5_n_2 ,\loop[8].dividend_tmp_reg[9][21]_srl10_i_6_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].dividend_tmp_reg[9][21]_srl10_i_3 
       (.I0(\dividend0_reg_n_2_[12] ),
        .O(\loop[8].dividend_tmp_reg[9][21]_srl10_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].dividend_tmp_reg[9][21]_srl10_i_4 
       (.I0(\dividend0_reg_n_2_[11] ),
        .O(\loop[8].dividend_tmp_reg[9][21]_srl10_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].dividend_tmp_reg[9][21]_srl10_i_5 
       (.I0(\dividend0_reg_n_2_[10] ),
        .O(\loop[8].dividend_tmp_reg[9][21]_srl10_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[8].dividend_tmp_reg[9][21]_srl10_i_6 
       (.I0(\dividend0_reg_n_2_[9] ),
        .O(\loop[8].dividend_tmp_reg[9][21]_srl10_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[3]_i_2 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[3]),
        .I1(grp_fu_2652_p2[3]),
        .O(\out_img_V_1_payload_A[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[3]_i_3 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[2]),
        .I1(grp_fu_2652_p2[2]),
        .O(\out_img_V_1_payload_A[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[3]_i_4 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[1]),
        .I1(grp_fu_2652_p2[1]),
        .O(\out_img_V_1_payload_A[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[3]_i_5 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[0]),
        .I1(grp_fu_2652_p2[0]),
        .O(\out_img_V_1_payload_A[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[7]_i_3 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[7]),
        .I1(grp_fu_2652_p2[7]),
        .O(\out_img_V_1_payload_A[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[7]_i_4 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[6]),
        .I1(grp_fu_2652_p2[6]),
        .O(\out_img_V_1_payload_A[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[7]_i_5 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[5]),
        .I1(grp_fu_2652_p2[5]),
        .O(\out_img_V_1_payload_A[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_img_V_1_payload_A[7]_i_6 
       (.I0(kernel_off_V_load_reg_3185_pp0_iter29_reg[4]),
        .I1(grp_fu_2652_p2[4]),
        .O(\out_img_V_1_payload_A[7]_i_6_n_2 ));
  CARRY4 \out_img_V_1_payload_A_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\out_img_V_1_payload_A_reg[3]_i_1_n_2 ,\out_img_V_1_payload_A_reg[3]_i_1_n_3 ,\out_img_V_1_payload_A_reg[3]_i_1_n_4 ,\out_img_V_1_payload_A_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(kernel_off_V_load_reg_3185_pp0_iter29_reg[3:0]),
        .O(add_ln647_fu_2662_p2[3:0]),
        .S({\out_img_V_1_payload_A[3]_i_2_n_2 ,\out_img_V_1_payload_A[3]_i_3_n_2 ,\out_img_V_1_payload_A[3]_i_4_n_2 ,\out_img_V_1_payload_A[3]_i_5_n_2 }));
  CARRY4 \out_img_V_1_payload_A_reg[7]_i_2 
       (.CI(\out_img_V_1_payload_A_reg[3]_i_1_n_2 ),
        .CO({\NLW_out_img_V_1_payload_A_reg[7]_i_2_CO_UNCONNECTED [3],\out_img_V_1_payload_A_reg[7]_i_2_n_3 ,\out_img_V_1_payload_A_reg[7]_i_2_n_4 ,\out_img_V_1_payload_A_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,kernel_off_V_load_reg_3185_pp0_iter29_reg[6:4]}),
        .O(add_ln647_fu_2662_p2[7:4]),
        .S({\out_img_V_1_payload_A[7]_i_3_n_2 ,\out_img_V_1_payload_A[7]_i_4_n_2 ,\out_img_V_1_payload_A[7]_i_5_n_2 ,\out_img_V_1_payload_A[7]_i_6_n_2 }));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[22].dividend_tmp_reg[23]_0 ),
        .Q(grp_fu_2652_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_9),
        .Q(grp_fu_2652_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_8),
        .Q(grp_fu_2652_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_7),
        .Q(grp_fu_2652_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_6),
        .Q(grp_fu_2652_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_5),
        .Q(grp_fu_2652_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_4),
        .Q(grp_fu_2652_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(convolution_filtehbi_div_u_0_n_3),
        .Q(grp_fu_2652_p2[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "convolution_filtehbi_div_u" *) 
module design_1_convolution_filter_0_2_convolution_filtehbi_div_u
   (\ap_CS_fsm_reg[1] ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \divisor_tmp_reg[0][7]_0 ,
    ap_clk,
    Q,
    p_0_in,
    \loop[0].remd_tmp_reg[1][1]_0 ,
    \loop[0].remd_tmp_reg[1][1]_1 ,
    \divisor_tmp_reg[0][1]_0 ,
    dividend_u0);
  output \ap_CS_fsm_reg[1] ;
  output [7:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [6:0]\divisor_tmp_reg[0][7]_0 ;
  input ap_clk;
  input [21:0]Q;
  input [6:0]p_0_in;
  input \loop[0].remd_tmp_reg[1][1]_0 ;
  input [0:0]\loop[0].remd_tmp_reg[1][1]_1 ;
  input [7:0]\divisor_tmp_reg[0][1]_0 ;
  input [21:0]dividend_u0;

  wire \0 ;
  wire [7:0]D;
  wire [21:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire \cal_tmp[0]_carry__0_n_2 ;
  wire \cal_tmp[0]_carry__0_n_3 ;
  wire \cal_tmp[0]_carry__0_n_4 ;
  wire \cal_tmp[0]_carry__0_n_5 ;
  wire \cal_tmp[0]_carry__0_n_6 ;
  wire \cal_tmp[0]_carry__0_n_7 ;
  wire \cal_tmp[0]_carry__0_n_8 ;
  wire \cal_tmp[0]_carry__0_n_9 ;
  wire \cal_tmp[0]_carry_i_4_n_2 ;
  wire \cal_tmp[0]_carry_n_2 ;
  wire \cal_tmp[0]_carry_n_3 ;
  wire \cal_tmp[0]_carry_n_4 ;
  wire \cal_tmp[0]_carry_n_5 ;
  wire \cal_tmp[0]_carry_n_6 ;
  wire \cal_tmp[0]_carry_n_7 ;
  wire \cal_tmp[0]_carry_n_8 ;
  wire \cal_tmp[0]_carry_n_9 ;
  wire [23:23]\cal_tmp[10]_62 ;
  wire \cal_tmp[10]_carry__0_i_1_n_2 ;
  wire \cal_tmp[10]_carry__0_i_2_n_2 ;
  wire \cal_tmp[10]_carry__0_i_3_n_2 ;
  wire \cal_tmp[10]_carry__0_i_4_n_2 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__0_n_8 ;
  wire \cal_tmp[10]_carry__0_n_9 ;
  wire \cal_tmp[10]_carry__1_i_1_n_2 ;
  wire \cal_tmp[10]_carry__1_i_2_n_2 ;
  wire \cal_tmp[10]_carry__1_i_3_n_2 ;
  wire \cal_tmp[10]_carry__1_i_4_n_2 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__1_n_8 ;
  wire \cal_tmp[10]_carry__1_n_9 ;
  wire \cal_tmp[10]_carry__2_i_1_n_2 ;
  wire \cal_tmp[10]_carry__2_i_2_n_2 ;
  wire \cal_tmp[10]_carry__2_i_3_n_2 ;
  wire \cal_tmp[10]_carry__2_i_4_n_2 ;
  wire \cal_tmp[10]_carry__2_n_2 ;
  wire \cal_tmp[10]_carry__2_n_3 ;
  wire \cal_tmp[10]_carry__2_n_4 ;
  wire \cal_tmp[10]_carry__2_n_5 ;
  wire \cal_tmp[10]_carry__2_n_6 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__2_n_8 ;
  wire \cal_tmp[10]_carry__2_n_9 ;
  wire \cal_tmp[10]_carry__3_i_1_n_2 ;
  wire \cal_tmp[10]_carry__3_i_2_n_2 ;
  wire \cal_tmp[10]_carry__3_n_4 ;
  wire \cal_tmp[10]_carry__3_n_5 ;
  wire \cal_tmp[10]_carry__3_n_8 ;
  wire \cal_tmp[10]_carry__3_n_9 ;
  wire \cal_tmp[10]_carry_i_1_n_2 ;
  wire \cal_tmp[10]_carry_i_2_n_2 ;
  wire \cal_tmp[10]_carry_i_3_n_2 ;
  wire \cal_tmp[10]_carry_i_4_n_2 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [23:23]\cal_tmp[11]_63 ;
  wire \cal_tmp[11]_carry__0_i_1_n_2 ;
  wire \cal_tmp[11]_carry__0_i_2_n_2 ;
  wire \cal_tmp[11]_carry__0_i_3_n_2 ;
  wire \cal_tmp[11]_carry__0_i_4_n_2 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__0_n_8 ;
  wire \cal_tmp[11]_carry__0_n_9 ;
  wire \cal_tmp[11]_carry__1_i_1_n_2 ;
  wire \cal_tmp[11]_carry__1_i_2_n_2 ;
  wire \cal_tmp[11]_carry__1_i_3_n_2 ;
  wire \cal_tmp[11]_carry__1_i_4_n_2 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__1_n_8 ;
  wire \cal_tmp[11]_carry__1_n_9 ;
  wire \cal_tmp[11]_carry__2_i_1_n_2 ;
  wire \cal_tmp[11]_carry__2_i_2_n_2 ;
  wire \cal_tmp[11]_carry__2_i_3_n_2 ;
  wire \cal_tmp[11]_carry__2_i_4_n_2 ;
  wire \cal_tmp[11]_carry__2_n_2 ;
  wire \cal_tmp[11]_carry__2_n_3 ;
  wire \cal_tmp[11]_carry__2_n_4 ;
  wire \cal_tmp[11]_carry__2_n_5 ;
  wire \cal_tmp[11]_carry__2_n_6 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__2_n_8 ;
  wire \cal_tmp[11]_carry__2_n_9 ;
  wire \cal_tmp[11]_carry__3_i_1_n_2 ;
  wire \cal_tmp[11]_carry__3_i_2_n_2 ;
  wire \cal_tmp[11]_carry__3_i_3_n_2 ;
  wire \cal_tmp[11]_carry__3_n_3 ;
  wire \cal_tmp[11]_carry__3_n_4 ;
  wire \cal_tmp[11]_carry__3_n_5 ;
  wire \cal_tmp[11]_carry__3_n_7 ;
  wire \cal_tmp[11]_carry__3_n_8 ;
  wire \cal_tmp[11]_carry__3_n_9 ;
  wire \cal_tmp[11]_carry_i_1_n_2 ;
  wire \cal_tmp[11]_carry_i_2_n_2 ;
  wire \cal_tmp[11]_carry_i_3_n_2 ;
  wire \cal_tmp[11]_carry_i_4_n_2 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[11]_carry_n_8 ;
  wire \cal_tmp[11]_carry_n_9 ;
  wire [23:23]\cal_tmp[12]_64 ;
  wire \cal_tmp[12]_carry__0_i_1_n_2 ;
  wire \cal_tmp[12]_carry__0_i_2_n_2 ;
  wire \cal_tmp[12]_carry__0_i_3_n_2 ;
  wire \cal_tmp[12]_carry__0_i_4_n_2 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__0_n_8 ;
  wire \cal_tmp[12]_carry__0_n_9 ;
  wire \cal_tmp[12]_carry__1_i_1_n_2 ;
  wire \cal_tmp[12]_carry__1_i_2_n_2 ;
  wire \cal_tmp[12]_carry__1_i_3_n_2 ;
  wire \cal_tmp[12]_carry__1_i_4_n_2 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__1_n_8 ;
  wire \cal_tmp[12]_carry__1_n_9 ;
  wire \cal_tmp[12]_carry__2_i_1_n_2 ;
  wire \cal_tmp[12]_carry__2_i_2_n_2 ;
  wire \cal_tmp[12]_carry__2_i_3_n_2 ;
  wire \cal_tmp[12]_carry__2_i_4_n_2 ;
  wire \cal_tmp[12]_carry__2_n_2 ;
  wire \cal_tmp[12]_carry__2_n_3 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_5 ;
  wire \cal_tmp[12]_carry__2_n_6 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__2_n_8 ;
  wire \cal_tmp[12]_carry__2_n_9 ;
  wire \cal_tmp[12]_carry__3_i_1_n_2 ;
  wire \cal_tmp[12]_carry__3_i_2_n_2 ;
  wire \cal_tmp[12]_carry__3_i_3_n_2 ;
  wire \cal_tmp[12]_carry__3_i_4_n_2 ;
  wire \cal_tmp[12]_carry__3_n_2 ;
  wire \cal_tmp[12]_carry__3_n_3 ;
  wire \cal_tmp[12]_carry__3_n_4 ;
  wire \cal_tmp[12]_carry__3_n_5 ;
  wire \cal_tmp[12]_carry__3_n_6 ;
  wire \cal_tmp[12]_carry__3_n_7 ;
  wire \cal_tmp[12]_carry__3_n_8 ;
  wire \cal_tmp[12]_carry__3_n_9 ;
  wire \cal_tmp[12]_carry_i_1_n_2 ;
  wire \cal_tmp[12]_carry_i_2_n_2 ;
  wire \cal_tmp[12]_carry_i_3_n_2 ;
  wire \cal_tmp[12]_carry_i_4_n_2 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[12]_carry_n_8 ;
  wire \cal_tmp[12]_carry_n_9 ;
  wire [23:23]\cal_tmp[13]_65 ;
  wire \cal_tmp[13]_carry__0_i_1_n_2 ;
  wire \cal_tmp[13]_carry__0_i_2_n_2 ;
  wire \cal_tmp[13]_carry__0_i_3_n_2 ;
  wire \cal_tmp[13]_carry__0_i_4_n_2 ;
  wire \cal_tmp[13]_carry__0_n_2 ;
  wire \cal_tmp[13]_carry__0_n_3 ;
  wire \cal_tmp[13]_carry__0_n_4 ;
  wire \cal_tmp[13]_carry__0_n_5 ;
  wire \cal_tmp[13]_carry__0_n_6 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__0_n_8 ;
  wire \cal_tmp[13]_carry__0_n_9 ;
  wire \cal_tmp[13]_carry__1_i_1_n_2 ;
  wire \cal_tmp[13]_carry__1_i_2_n_2 ;
  wire \cal_tmp[13]_carry__1_i_3_n_2 ;
  wire \cal_tmp[13]_carry__1_i_4_n_2 ;
  wire \cal_tmp[13]_carry__1_n_2 ;
  wire \cal_tmp[13]_carry__1_n_3 ;
  wire \cal_tmp[13]_carry__1_n_4 ;
  wire \cal_tmp[13]_carry__1_n_5 ;
  wire \cal_tmp[13]_carry__1_n_6 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__1_n_8 ;
  wire \cal_tmp[13]_carry__1_n_9 ;
  wire \cal_tmp[13]_carry__2_i_1_n_2 ;
  wire \cal_tmp[13]_carry__2_i_2_n_2 ;
  wire \cal_tmp[13]_carry__2_i_3_n_2 ;
  wire \cal_tmp[13]_carry__2_i_4_n_2 ;
  wire \cal_tmp[13]_carry__2_n_2 ;
  wire \cal_tmp[13]_carry__2_n_3 ;
  wire \cal_tmp[13]_carry__2_n_4 ;
  wire \cal_tmp[13]_carry__2_n_5 ;
  wire \cal_tmp[13]_carry__2_n_6 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__2_n_8 ;
  wire \cal_tmp[13]_carry__2_n_9 ;
  wire \cal_tmp[13]_carry__3_i_1_n_2 ;
  wire \cal_tmp[13]_carry__3_i_2_n_2 ;
  wire \cal_tmp[13]_carry__3_i_3_n_2 ;
  wire \cal_tmp[13]_carry__3_i_4_n_2 ;
  wire \cal_tmp[13]_carry__3_n_2 ;
  wire \cal_tmp[13]_carry__3_n_3 ;
  wire \cal_tmp[13]_carry__3_n_4 ;
  wire \cal_tmp[13]_carry__3_n_5 ;
  wire \cal_tmp[13]_carry__3_n_6 ;
  wire \cal_tmp[13]_carry__3_n_7 ;
  wire \cal_tmp[13]_carry__3_n_8 ;
  wire \cal_tmp[13]_carry__3_n_9 ;
  wire \cal_tmp[13]_carry__4_i_1_n_2 ;
  wire \cal_tmp[13]_carry__4_n_5 ;
  wire \cal_tmp[13]_carry__4_n_9 ;
  wire \cal_tmp[13]_carry_i_1_n_2 ;
  wire \cal_tmp[13]_carry_i_2_n_2 ;
  wire \cal_tmp[13]_carry_i_3_n_2 ;
  wire \cal_tmp[13]_carry_i_4_n_2 ;
  wire \cal_tmp[13]_carry_n_2 ;
  wire \cal_tmp[13]_carry_n_3 ;
  wire \cal_tmp[13]_carry_n_4 ;
  wire \cal_tmp[13]_carry_n_5 ;
  wire \cal_tmp[13]_carry_n_6 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire \cal_tmp[13]_carry_n_8 ;
  wire \cal_tmp[13]_carry_n_9 ;
  wire [23:23]\cal_tmp[14]_66 ;
  wire \cal_tmp[14]_carry__0_i_1_n_2 ;
  wire \cal_tmp[14]_carry__0_i_2_n_2 ;
  wire \cal_tmp[14]_carry__0_i_3_n_2 ;
  wire \cal_tmp[14]_carry__0_i_4_n_2 ;
  wire \cal_tmp[14]_carry__0_n_2 ;
  wire \cal_tmp[14]_carry__0_n_3 ;
  wire \cal_tmp[14]_carry__0_n_4 ;
  wire \cal_tmp[14]_carry__0_n_5 ;
  wire \cal_tmp[14]_carry__0_n_6 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__0_n_8 ;
  wire \cal_tmp[14]_carry__0_n_9 ;
  wire \cal_tmp[14]_carry__1_i_1_n_2 ;
  wire \cal_tmp[14]_carry__1_i_2_n_2 ;
  wire \cal_tmp[14]_carry__1_i_3_n_2 ;
  wire \cal_tmp[14]_carry__1_i_4_n_2 ;
  wire \cal_tmp[14]_carry__1_n_2 ;
  wire \cal_tmp[14]_carry__1_n_3 ;
  wire \cal_tmp[14]_carry__1_n_4 ;
  wire \cal_tmp[14]_carry__1_n_5 ;
  wire \cal_tmp[14]_carry__1_n_6 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__1_n_8 ;
  wire \cal_tmp[14]_carry__1_n_9 ;
  wire \cal_tmp[14]_carry__2_i_1_n_2 ;
  wire \cal_tmp[14]_carry__2_i_2_n_2 ;
  wire \cal_tmp[14]_carry__2_i_3_n_2 ;
  wire \cal_tmp[14]_carry__2_i_4_n_2 ;
  wire \cal_tmp[14]_carry__2_n_2 ;
  wire \cal_tmp[14]_carry__2_n_3 ;
  wire \cal_tmp[14]_carry__2_n_4 ;
  wire \cal_tmp[14]_carry__2_n_5 ;
  wire \cal_tmp[14]_carry__2_n_6 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__2_n_8 ;
  wire \cal_tmp[14]_carry__2_n_9 ;
  wire \cal_tmp[14]_carry__3_i_1_n_2 ;
  wire \cal_tmp[14]_carry__3_i_2_n_2 ;
  wire \cal_tmp[14]_carry__3_i_3_n_2 ;
  wire \cal_tmp[14]_carry__3_i_4_n_2 ;
  wire \cal_tmp[14]_carry__3_n_2 ;
  wire \cal_tmp[14]_carry__3_n_3 ;
  wire \cal_tmp[14]_carry__3_n_4 ;
  wire \cal_tmp[14]_carry__3_n_5 ;
  wire \cal_tmp[14]_carry__3_n_6 ;
  wire \cal_tmp[14]_carry__3_n_7 ;
  wire \cal_tmp[14]_carry__3_n_8 ;
  wire \cal_tmp[14]_carry__3_n_9 ;
  wire \cal_tmp[14]_carry__4_i_1_n_2 ;
  wire \cal_tmp[14]_carry__4_i_2_n_2 ;
  wire \cal_tmp[14]_carry__4_n_4 ;
  wire \cal_tmp[14]_carry__4_n_5 ;
  wire \cal_tmp[14]_carry__4_n_8 ;
  wire \cal_tmp[14]_carry__4_n_9 ;
  wire \cal_tmp[14]_carry_i_1_n_2 ;
  wire \cal_tmp[14]_carry_i_2_n_2 ;
  wire \cal_tmp[14]_carry_i_3_n_2 ;
  wire \cal_tmp[14]_carry_i_4_n_2 ;
  wire \cal_tmp[14]_carry_n_2 ;
  wire \cal_tmp[14]_carry_n_3 ;
  wire \cal_tmp[14]_carry_n_4 ;
  wire \cal_tmp[14]_carry_n_5 ;
  wire \cal_tmp[14]_carry_n_6 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire \cal_tmp[14]_carry_n_8 ;
  wire \cal_tmp[14]_carry_n_9 ;
  wire [23:23]\cal_tmp[15]_46 ;
  wire \cal_tmp[15]_carry__0_i_1_n_2 ;
  wire \cal_tmp[15]_carry__0_i_2_n_2 ;
  wire \cal_tmp[15]_carry__0_i_3_n_2 ;
  wire \cal_tmp[15]_carry__0_i_4_n_2 ;
  wire \cal_tmp[15]_carry__0_n_2 ;
  wire \cal_tmp[15]_carry__0_n_3 ;
  wire \cal_tmp[15]_carry__0_n_4 ;
  wire \cal_tmp[15]_carry__0_n_5 ;
  wire \cal_tmp[15]_carry__0_n_6 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__0_n_8 ;
  wire \cal_tmp[15]_carry__0_n_9 ;
  wire \cal_tmp[15]_carry__1_i_1_n_2 ;
  wire \cal_tmp[15]_carry__1_i_2_n_2 ;
  wire \cal_tmp[15]_carry__1_i_3_n_2 ;
  wire \cal_tmp[15]_carry__1_i_4_n_2 ;
  wire \cal_tmp[15]_carry__1_n_2 ;
  wire \cal_tmp[15]_carry__1_n_3 ;
  wire \cal_tmp[15]_carry__1_n_4 ;
  wire \cal_tmp[15]_carry__1_n_5 ;
  wire \cal_tmp[15]_carry__1_n_6 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__1_n_8 ;
  wire \cal_tmp[15]_carry__1_n_9 ;
  wire \cal_tmp[15]_carry__2_i_1_n_2 ;
  wire \cal_tmp[15]_carry__2_i_2_n_2 ;
  wire \cal_tmp[15]_carry__2_i_3_n_2 ;
  wire \cal_tmp[15]_carry__2_i_4_n_2 ;
  wire \cal_tmp[15]_carry__2_n_2 ;
  wire \cal_tmp[15]_carry__2_n_3 ;
  wire \cal_tmp[15]_carry__2_n_4 ;
  wire \cal_tmp[15]_carry__2_n_5 ;
  wire \cal_tmp[15]_carry__2_n_6 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__2_n_8 ;
  wire \cal_tmp[15]_carry__2_n_9 ;
  wire \cal_tmp[15]_carry__3_i_1_n_2 ;
  wire \cal_tmp[15]_carry__3_i_2_n_2 ;
  wire \cal_tmp[15]_carry__3_i_3_n_2 ;
  wire \cal_tmp[15]_carry__3_i_4_n_2 ;
  wire \cal_tmp[15]_carry__3_n_2 ;
  wire \cal_tmp[15]_carry__3_n_3 ;
  wire \cal_tmp[15]_carry__3_n_4 ;
  wire \cal_tmp[15]_carry__3_n_5 ;
  wire \cal_tmp[15]_carry__3_n_6 ;
  wire \cal_tmp[15]_carry__3_n_7 ;
  wire \cal_tmp[15]_carry__3_n_8 ;
  wire \cal_tmp[15]_carry__3_n_9 ;
  wire \cal_tmp[15]_carry__4_i_1_n_2 ;
  wire \cal_tmp[15]_carry__4_i_2_n_2 ;
  wire \cal_tmp[15]_carry__4_i_3_n_2 ;
  wire \cal_tmp[15]_carry__4_n_3 ;
  wire \cal_tmp[15]_carry__4_n_4 ;
  wire \cal_tmp[15]_carry__4_n_5 ;
  wire \cal_tmp[15]_carry__4_n_8 ;
  wire \cal_tmp[15]_carry__4_n_9 ;
  wire \cal_tmp[15]_carry_i_1_n_2 ;
  wire \cal_tmp[15]_carry_i_2_n_2 ;
  wire \cal_tmp[15]_carry_i_3_n_2 ;
  wire \cal_tmp[15]_carry_i_4_n_2 ;
  wire \cal_tmp[15]_carry_n_2 ;
  wire \cal_tmp[15]_carry_n_3 ;
  wire \cal_tmp[15]_carry_n_4 ;
  wire \cal_tmp[15]_carry_n_5 ;
  wire \cal_tmp[15]_carry_n_6 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[15]_carry_n_8 ;
  wire \cal_tmp[15]_carry_n_9 ;
  wire [23:23]\cal_tmp[16]_47 ;
  wire \cal_tmp[16]_carry__0_i_1_n_2 ;
  wire \cal_tmp[16]_carry__0_i_2_n_2 ;
  wire \cal_tmp[16]_carry__0_i_3_n_2 ;
  wire \cal_tmp[16]_carry__0_i_4_n_2 ;
  wire \cal_tmp[16]_carry__0_n_2 ;
  wire \cal_tmp[16]_carry__0_n_3 ;
  wire \cal_tmp[16]_carry__0_n_4 ;
  wire \cal_tmp[16]_carry__0_n_5 ;
  wire \cal_tmp[16]_carry__0_n_6 ;
  wire \cal_tmp[16]_carry__0_n_7 ;
  wire \cal_tmp[16]_carry__0_n_8 ;
  wire \cal_tmp[16]_carry__0_n_9 ;
  wire \cal_tmp[16]_carry__1_i_1_n_2 ;
  wire \cal_tmp[16]_carry__1_i_2_n_2 ;
  wire \cal_tmp[16]_carry__1_i_3_n_2 ;
  wire \cal_tmp[16]_carry__1_i_4_n_2 ;
  wire \cal_tmp[16]_carry__1_n_2 ;
  wire \cal_tmp[16]_carry__1_n_3 ;
  wire \cal_tmp[16]_carry__1_n_4 ;
  wire \cal_tmp[16]_carry__1_n_5 ;
  wire \cal_tmp[16]_carry__1_n_6 ;
  wire \cal_tmp[16]_carry__1_n_7 ;
  wire \cal_tmp[16]_carry__1_n_8 ;
  wire \cal_tmp[16]_carry__1_n_9 ;
  wire \cal_tmp[16]_carry__2_i_1_n_2 ;
  wire \cal_tmp[16]_carry__2_i_2_n_2 ;
  wire \cal_tmp[16]_carry__2_i_3_n_2 ;
  wire \cal_tmp[16]_carry__2_i_4_n_2 ;
  wire \cal_tmp[16]_carry__2_n_2 ;
  wire \cal_tmp[16]_carry__2_n_3 ;
  wire \cal_tmp[16]_carry__2_n_4 ;
  wire \cal_tmp[16]_carry__2_n_5 ;
  wire \cal_tmp[16]_carry__2_n_6 ;
  wire \cal_tmp[16]_carry__2_n_7 ;
  wire \cal_tmp[16]_carry__2_n_8 ;
  wire \cal_tmp[16]_carry__2_n_9 ;
  wire \cal_tmp[16]_carry__3_i_1_n_2 ;
  wire \cal_tmp[16]_carry__3_i_2_n_2 ;
  wire \cal_tmp[16]_carry__3_i_3_n_2 ;
  wire \cal_tmp[16]_carry__3_i_4_n_2 ;
  wire \cal_tmp[16]_carry__3_n_2 ;
  wire \cal_tmp[16]_carry__3_n_3 ;
  wire \cal_tmp[16]_carry__3_n_4 ;
  wire \cal_tmp[16]_carry__3_n_5 ;
  wire \cal_tmp[16]_carry__3_n_6 ;
  wire \cal_tmp[16]_carry__3_n_7 ;
  wire \cal_tmp[16]_carry__3_n_8 ;
  wire \cal_tmp[16]_carry__3_n_9 ;
  wire \cal_tmp[16]_carry__4_i_1_n_2 ;
  wire \cal_tmp[16]_carry__4_i_2_n_2 ;
  wire \cal_tmp[16]_carry__4_i_3_n_2 ;
  wire \cal_tmp[16]_carry__4_n_3 ;
  wire \cal_tmp[16]_carry__4_n_4 ;
  wire \cal_tmp[16]_carry__4_n_5 ;
  wire \cal_tmp[16]_carry__4_n_8 ;
  wire \cal_tmp[16]_carry__4_n_9 ;
  wire \cal_tmp[16]_carry_i_1_n_2 ;
  wire \cal_tmp[16]_carry_i_2_n_2 ;
  wire \cal_tmp[16]_carry_i_3_n_2 ;
  wire \cal_tmp[16]_carry_i_4_n_2 ;
  wire \cal_tmp[16]_carry_n_2 ;
  wire \cal_tmp[16]_carry_n_3 ;
  wire \cal_tmp[16]_carry_n_4 ;
  wire \cal_tmp[16]_carry_n_5 ;
  wire \cal_tmp[16]_carry_n_6 ;
  wire \cal_tmp[16]_carry_n_7 ;
  wire \cal_tmp[16]_carry_n_8 ;
  wire \cal_tmp[16]_carry_n_9 ;
  wire [23:23]\cal_tmp[17]_48 ;
  wire \cal_tmp[17]_carry__0_i_1_n_2 ;
  wire \cal_tmp[17]_carry__0_i_2_n_2 ;
  wire \cal_tmp[17]_carry__0_i_3_n_2 ;
  wire \cal_tmp[17]_carry__0_i_4_n_2 ;
  wire \cal_tmp[17]_carry__0_n_2 ;
  wire \cal_tmp[17]_carry__0_n_3 ;
  wire \cal_tmp[17]_carry__0_n_4 ;
  wire \cal_tmp[17]_carry__0_n_5 ;
  wire \cal_tmp[17]_carry__0_n_6 ;
  wire \cal_tmp[17]_carry__0_n_7 ;
  wire \cal_tmp[17]_carry__0_n_8 ;
  wire \cal_tmp[17]_carry__0_n_9 ;
  wire \cal_tmp[17]_carry__1_i_1_n_2 ;
  wire \cal_tmp[17]_carry__1_i_2_n_2 ;
  wire \cal_tmp[17]_carry__1_i_3_n_2 ;
  wire \cal_tmp[17]_carry__1_i_4_n_2 ;
  wire \cal_tmp[17]_carry__1_n_2 ;
  wire \cal_tmp[17]_carry__1_n_3 ;
  wire \cal_tmp[17]_carry__1_n_4 ;
  wire \cal_tmp[17]_carry__1_n_5 ;
  wire \cal_tmp[17]_carry__1_n_6 ;
  wire \cal_tmp[17]_carry__1_n_7 ;
  wire \cal_tmp[17]_carry__1_n_8 ;
  wire \cal_tmp[17]_carry__1_n_9 ;
  wire \cal_tmp[17]_carry__2_i_1_n_2 ;
  wire \cal_tmp[17]_carry__2_i_2_n_2 ;
  wire \cal_tmp[17]_carry__2_i_3_n_2 ;
  wire \cal_tmp[17]_carry__2_i_4_n_2 ;
  wire \cal_tmp[17]_carry__2_n_2 ;
  wire \cal_tmp[17]_carry__2_n_3 ;
  wire \cal_tmp[17]_carry__2_n_4 ;
  wire \cal_tmp[17]_carry__2_n_5 ;
  wire \cal_tmp[17]_carry__2_n_6 ;
  wire \cal_tmp[17]_carry__2_n_7 ;
  wire \cal_tmp[17]_carry__2_n_8 ;
  wire \cal_tmp[17]_carry__2_n_9 ;
  wire \cal_tmp[17]_carry__3_i_1_n_2 ;
  wire \cal_tmp[17]_carry__3_i_2_n_2 ;
  wire \cal_tmp[17]_carry__3_i_3_n_2 ;
  wire \cal_tmp[17]_carry__3_i_4_n_2 ;
  wire \cal_tmp[17]_carry__3_n_2 ;
  wire \cal_tmp[17]_carry__3_n_3 ;
  wire \cal_tmp[17]_carry__3_n_4 ;
  wire \cal_tmp[17]_carry__3_n_5 ;
  wire \cal_tmp[17]_carry__3_n_6 ;
  wire \cal_tmp[17]_carry__3_n_7 ;
  wire \cal_tmp[17]_carry__3_n_8 ;
  wire \cal_tmp[17]_carry__3_n_9 ;
  wire \cal_tmp[17]_carry__4_i_1_n_2 ;
  wire \cal_tmp[17]_carry__4_i_2_n_2 ;
  wire \cal_tmp[17]_carry__4_i_3_n_2 ;
  wire \cal_tmp[17]_carry__4_n_3 ;
  wire \cal_tmp[17]_carry__4_n_4 ;
  wire \cal_tmp[17]_carry__4_n_5 ;
  wire \cal_tmp[17]_carry__4_n_8 ;
  wire \cal_tmp[17]_carry__4_n_9 ;
  wire \cal_tmp[17]_carry_i_1_n_2 ;
  wire \cal_tmp[17]_carry_i_2_n_2 ;
  wire \cal_tmp[17]_carry_i_3_n_2 ;
  wire \cal_tmp[17]_carry_i_4_n_2 ;
  wire \cal_tmp[17]_carry_n_2 ;
  wire \cal_tmp[17]_carry_n_3 ;
  wire \cal_tmp[17]_carry_n_4 ;
  wire \cal_tmp[17]_carry_n_5 ;
  wire \cal_tmp[17]_carry_n_6 ;
  wire \cal_tmp[17]_carry_n_7 ;
  wire \cal_tmp[17]_carry_n_8 ;
  wire \cal_tmp[17]_carry_n_9 ;
  wire [23:23]\cal_tmp[18]_49 ;
  wire \cal_tmp[18]_carry__0_i_1_n_2 ;
  wire \cal_tmp[18]_carry__0_i_2_n_2 ;
  wire \cal_tmp[18]_carry__0_i_3_n_2 ;
  wire \cal_tmp[18]_carry__0_i_4_n_2 ;
  wire \cal_tmp[18]_carry__0_n_2 ;
  wire \cal_tmp[18]_carry__0_n_3 ;
  wire \cal_tmp[18]_carry__0_n_4 ;
  wire \cal_tmp[18]_carry__0_n_5 ;
  wire \cal_tmp[18]_carry__0_n_6 ;
  wire \cal_tmp[18]_carry__0_n_7 ;
  wire \cal_tmp[18]_carry__0_n_8 ;
  wire \cal_tmp[18]_carry__0_n_9 ;
  wire \cal_tmp[18]_carry__1_i_1_n_2 ;
  wire \cal_tmp[18]_carry__1_i_2_n_2 ;
  wire \cal_tmp[18]_carry__1_i_3_n_2 ;
  wire \cal_tmp[18]_carry__1_i_4_n_2 ;
  wire \cal_tmp[18]_carry__1_n_2 ;
  wire \cal_tmp[18]_carry__1_n_3 ;
  wire \cal_tmp[18]_carry__1_n_4 ;
  wire \cal_tmp[18]_carry__1_n_5 ;
  wire \cal_tmp[18]_carry__1_n_6 ;
  wire \cal_tmp[18]_carry__1_n_7 ;
  wire \cal_tmp[18]_carry__1_n_8 ;
  wire \cal_tmp[18]_carry__1_n_9 ;
  wire \cal_tmp[18]_carry__2_i_1_n_2 ;
  wire \cal_tmp[18]_carry__2_i_2_n_2 ;
  wire \cal_tmp[18]_carry__2_i_3_n_2 ;
  wire \cal_tmp[18]_carry__2_i_4_n_2 ;
  wire \cal_tmp[18]_carry__2_n_2 ;
  wire \cal_tmp[18]_carry__2_n_3 ;
  wire \cal_tmp[18]_carry__2_n_4 ;
  wire \cal_tmp[18]_carry__2_n_5 ;
  wire \cal_tmp[18]_carry__2_n_6 ;
  wire \cal_tmp[18]_carry__2_n_7 ;
  wire \cal_tmp[18]_carry__2_n_8 ;
  wire \cal_tmp[18]_carry__2_n_9 ;
  wire \cal_tmp[18]_carry__3_i_1_n_2 ;
  wire \cal_tmp[18]_carry__3_i_2_n_2 ;
  wire \cal_tmp[18]_carry__3_i_3_n_2 ;
  wire \cal_tmp[18]_carry__3_i_4_n_2 ;
  wire \cal_tmp[18]_carry__3_n_2 ;
  wire \cal_tmp[18]_carry__3_n_3 ;
  wire \cal_tmp[18]_carry__3_n_4 ;
  wire \cal_tmp[18]_carry__3_n_5 ;
  wire \cal_tmp[18]_carry__3_n_6 ;
  wire \cal_tmp[18]_carry__3_n_7 ;
  wire \cal_tmp[18]_carry__3_n_8 ;
  wire \cal_tmp[18]_carry__3_n_9 ;
  wire \cal_tmp[18]_carry__4_i_1_n_2 ;
  wire \cal_tmp[18]_carry__4_i_2_n_2 ;
  wire \cal_tmp[18]_carry__4_i_3_n_2 ;
  wire \cal_tmp[18]_carry__4_n_3 ;
  wire \cal_tmp[18]_carry__4_n_4 ;
  wire \cal_tmp[18]_carry__4_n_5 ;
  wire \cal_tmp[18]_carry__4_n_8 ;
  wire \cal_tmp[18]_carry__4_n_9 ;
  wire \cal_tmp[18]_carry_i_1_n_2 ;
  wire \cal_tmp[18]_carry_i_2_n_2 ;
  wire \cal_tmp[18]_carry_i_3_n_2 ;
  wire \cal_tmp[18]_carry_i_4_n_2 ;
  wire \cal_tmp[18]_carry_n_2 ;
  wire \cal_tmp[18]_carry_n_3 ;
  wire \cal_tmp[18]_carry_n_4 ;
  wire \cal_tmp[18]_carry_n_5 ;
  wire \cal_tmp[18]_carry_n_6 ;
  wire \cal_tmp[18]_carry_n_7 ;
  wire \cal_tmp[18]_carry_n_8 ;
  wire \cal_tmp[18]_carry_n_9 ;
  wire [23:23]\cal_tmp[19]_50 ;
  wire \cal_tmp[19]_carry__0_i_1_n_2 ;
  wire \cal_tmp[19]_carry__0_i_2_n_2 ;
  wire \cal_tmp[19]_carry__0_i_3_n_2 ;
  wire \cal_tmp[19]_carry__0_i_4_n_2 ;
  wire \cal_tmp[19]_carry__0_n_2 ;
  wire \cal_tmp[19]_carry__0_n_3 ;
  wire \cal_tmp[19]_carry__0_n_4 ;
  wire \cal_tmp[19]_carry__0_n_5 ;
  wire \cal_tmp[19]_carry__0_n_6 ;
  wire \cal_tmp[19]_carry__0_n_7 ;
  wire \cal_tmp[19]_carry__0_n_8 ;
  wire \cal_tmp[19]_carry__0_n_9 ;
  wire \cal_tmp[19]_carry__1_i_1_n_2 ;
  wire \cal_tmp[19]_carry__1_i_2_n_2 ;
  wire \cal_tmp[19]_carry__1_i_3_n_2 ;
  wire \cal_tmp[19]_carry__1_i_4_n_2 ;
  wire \cal_tmp[19]_carry__1_n_2 ;
  wire \cal_tmp[19]_carry__1_n_3 ;
  wire \cal_tmp[19]_carry__1_n_4 ;
  wire \cal_tmp[19]_carry__1_n_5 ;
  wire \cal_tmp[19]_carry__1_n_6 ;
  wire \cal_tmp[19]_carry__1_n_7 ;
  wire \cal_tmp[19]_carry__1_n_8 ;
  wire \cal_tmp[19]_carry__1_n_9 ;
  wire \cal_tmp[19]_carry__2_i_1_n_2 ;
  wire \cal_tmp[19]_carry__2_i_2_n_2 ;
  wire \cal_tmp[19]_carry__2_i_3_n_2 ;
  wire \cal_tmp[19]_carry__2_i_4_n_2 ;
  wire \cal_tmp[19]_carry__2_n_2 ;
  wire \cal_tmp[19]_carry__2_n_3 ;
  wire \cal_tmp[19]_carry__2_n_4 ;
  wire \cal_tmp[19]_carry__2_n_5 ;
  wire \cal_tmp[19]_carry__2_n_6 ;
  wire \cal_tmp[19]_carry__2_n_7 ;
  wire \cal_tmp[19]_carry__2_n_8 ;
  wire \cal_tmp[19]_carry__2_n_9 ;
  wire \cal_tmp[19]_carry__3_i_1_n_2 ;
  wire \cal_tmp[19]_carry__3_i_2_n_2 ;
  wire \cal_tmp[19]_carry__3_i_3_n_2 ;
  wire \cal_tmp[19]_carry__3_i_4_n_2 ;
  wire \cal_tmp[19]_carry__3_n_2 ;
  wire \cal_tmp[19]_carry__3_n_3 ;
  wire \cal_tmp[19]_carry__3_n_4 ;
  wire \cal_tmp[19]_carry__3_n_5 ;
  wire \cal_tmp[19]_carry__3_n_6 ;
  wire \cal_tmp[19]_carry__3_n_7 ;
  wire \cal_tmp[19]_carry__3_n_8 ;
  wire \cal_tmp[19]_carry__3_n_9 ;
  wire \cal_tmp[19]_carry__4_i_1_n_2 ;
  wire \cal_tmp[19]_carry__4_i_2_n_2 ;
  wire \cal_tmp[19]_carry__4_i_3_n_2 ;
  wire \cal_tmp[19]_carry__4_n_3 ;
  wire \cal_tmp[19]_carry__4_n_4 ;
  wire \cal_tmp[19]_carry__4_n_5 ;
  wire \cal_tmp[19]_carry__4_n_8 ;
  wire \cal_tmp[19]_carry__4_n_9 ;
  wire \cal_tmp[19]_carry_i_1_n_2 ;
  wire \cal_tmp[19]_carry_i_2_n_2 ;
  wire \cal_tmp[19]_carry_i_3_n_2 ;
  wire \cal_tmp[19]_carry_i_4_n_2 ;
  wire \cal_tmp[19]_carry_n_2 ;
  wire \cal_tmp[19]_carry_n_3 ;
  wire \cal_tmp[19]_carry_n_4 ;
  wire \cal_tmp[19]_carry_n_5 ;
  wire \cal_tmp[19]_carry_n_6 ;
  wire \cal_tmp[19]_carry_n_7 ;
  wire \cal_tmp[19]_carry_n_8 ;
  wire \cal_tmp[19]_carry_n_9 ;
  wire [23:23]\cal_tmp[1]_53 ;
  wire \cal_tmp[1]_carry__0_i_1_n_2 ;
  wire \cal_tmp[1]_carry__0_i_2_n_2 ;
  wire \cal_tmp[1]_carry__0_i_3_n_2 ;
  wire \cal_tmp[1]_carry__0_i_4_n_2 ;
  wire \cal_tmp[1]_carry__0_n_2 ;
  wire \cal_tmp[1]_carry__0_n_3 ;
  wire \cal_tmp[1]_carry__0_n_4 ;
  wire \cal_tmp[1]_carry__0_n_5 ;
  wire \cal_tmp[1]_carry__0_n_6 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__0_n_8 ;
  wire \cal_tmp[1]_carry__0_n_9 ;
  wire \cal_tmp[1]_carry__1_i_1_n_2 ;
  wire \cal_tmp[1]_carry__1_n_5 ;
  wire \cal_tmp[1]_carry__1_n_9 ;
  wire \cal_tmp[1]_carry_i_1_n_2 ;
  wire \cal_tmp[1]_carry_i_2_n_2 ;
  wire \cal_tmp[1]_carry_i_3_n_2 ;
  wire \cal_tmp[1]_carry_i_4_n_2 ;
  wire \cal_tmp[1]_carry_n_2 ;
  wire \cal_tmp[1]_carry_n_3 ;
  wire \cal_tmp[1]_carry_n_4 ;
  wire \cal_tmp[1]_carry_n_5 ;
  wire \cal_tmp[1]_carry_n_6 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire \cal_tmp[1]_carry_n_8 ;
  wire \cal_tmp[1]_carry_n_9 ;
  wire [23:23]\cal_tmp[20]_51 ;
  wire \cal_tmp[20]_carry__0_i_1_n_2 ;
  wire \cal_tmp[20]_carry__0_i_2_n_2 ;
  wire \cal_tmp[20]_carry__0_i_3_n_2 ;
  wire \cal_tmp[20]_carry__0_i_4_n_2 ;
  wire \cal_tmp[20]_carry__0_n_2 ;
  wire \cal_tmp[20]_carry__0_n_3 ;
  wire \cal_tmp[20]_carry__0_n_4 ;
  wire \cal_tmp[20]_carry__0_n_5 ;
  wire \cal_tmp[20]_carry__0_n_6 ;
  wire \cal_tmp[20]_carry__0_n_7 ;
  wire \cal_tmp[20]_carry__0_n_8 ;
  wire \cal_tmp[20]_carry__0_n_9 ;
  wire \cal_tmp[20]_carry__1_i_1_n_2 ;
  wire \cal_tmp[20]_carry__1_i_2_n_2 ;
  wire \cal_tmp[20]_carry__1_i_3_n_2 ;
  wire \cal_tmp[20]_carry__1_i_4_n_2 ;
  wire \cal_tmp[20]_carry__1_n_2 ;
  wire \cal_tmp[20]_carry__1_n_3 ;
  wire \cal_tmp[20]_carry__1_n_4 ;
  wire \cal_tmp[20]_carry__1_n_5 ;
  wire \cal_tmp[20]_carry__1_n_6 ;
  wire \cal_tmp[20]_carry__1_n_7 ;
  wire \cal_tmp[20]_carry__1_n_8 ;
  wire \cal_tmp[20]_carry__1_n_9 ;
  wire \cal_tmp[20]_carry__2_i_1_n_2 ;
  wire \cal_tmp[20]_carry__2_i_2_n_2 ;
  wire \cal_tmp[20]_carry__2_i_3_n_2 ;
  wire \cal_tmp[20]_carry__2_i_4_n_2 ;
  wire \cal_tmp[20]_carry__2_n_2 ;
  wire \cal_tmp[20]_carry__2_n_3 ;
  wire \cal_tmp[20]_carry__2_n_4 ;
  wire \cal_tmp[20]_carry__2_n_5 ;
  wire \cal_tmp[20]_carry__2_n_6 ;
  wire \cal_tmp[20]_carry__2_n_7 ;
  wire \cal_tmp[20]_carry__2_n_8 ;
  wire \cal_tmp[20]_carry__2_n_9 ;
  wire \cal_tmp[20]_carry__3_i_1_n_2 ;
  wire \cal_tmp[20]_carry__3_i_2_n_2 ;
  wire \cal_tmp[20]_carry__3_i_3_n_2 ;
  wire \cal_tmp[20]_carry__3_i_4_n_2 ;
  wire \cal_tmp[20]_carry__3_n_2 ;
  wire \cal_tmp[20]_carry__3_n_3 ;
  wire \cal_tmp[20]_carry__3_n_4 ;
  wire \cal_tmp[20]_carry__3_n_5 ;
  wire \cal_tmp[20]_carry__3_n_6 ;
  wire \cal_tmp[20]_carry__3_n_7 ;
  wire \cal_tmp[20]_carry__3_n_8 ;
  wire \cal_tmp[20]_carry__3_n_9 ;
  wire \cal_tmp[20]_carry__4_i_1_n_2 ;
  wire \cal_tmp[20]_carry__4_i_2_n_2 ;
  wire \cal_tmp[20]_carry__4_i_3_n_2 ;
  wire \cal_tmp[20]_carry__4_n_3 ;
  wire \cal_tmp[20]_carry__4_n_4 ;
  wire \cal_tmp[20]_carry__4_n_5 ;
  wire \cal_tmp[20]_carry__4_n_8 ;
  wire \cal_tmp[20]_carry__4_n_9 ;
  wire \cal_tmp[20]_carry_i_1_n_2 ;
  wire \cal_tmp[20]_carry_i_2_n_2 ;
  wire \cal_tmp[20]_carry_i_3_n_2 ;
  wire \cal_tmp[20]_carry_i_4_n_2 ;
  wire \cal_tmp[20]_carry_n_2 ;
  wire \cal_tmp[20]_carry_n_3 ;
  wire \cal_tmp[20]_carry_n_4 ;
  wire \cal_tmp[20]_carry_n_5 ;
  wire \cal_tmp[20]_carry_n_6 ;
  wire \cal_tmp[20]_carry_n_7 ;
  wire \cal_tmp[20]_carry_n_8 ;
  wire \cal_tmp[20]_carry_n_9 ;
  wire [23:23]\cal_tmp[21]_52 ;
  wire \cal_tmp[21]_carry__0_i_1_n_2 ;
  wire \cal_tmp[21]_carry__0_i_2_n_2 ;
  wire \cal_tmp[21]_carry__0_i_3_n_2 ;
  wire \cal_tmp[21]_carry__0_i_4_n_2 ;
  wire \cal_tmp[21]_carry__0_n_2 ;
  wire \cal_tmp[21]_carry__0_n_3 ;
  wire \cal_tmp[21]_carry__0_n_4 ;
  wire \cal_tmp[21]_carry__0_n_5 ;
  wire \cal_tmp[21]_carry__0_n_6 ;
  wire \cal_tmp[21]_carry__0_n_7 ;
  wire \cal_tmp[21]_carry__0_n_8 ;
  wire \cal_tmp[21]_carry__0_n_9 ;
  wire \cal_tmp[21]_carry__1_i_1_n_2 ;
  wire \cal_tmp[21]_carry__1_i_2_n_2 ;
  wire \cal_tmp[21]_carry__1_i_3_n_2 ;
  wire \cal_tmp[21]_carry__1_i_4_n_2 ;
  wire \cal_tmp[21]_carry__1_n_2 ;
  wire \cal_tmp[21]_carry__1_n_3 ;
  wire \cal_tmp[21]_carry__1_n_4 ;
  wire \cal_tmp[21]_carry__1_n_5 ;
  wire \cal_tmp[21]_carry__1_n_6 ;
  wire \cal_tmp[21]_carry__1_n_7 ;
  wire \cal_tmp[21]_carry__1_n_8 ;
  wire \cal_tmp[21]_carry__1_n_9 ;
  wire \cal_tmp[21]_carry__2_i_1_n_2 ;
  wire \cal_tmp[21]_carry__2_i_2_n_2 ;
  wire \cal_tmp[21]_carry__2_i_3_n_2 ;
  wire \cal_tmp[21]_carry__2_i_4_n_2 ;
  wire \cal_tmp[21]_carry__2_n_2 ;
  wire \cal_tmp[21]_carry__2_n_3 ;
  wire \cal_tmp[21]_carry__2_n_4 ;
  wire \cal_tmp[21]_carry__2_n_5 ;
  wire \cal_tmp[21]_carry__2_n_6 ;
  wire \cal_tmp[21]_carry__2_n_7 ;
  wire \cal_tmp[21]_carry__2_n_8 ;
  wire \cal_tmp[21]_carry__2_n_9 ;
  wire \cal_tmp[21]_carry__3_i_1_n_2 ;
  wire \cal_tmp[21]_carry__3_i_2_n_2 ;
  wire \cal_tmp[21]_carry__3_i_3_n_2 ;
  wire \cal_tmp[21]_carry__3_i_4_n_2 ;
  wire \cal_tmp[21]_carry__3_n_2 ;
  wire \cal_tmp[21]_carry__3_n_3 ;
  wire \cal_tmp[21]_carry__3_n_4 ;
  wire \cal_tmp[21]_carry__3_n_5 ;
  wire \cal_tmp[21]_carry__3_n_6 ;
  wire \cal_tmp[21]_carry__3_n_7 ;
  wire \cal_tmp[21]_carry__3_n_8 ;
  wire \cal_tmp[21]_carry__3_n_9 ;
  wire \cal_tmp[21]_carry__4_i_1_n_2 ;
  wire \cal_tmp[21]_carry__4_i_2_n_2 ;
  wire \cal_tmp[21]_carry__4_i_3_n_2 ;
  wire \cal_tmp[21]_carry__4_n_3 ;
  wire \cal_tmp[21]_carry__4_n_4 ;
  wire \cal_tmp[21]_carry__4_n_5 ;
  wire \cal_tmp[21]_carry__4_n_8 ;
  wire \cal_tmp[21]_carry__4_n_9 ;
  wire \cal_tmp[21]_carry_i_1_n_2 ;
  wire \cal_tmp[21]_carry_i_2_n_2 ;
  wire \cal_tmp[21]_carry_i_3_n_2 ;
  wire \cal_tmp[21]_carry_i_4_n_2 ;
  wire \cal_tmp[21]_carry_n_2 ;
  wire \cal_tmp[21]_carry_n_3 ;
  wire \cal_tmp[21]_carry_n_4 ;
  wire \cal_tmp[21]_carry_n_5 ;
  wire \cal_tmp[21]_carry_n_6 ;
  wire \cal_tmp[21]_carry_n_7 ;
  wire \cal_tmp[21]_carry_n_8 ;
  wire \cal_tmp[21]_carry_n_9 ;
  wire \cal_tmp[22]_carry__0_i_1_n_2 ;
  wire \cal_tmp[22]_carry__0_i_2_n_2 ;
  wire \cal_tmp[22]_carry__0_i_3_n_2 ;
  wire \cal_tmp[22]_carry__0_i_4_n_2 ;
  wire \cal_tmp[22]_carry__0_n_2 ;
  wire \cal_tmp[22]_carry__0_n_3 ;
  wire \cal_tmp[22]_carry__0_n_4 ;
  wire \cal_tmp[22]_carry__0_n_5 ;
  wire \cal_tmp[22]_carry__1_i_1_n_2 ;
  wire \cal_tmp[22]_carry__1_i_2_n_2 ;
  wire \cal_tmp[22]_carry__1_i_3_n_2 ;
  wire \cal_tmp[22]_carry__1_i_4_n_2 ;
  wire \cal_tmp[22]_carry__1_n_2 ;
  wire \cal_tmp[22]_carry__1_n_3 ;
  wire \cal_tmp[22]_carry__1_n_4 ;
  wire \cal_tmp[22]_carry__1_n_5 ;
  wire \cal_tmp[22]_carry__2_i_1_n_2 ;
  wire \cal_tmp[22]_carry__2_i_2_n_2 ;
  wire \cal_tmp[22]_carry__2_i_3_n_2 ;
  wire \cal_tmp[22]_carry__2_i_4_n_2 ;
  wire \cal_tmp[22]_carry__2_n_2 ;
  wire \cal_tmp[22]_carry__2_n_3 ;
  wire \cal_tmp[22]_carry__2_n_4 ;
  wire \cal_tmp[22]_carry__2_n_5 ;
  wire \cal_tmp[22]_carry__3_i_1_n_2 ;
  wire \cal_tmp[22]_carry__3_i_2_n_2 ;
  wire \cal_tmp[22]_carry__3_i_3_n_2 ;
  wire \cal_tmp[22]_carry__3_i_4_n_2 ;
  wire \cal_tmp[22]_carry__3_n_2 ;
  wire \cal_tmp[22]_carry__3_n_3 ;
  wire \cal_tmp[22]_carry__3_n_4 ;
  wire \cal_tmp[22]_carry__3_n_5 ;
  wire \cal_tmp[22]_carry__4_i_1_n_2 ;
  wire \cal_tmp[22]_carry__4_i_2_n_2 ;
  wire \cal_tmp[22]_carry__4_i_3_n_2 ;
  wire \cal_tmp[22]_carry__4_n_3 ;
  wire \cal_tmp[22]_carry__4_n_4 ;
  wire \cal_tmp[22]_carry__4_n_5 ;
  wire \cal_tmp[22]_carry_i_1_n_2 ;
  wire \cal_tmp[22]_carry_i_2_n_2 ;
  wire \cal_tmp[22]_carry_i_3_n_2 ;
  wire \cal_tmp[22]_carry_i_4_n_2 ;
  wire \cal_tmp[22]_carry_n_2 ;
  wire \cal_tmp[22]_carry_n_3 ;
  wire \cal_tmp[22]_carry_n_4 ;
  wire \cal_tmp[22]_carry_n_5 ;
  wire [23:23]\cal_tmp[2]_54 ;
  wire \cal_tmp[2]_carry__0_i_1_n_2 ;
  wire \cal_tmp[2]_carry__0_i_2_n_2 ;
  wire \cal_tmp[2]_carry__0_i_3_n_2 ;
  wire \cal_tmp[2]_carry__0_i_4_n_2 ;
  wire \cal_tmp[2]_carry__0_n_2 ;
  wire \cal_tmp[2]_carry__0_n_3 ;
  wire \cal_tmp[2]_carry__0_n_4 ;
  wire \cal_tmp[2]_carry__0_n_5 ;
  wire \cal_tmp[2]_carry__0_n_6 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__0_n_8 ;
  wire \cal_tmp[2]_carry__0_n_9 ;
  wire \cal_tmp[2]_carry__1_i_1_n_2 ;
  wire \cal_tmp[2]_carry__1_i_2_n_2 ;
  wire \cal_tmp[2]_carry__1_n_4 ;
  wire \cal_tmp[2]_carry__1_n_5 ;
  wire \cal_tmp[2]_carry__1_n_8 ;
  wire \cal_tmp[2]_carry__1_n_9 ;
  wire \cal_tmp[2]_carry_i_1_n_2 ;
  wire \cal_tmp[2]_carry_i_2_n_2 ;
  wire \cal_tmp[2]_carry_i_3_n_2 ;
  wire \cal_tmp[2]_carry_i_4_n_2 ;
  wire \cal_tmp[2]_carry_n_2 ;
  wire \cal_tmp[2]_carry_n_3 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [23:23]\cal_tmp[3]_55 ;
  wire \cal_tmp[3]_carry__0_i_1_n_2 ;
  wire \cal_tmp[3]_carry__0_i_2_n_2 ;
  wire \cal_tmp[3]_carry__0_i_3_n_2 ;
  wire \cal_tmp[3]_carry__0_i_4_n_2 ;
  wire \cal_tmp[3]_carry__0_n_2 ;
  wire \cal_tmp[3]_carry__0_n_3 ;
  wire \cal_tmp[3]_carry__0_n_4 ;
  wire \cal_tmp[3]_carry__0_n_5 ;
  wire \cal_tmp[3]_carry__0_n_6 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__0_n_8 ;
  wire \cal_tmp[3]_carry__0_n_9 ;
  wire \cal_tmp[3]_carry__1_i_1_n_2 ;
  wire \cal_tmp[3]_carry__1_i_2_n_2 ;
  wire \cal_tmp[3]_carry__1_i_3_n_2 ;
  wire \cal_tmp[3]_carry__1_n_3 ;
  wire \cal_tmp[3]_carry__1_n_4 ;
  wire \cal_tmp[3]_carry__1_n_5 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry__1_n_8 ;
  wire \cal_tmp[3]_carry__1_n_9 ;
  wire \cal_tmp[3]_carry_i_1_n_2 ;
  wire \cal_tmp[3]_carry_i_2_n_2 ;
  wire \cal_tmp[3]_carry_i_3_n_2 ;
  wire \cal_tmp[3]_carry_i_4_n_2 ;
  wire \cal_tmp[3]_carry_n_2 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [23:23]\cal_tmp[4]_56 ;
  wire \cal_tmp[4]_carry__0_i_1_n_2 ;
  wire \cal_tmp[4]_carry__0_i_2_n_2 ;
  wire \cal_tmp[4]_carry__0_i_3_n_2 ;
  wire \cal_tmp[4]_carry__0_i_4_n_2 ;
  wire \cal_tmp[4]_carry__0_n_2 ;
  wire \cal_tmp[4]_carry__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_5 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__0_n_8 ;
  wire \cal_tmp[4]_carry__0_n_9 ;
  wire \cal_tmp[4]_carry__1_i_1_n_2 ;
  wire \cal_tmp[4]_carry__1_i_2_n_2 ;
  wire \cal_tmp[4]_carry__1_i_3_n_2 ;
  wire \cal_tmp[4]_carry__1_i_4_n_2 ;
  wire \cal_tmp[4]_carry__1_n_2 ;
  wire \cal_tmp[4]_carry__1_n_3 ;
  wire \cal_tmp[4]_carry__1_n_4 ;
  wire \cal_tmp[4]_carry__1_n_5 ;
  wire \cal_tmp[4]_carry__1_n_6 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry__1_n_8 ;
  wire \cal_tmp[4]_carry__1_n_9 ;
  wire \cal_tmp[4]_carry_i_1_n_2 ;
  wire \cal_tmp[4]_carry_i_2_n_2 ;
  wire \cal_tmp[4]_carry_i_3_n_2 ;
  wire \cal_tmp[4]_carry_i_4_n_2 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [23:23]\cal_tmp[5]_57 ;
  wire \cal_tmp[5]_carry__0_i_1_n_2 ;
  wire \cal_tmp[5]_carry__0_i_2_n_2 ;
  wire \cal_tmp[5]_carry__0_i_3_n_2 ;
  wire \cal_tmp[5]_carry__0_i_4_n_2 ;
  wire \cal_tmp[5]_carry__0_n_2 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__0_n_8 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry__1_i_1_n_2 ;
  wire \cal_tmp[5]_carry__1_i_2_n_2 ;
  wire \cal_tmp[5]_carry__1_i_3_n_2 ;
  wire \cal_tmp[5]_carry__1_i_4_n_2 ;
  wire \cal_tmp[5]_carry__1_n_2 ;
  wire \cal_tmp[5]_carry__1_n_3 ;
  wire \cal_tmp[5]_carry__1_n_4 ;
  wire \cal_tmp[5]_carry__1_n_5 ;
  wire \cal_tmp[5]_carry__1_n_6 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__1_n_8 ;
  wire \cal_tmp[5]_carry__1_n_9 ;
  wire \cal_tmp[5]_carry__2_i_1_n_2 ;
  wire \cal_tmp[5]_carry__2_n_5 ;
  wire \cal_tmp[5]_carry__2_n_9 ;
  wire \cal_tmp[5]_carry_i_1_n_2 ;
  wire \cal_tmp[5]_carry_i_2_n_2 ;
  wire \cal_tmp[5]_carry_i_3_n_2 ;
  wire \cal_tmp[5]_carry_i_4_n_2 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [23:23]\cal_tmp[6]_58 ;
  wire \cal_tmp[6]_carry__0_i_1_n_2 ;
  wire \cal_tmp[6]_carry__0_i_2_n_2 ;
  wire \cal_tmp[6]_carry__0_i_3_n_2 ;
  wire \cal_tmp[6]_carry__0_i_4_n_2 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry__1_i_1_n_2 ;
  wire \cal_tmp[6]_carry__1_i_2_n_2 ;
  wire \cal_tmp[6]_carry__1_i_3_n_2 ;
  wire \cal_tmp[6]_carry__1_i_4_n_2 ;
  wire \cal_tmp[6]_carry__1_n_2 ;
  wire \cal_tmp[6]_carry__1_n_3 ;
  wire \cal_tmp[6]_carry__1_n_4 ;
  wire \cal_tmp[6]_carry__1_n_5 ;
  wire \cal_tmp[6]_carry__1_n_6 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__1_n_8 ;
  wire \cal_tmp[6]_carry__1_n_9 ;
  wire \cal_tmp[6]_carry__2_i_1_n_2 ;
  wire \cal_tmp[6]_carry__2_i_2_n_2 ;
  wire \cal_tmp[6]_carry__2_n_4 ;
  wire \cal_tmp[6]_carry__2_n_5 ;
  wire \cal_tmp[6]_carry__2_n_8 ;
  wire \cal_tmp[6]_carry__2_n_9 ;
  wire \cal_tmp[6]_carry_i_1_n_2 ;
  wire \cal_tmp[6]_carry_i_2_n_2 ;
  wire \cal_tmp[6]_carry_i_3_n_2 ;
  wire \cal_tmp[6]_carry_i_4_n_2 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [23:23]\cal_tmp[7]_59 ;
  wire \cal_tmp[7]_carry__0_i_1_n_2 ;
  wire \cal_tmp[7]_carry__0_i_2_n_2 ;
  wire \cal_tmp[7]_carry__0_i_3_n_2 ;
  wire \cal_tmp[7]_carry__0_i_4_n_2 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry__1_i_1_n_2 ;
  wire \cal_tmp[7]_carry__1_i_2_n_2 ;
  wire \cal_tmp[7]_carry__1_i_3_n_2 ;
  wire \cal_tmp[7]_carry__1_i_4_n_2 ;
  wire \cal_tmp[7]_carry__1_n_2 ;
  wire \cal_tmp[7]_carry__1_n_3 ;
  wire \cal_tmp[7]_carry__1_n_4 ;
  wire \cal_tmp[7]_carry__1_n_5 ;
  wire \cal_tmp[7]_carry__1_n_6 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__1_n_8 ;
  wire \cal_tmp[7]_carry__1_n_9 ;
  wire \cal_tmp[7]_carry__2_i_1_n_2 ;
  wire \cal_tmp[7]_carry__2_i_2_n_2 ;
  wire \cal_tmp[7]_carry__2_i_3_n_2 ;
  wire \cal_tmp[7]_carry__2_n_3 ;
  wire \cal_tmp[7]_carry__2_n_4 ;
  wire \cal_tmp[7]_carry__2_n_5 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry__2_n_8 ;
  wire \cal_tmp[7]_carry__2_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_2 ;
  wire \cal_tmp[7]_carry_i_2_n_2 ;
  wire \cal_tmp[7]_carry_i_3_n_2 ;
  wire \cal_tmp[7]_carry_i_4_n_2 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [23:23]\cal_tmp[8]_60 ;
  wire \cal_tmp[8]_carry__0_i_1_n_2 ;
  wire \cal_tmp[8]_carry__0_i_2_n_2 ;
  wire \cal_tmp[8]_carry__0_i_3_n_2 ;
  wire \cal_tmp[8]_carry__0_i_4_n_2 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_2 ;
  wire \cal_tmp[8]_carry__1_i_2_n_2 ;
  wire \cal_tmp[8]_carry__1_i_3_n_2 ;
  wire \cal_tmp[8]_carry__1_i_4_n_2 ;
  wire \cal_tmp[8]_carry__1_n_2 ;
  wire \cal_tmp[8]_carry__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_5 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__1_n_8 ;
  wire \cal_tmp[8]_carry__1_n_9 ;
  wire \cal_tmp[8]_carry__2_i_1_n_2 ;
  wire \cal_tmp[8]_carry__2_i_2_n_2 ;
  wire \cal_tmp[8]_carry__2_i_3_n_2 ;
  wire \cal_tmp[8]_carry__2_i_4_n_2 ;
  wire \cal_tmp[8]_carry__2_n_2 ;
  wire \cal_tmp[8]_carry__2_n_3 ;
  wire \cal_tmp[8]_carry__2_n_4 ;
  wire \cal_tmp[8]_carry__2_n_5 ;
  wire \cal_tmp[8]_carry__2_n_6 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry__2_n_8 ;
  wire \cal_tmp[8]_carry__2_n_9 ;
  wire \cal_tmp[8]_carry_i_1_n_2 ;
  wire \cal_tmp[8]_carry_i_2_n_2 ;
  wire \cal_tmp[8]_carry_i_3_n_2 ;
  wire \cal_tmp[8]_carry_i_4_n_2 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [23:23]\cal_tmp[9]_61 ;
  wire \cal_tmp[9]_carry__0_i_1_n_2 ;
  wire \cal_tmp[9]_carry__0_i_2_n_2 ;
  wire \cal_tmp[9]_carry__0_i_3_n_2 ;
  wire \cal_tmp[9]_carry__0_i_4_n_2 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_2 ;
  wire \cal_tmp[9]_carry__1_i_2_n_2 ;
  wire \cal_tmp[9]_carry__1_i_3_n_2 ;
  wire \cal_tmp[9]_carry__1_i_4_n_2 ;
  wire \cal_tmp[9]_carry__1_n_2 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__1_n_8 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry__2_i_1_n_2 ;
  wire \cal_tmp[9]_carry__2_i_2_n_2 ;
  wire \cal_tmp[9]_carry__2_i_3_n_2 ;
  wire \cal_tmp[9]_carry__2_i_4_n_2 ;
  wire \cal_tmp[9]_carry__2_n_2 ;
  wire \cal_tmp[9]_carry__2_n_3 ;
  wire \cal_tmp[9]_carry__2_n_4 ;
  wire \cal_tmp[9]_carry__2_n_5 ;
  wire \cal_tmp[9]_carry__2_n_6 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__2_n_8 ;
  wire \cal_tmp[9]_carry__2_n_9 ;
  wire \cal_tmp[9]_carry__3_i_1_n_2 ;
  wire \cal_tmp[9]_carry__3_n_5 ;
  wire \cal_tmp[9]_carry__3_n_9 ;
  wire \cal_tmp[9]_carry_i_1_n_2 ;
  wire \cal_tmp[9]_carry_i_2_n_2 ;
  wire \cal_tmp[9]_carry_i_3_n_2 ;
  wire \cal_tmp[9]_carry_i_4_n_2 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \dividend_tmp_reg_n_2_[0][21] ;
  wire [22:1]dividend_u;
  wire [21:0]dividend_u0;
  wire \divisor_tmp[0][5]_i_2_n_2 ;
  wire \divisor_tmp[0][7]_i_2_n_2 ;
  wire [7:0]\divisor_tmp_reg[0][1]_0 ;
  wire [6:0]\divisor_tmp_reg[0][7]_0 ;
  wire [0:0]\divisor_tmp_reg[0]_1 ;
  wire [7:1]divisor_u;
  wire \loop[0].dividend_tmp_reg[1][21]_srl2_n_2 ;
  wire \loop[0].dividend_tmp_reg_n_2_[1][22] ;
  wire [7:0]\loop[0].divisor_tmp_reg[1]_2 ;
  wire \loop[0].remd_tmp[1][0]_i_1_n_2 ;
  wire \loop[0].remd_tmp[1][7]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][0]_i_2_n_5 ;
  wire \loop[0].remd_tmp_reg[1][1]_0 ;
  wire [0:0]\loop[0].remd_tmp_reg[1][1]_1 ;
  wire [7:0]\loop[0].remd_tmp_reg[1]_3 ;
  wire \loop[10].dividend_tmp_reg[11][21]_srl12_n_2 ;
  wire \loop[10].dividend_tmp_reg[11][22]__0_n_2 ;
  wire [7:0]\loop[10].divisor_tmp_reg[11]_22 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_2 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_2 ;
  wire [17:0]\loop[10].remd_tmp_reg[11]_23 ;
  wire \loop[11].dividend_tmp_reg[12][21]_srl13_n_2 ;
  wire \loop[11].dividend_tmp_reg[12][22]__0_n_2 ;
  wire [7:0]\loop[11].divisor_tmp_reg[12]_24 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_2 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_2 ;
  wire [18:0]\loop[11].remd_tmp_reg[12]_25 ;
  wire \loop[12].dividend_tmp_reg[13][21]_srl14_n_2 ;
  wire \loop[12].dividend_tmp_reg[13][22]__0_n_2 ;
  wire [7:0]\loop[12].divisor_tmp_reg[13]_26 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][19]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_2 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_2 ;
  wire [19:0]\loop[12].remd_tmp_reg[13]_27 ;
  wire \loop[13].dividend_tmp_reg[14][21]_srl15_n_2 ;
  wire \loop[13].dividend_tmp_reg[14][22]__0_n_2 ;
  wire [7:0]\loop[13].divisor_tmp_reg[14]_28 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][19]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][20]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_2 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_2 ;
  wire [20:0]\loop[13].remd_tmp_reg[14]_29 ;
  wire \loop[14].dividend_tmp_reg[15][21]_srl16_n_2 ;
  wire \loop[14].dividend_tmp_reg[15][22]__0_n_2 ;
  wire [7:0]\loop[14].divisor_tmp_reg[15]_30 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][19]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][20]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][21]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_2 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_2 ;
  wire [21:0]\loop[14].remd_tmp_reg[15]_31 ;
  wire \loop[15].dividend_tmp_reg[16][0]__0_n_2 ;
  wire \loop[15].dividend_tmp_reg[16][21]_srl17_n_2 ;
  wire \loop[15].dividend_tmp_reg[16][22]__0_n_2 ;
  wire [7:0]\loop[15].divisor_tmp_reg[16]_32 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][19]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][20]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][21]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_2 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_2 ;
  wire [21:0]\loop[15].remd_tmp_reg[16]_33 ;
  wire \loop[16].dividend_tmp_reg[17][0]__0_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][21]_srl18_n_2 ;
  wire \loop[16].dividend_tmp_reg[17][22]__0_n_2 ;
  wire [7:0]\loop[16].divisor_tmp_reg[17]_34 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][19]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][20]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][21]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_2 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_2 ;
  wire [21:0]\loop[16].remd_tmp_reg[17]_35 ;
  wire \loop[17].dividend_tmp_reg[18][0]__0_n_2 ;
  wire \loop[17].dividend_tmp_reg[18][21]_srl19_n_2 ;
  wire \loop[17].dividend_tmp_reg[18][22]__0_n_2 ;
  wire [7:0]\loop[17].divisor_tmp_reg[18]_36 ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][19]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][20]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][21]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_2 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_2 ;
  wire [21:0]\loop[17].remd_tmp_reg[18]_37 ;
  wire \loop[18].dividend_tmp_reg[19][0]__0_n_2 ;
  wire \loop[18].dividend_tmp_reg[19][21]_srl20_n_2 ;
  wire \loop[18].dividend_tmp_reg[19][22]__0_n_2 ;
  wire [7:0]\loop[18].divisor_tmp_reg[19]_38 ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][19]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][20]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][21]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_2 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_2 ;
  wire [21:0]\loop[18].remd_tmp_reg[19]_39 ;
  wire \loop[19].dividend_tmp_reg[20][0]__0_n_2 ;
  wire \loop[19].dividend_tmp_reg[20][21]_srl21_n_2 ;
  wire \loop[19].dividend_tmp_reg[20][22]__0_n_2 ;
  wire [7:0]\loop[19].divisor_tmp_reg[20]_40 ;
  wire \loop[19].remd_tmp[20][0]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][10]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][11]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][12]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][13]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][14]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][15]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][16]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][17]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][18]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][19]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][1]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][20]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][21]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][2]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][3]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][4]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][5]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][6]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][7]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][8]_i_1_n_2 ;
  wire \loop[19].remd_tmp[20][9]_i_1_n_2 ;
  wire [21:0]\loop[19].remd_tmp_reg[20]_41 ;
  wire \loop[1].dividend_tmp_reg[2][21]_srl3_n_2 ;
  wire \loop[1].dividend_tmp_reg[2][22]__0_n_2 ;
  wire [7:0]\loop[1].divisor_tmp_reg[2]_4 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_2 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_2 ;
  wire [8:0]\loop[1].remd_tmp_reg[2]_5 ;
  wire \loop[20].dividend_tmp_reg[21][21]_srl22_n_2 ;
  wire \loop[20].dividend_tmp_reg[21][22]__0_n_2 ;
  wire \loop[20].dividend_tmp_reg_n_2_[21][0] ;
  wire [7:0]\loop[20].divisor_tmp_reg[21]_42 ;
  wire \loop[20].remd_tmp[21][0]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][10]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][11]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][12]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][13]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][14]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][15]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][16]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][17]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][18]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][19]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][1]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][20]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][21]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][2]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][3]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][4]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][5]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][6]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][7]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][8]_i_1_n_2 ;
  wire \loop[20].remd_tmp[21][9]_i_1_n_2 ;
  wire [21:0]\loop[20].remd_tmp_reg[21]_43 ;
  wire \loop[21].dividend_tmp_reg[22][22]__0_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][2]_srl2_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][3]_srl3_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][4]_srl4_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][5]_srl5_n_2 ;
  wire \loop[21].dividend_tmp_reg[22][6]_srl6_n_2 ;
  wire \loop[21].dividend_tmp_reg_n_2_[22][0] ;
  wire \loop[21].dividend_tmp_reg_n_2_[22][1] ;
  wire [7:0]\loop[21].divisor_tmp_reg[22]_44 ;
  wire \loop[21].remd_tmp[22][0]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][10]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][11]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][12]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][13]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][14]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][15]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][16]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][17]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][18]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][19]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][1]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][20]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][21]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][2]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][3]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][4]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][5]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][6]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][7]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][8]_i_1_n_2 ;
  wire \loop[21].remd_tmp[22][9]_i_1_n_2 ;
  wire [21:0]\loop[21].remd_tmp_reg[22]_45 ;
  wire \loop[21].sign_tmp_reg[22][1]_srl23_n_2 ;
  wire [7:1]\loop[22].dividend_tmp_reg[23]_0 ;
  wire \loop[2].dividend_tmp_reg[3][21]_srl4_n_2 ;
  wire \loop[2].dividend_tmp_reg[3][22]__0_n_2 ;
  wire [7:0]\loop[2].divisor_tmp_reg[3]_6 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_2 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_2 ;
  wire [9:0]\loop[2].remd_tmp_reg[3]_7 ;
  wire \loop[3].dividend_tmp_reg[4][21]_srl5_n_2 ;
  wire \loop[3].dividend_tmp_reg[4][22]__0_n_2 ;
  wire [7:0]\loop[3].divisor_tmp_reg[4]_8 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_2 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_2 ;
  wire [10:0]\loop[3].remd_tmp_reg[4]_9 ;
  wire \loop[4].dividend_tmp_reg[5][21]_srl6_n_2 ;
  wire \loop[4].dividend_tmp_reg[5][22]__0_n_2 ;
  wire [7:0]\loop[4].divisor_tmp_reg[5]_10 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_2 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_2 ;
  wire [11:0]\loop[4].remd_tmp_reg[5]_11 ;
  wire \loop[5].dividend_tmp_reg[6][21]_srl7_n_2 ;
  wire \loop[5].dividend_tmp_reg[6][22]__0_n_2 ;
  wire [7:0]\loop[5].divisor_tmp_reg[6]_12 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_2 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_2 ;
  wire [12:0]\loop[5].remd_tmp_reg[6]_13 ;
  wire \loop[6].dividend_tmp_reg[7][21]_srl8_n_2 ;
  wire \loop[6].dividend_tmp_reg[7][22]__0_n_2 ;
  wire [7:0]\loop[6].divisor_tmp_reg[7]_14 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_2 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_2 ;
  wire [13:0]\loop[6].remd_tmp_reg[7]_15 ;
  wire \loop[7].dividend_tmp_reg[8][21]_srl9_n_2 ;
  wire \loop[7].dividend_tmp_reg[8][22]__0_n_2 ;
  wire [7:0]\loop[7].divisor_tmp_reg[8]_16 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_2 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_2 ;
  wire [14:0]\loop[7].remd_tmp_reg[8]_17 ;
  wire \loop[8].dividend_tmp_reg[9][21]_srl10_n_2 ;
  wire \loop[8].dividend_tmp_reg[9][22]__0_n_2 ;
  wire [7:0]\loop[8].divisor_tmp_reg[9]_18 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_2 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_2 ;
  wire [15:0]\loop[8].remd_tmp_reg[9]_19 ;
  wire \loop[9].dividend_tmp_reg[10][21]_srl11_n_2 ;
  wire \loop[9].dividend_tmp_reg[10][22]__0_n_2 ;
  wire [7:0]\loop[9].divisor_tmp_reg[10]_20 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_2 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_2 ;
  wire [16:0]\loop[9].remd_tmp_reg[10]_21 ;
  wire [6:0]p_0_in;
  wire p_1_in0;
  wire \quot[7]_i_2_n_2 ;
  wire [1:1]sign_i;
  wire [3:2]\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[12]_carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__4_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[13]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[13]_carry__4_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[14]_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[14]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[15]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[15]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[16]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[16]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[17]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[17]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[18]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[18]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[19]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[19]_carry__4_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[20]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[20]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[21]_carry__4_CO_UNCONNECTED ;
  wire [2:2]\NLW_cal_tmp[21]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[22]_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[22]_carry__4_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[4]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop[0].remd_tmp_reg[1][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop[0].remd_tmp_reg[1][0]_i_2_O_UNCONNECTED ;
  wire \NLW_loop[15].dividend_tmp_reg[16][21]_srl17_Q31_UNCONNECTED ;
  wire \NLW_loop[16].dividend_tmp_reg[17][21]_srl18_Q31_UNCONNECTED ;
  wire \NLW_loop[17].dividend_tmp_reg[18][21]_srl19_Q31_UNCONNECTED ;
  wire \NLW_loop[18].dividend_tmp_reg[19][21]_srl20_Q31_UNCONNECTED ;
  wire \NLW_loop[19].dividend_tmp_reg[20][21]_srl21_Q31_UNCONNECTED ;
  wire \NLW_loop[20].dividend_tmp_reg[21][21]_srl22_Q31_UNCONNECTED ;
  wire \NLW_loop[21].sign_tmp_reg[22][1]_srl23_Q31_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_2 ,\cal_tmp[0]_carry_n_3 ,\cal_tmp[0]_carry_n_4 ,\cal_tmp[0]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,p_1_in0}),
        .O({\cal_tmp[0]_carry_n_6 ,\cal_tmp[0]_carry_n_7 ,\cal_tmp[0]_carry_n_8 ,\cal_tmp[0]_carry_n_9 }),
        .S({p_0_in[2:0],\cal_tmp[0]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_2 ),
        .CO({\cal_tmp[0]_carry__0_n_2 ,\cal_tmp[0]_carry__0_n_3 ,\cal_tmp[0]_carry__0_n_4 ,\cal_tmp[0]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__0_n_6 ,\cal_tmp[0]_carry__0_n_7 ,\cal_tmp[0]_carry__0_n_8 ,\cal_tmp[0]_carry__0_n_9 }),
        .S(p_0_in[6:3]));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\divisor_tmp_reg[0]_1 ),
        .O(\cal_tmp[0]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg[10]_21 [2:0],\loop[9].dividend_tmp_reg[10][22]__0_n_2 }),
        .O({\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 ,\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 }),
        .S({\cal_tmp[10]_carry_i_1_n_2 ,\cal_tmp[10]_carry_i_2_n_2 ,\cal_tmp[10]_carry_i_3_n_2 ,\cal_tmp[10]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_2 ),
        .CO({\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [6:3]),
        .O({\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 ,\cal_tmp[10]_carry__0_n_8 ,\cal_tmp[10]_carry__0_n_9 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_2 ,\cal_tmp[10]_carry__0_i_2_n_2 ,\cal_tmp[10]_carry__0_i_3_n_2 ,\cal_tmp[10]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .O(\cal_tmp[10]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .O(\cal_tmp[10]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .O(\cal_tmp[10]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .O(\cal_tmp[10]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_2 ),
        .CO({\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 ,\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [10:7]),
        .O({\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 ,\cal_tmp[10]_carry__1_n_8 ,\cal_tmp[10]_carry__1_n_9 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_2 ,\cal_tmp[10]_carry__1_i_2_n_2 ,\cal_tmp[10]_carry__1_i_3_n_2 ,\cal_tmp[10]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .O(\cal_tmp[10]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .O(\cal_tmp[10]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .O(\cal_tmp[10]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .O(\cal_tmp[10]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_2 ),
        .CO({\cal_tmp[10]_carry__2_n_2 ,\cal_tmp[10]_carry__2_n_3 ,\cal_tmp[10]_carry__2_n_4 ,\cal_tmp[10]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [14:11]),
        .O({\cal_tmp[10]_carry__2_n_6 ,\cal_tmp[10]_carry__2_n_7 ,\cal_tmp[10]_carry__2_n_8 ,\cal_tmp[10]_carry__2_n_9 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_2 ,\cal_tmp[10]_carry__2_i_2_n_2 ,\cal_tmp[10]_carry__2_i_3_n_2 ,\cal_tmp[10]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .O(\cal_tmp[10]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .O(\cal_tmp[10]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .O(\cal_tmp[10]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .O(\cal_tmp[10]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_2 ),
        .CO({\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[10]_carry__3_n_4 ,\cal_tmp[10]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[9].remd_tmp_reg[10]_21 [16:15]}),
        .O({\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [3],\cal_tmp[10]_62 ,\cal_tmp[10]_carry__3_n_8 ,\cal_tmp[10]_carry__3_n_9 }),
        .S({1'b0,1'b1,\cal_tmp[10]_carry__3_i_1_n_2 ,\cal_tmp[10]_carry__3_i_2_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .O(\cal_tmp[10]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .O(\cal_tmp[10]_carry__3_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .O(\cal_tmp[10]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .O(\cal_tmp[10]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .O(\cal_tmp[10]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(\loop[9].dividend_tmp_reg[10][22]__0_n_2 ),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .O(\cal_tmp[10]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 ,\cal_tmp[11]_carry_n_4 ,\cal_tmp[11]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg[11]_23 [2:0],\loop[10].dividend_tmp_reg[11][22]__0_n_2 }),
        .O({\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 ,\cal_tmp[11]_carry_n_8 ,\cal_tmp[11]_carry_n_9 }),
        .S({\cal_tmp[11]_carry_i_1_n_2 ,\cal_tmp[11]_carry_i_2_n_2 ,\cal_tmp[11]_carry_i_3_n_2 ,\cal_tmp[11]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_2 ),
        .CO({\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 ,\cal_tmp[11]_carry__0_n_4 ,\cal_tmp[11]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [6:3]),
        .O({\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 ,\cal_tmp[11]_carry__0_n_8 ,\cal_tmp[11]_carry__0_n_9 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_2 ,\cal_tmp[11]_carry__0_i_2_n_2 ,\cal_tmp[11]_carry__0_i_3_n_2 ,\cal_tmp[11]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .O(\cal_tmp[11]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .O(\cal_tmp[11]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .O(\cal_tmp[11]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .O(\cal_tmp[11]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_2 ),
        .CO({\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 ,\cal_tmp[11]_carry__1_n_4 ,\cal_tmp[11]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [10:7]),
        .O({\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 ,\cal_tmp[11]_carry__1_n_8 ,\cal_tmp[11]_carry__1_n_9 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_2 ,\cal_tmp[11]_carry__1_i_2_n_2 ,\cal_tmp[11]_carry__1_i_3_n_2 ,\cal_tmp[11]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .O(\cal_tmp[11]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .O(\cal_tmp[11]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .O(\cal_tmp[11]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .O(\cal_tmp[11]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_2 ),
        .CO({\cal_tmp[11]_carry__2_n_2 ,\cal_tmp[11]_carry__2_n_3 ,\cal_tmp[11]_carry__2_n_4 ,\cal_tmp[11]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [14:11]),
        .O({\cal_tmp[11]_carry__2_n_6 ,\cal_tmp[11]_carry__2_n_7 ,\cal_tmp[11]_carry__2_n_8 ,\cal_tmp[11]_carry__2_n_9 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_2 ,\cal_tmp[11]_carry__2_i_2_n_2 ,\cal_tmp[11]_carry__2_i_3_n_2 ,\cal_tmp[11]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .O(\cal_tmp[11]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .O(\cal_tmp[11]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .O(\cal_tmp[11]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .O(\cal_tmp[11]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_2 ),
        .CO({\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED [3],\cal_tmp[11]_carry__3_n_3 ,\cal_tmp[11]_carry__3_n_4 ,\cal_tmp[11]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[10].remd_tmp_reg[11]_23 [17:15]}),
        .O({\cal_tmp[11]_63 ,\cal_tmp[11]_carry__3_n_7 ,\cal_tmp[11]_carry__3_n_8 ,\cal_tmp[11]_carry__3_n_9 }),
        .S({1'b1,\cal_tmp[11]_carry__3_i_1_n_2 ,\cal_tmp[11]_carry__3_i_2_n_2 ,\cal_tmp[11]_carry__3_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .O(\cal_tmp[11]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .O(\cal_tmp[11]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .O(\cal_tmp[11]_carry__3_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .O(\cal_tmp[11]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .O(\cal_tmp[11]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .O(\cal_tmp[11]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(\loop[10].dividend_tmp_reg[11][22]__0_n_2 ),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .O(\cal_tmp[11]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 ,\cal_tmp[12]_carry_n_4 ,\cal_tmp[12]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg[12]_25 [2:0],\loop[11].dividend_tmp_reg[12][22]__0_n_2 }),
        .O({\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 ,\cal_tmp[12]_carry_n_8 ,\cal_tmp[12]_carry_n_9 }),
        .S({\cal_tmp[12]_carry_i_1_n_2 ,\cal_tmp[12]_carry_i_2_n_2 ,\cal_tmp[12]_carry_i_3_n_2 ,\cal_tmp[12]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_2 ),
        .CO({\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 ,\cal_tmp[12]_carry__0_n_4 ,\cal_tmp[12]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [6:3]),
        .O({\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 ,\cal_tmp[12]_carry__0_n_8 ,\cal_tmp[12]_carry__0_n_9 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_2 ,\cal_tmp[12]_carry__0_i_2_n_2 ,\cal_tmp[12]_carry__0_i_3_n_2 ,\cal_tmp[12]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .O(\cal_tmp[12]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_2 ),
        .CO({\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 ,\cal_tmp[12]_carry__1_n_4 ,\cal_tmp[12]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [10:7]),
        .O({\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 ,\cal_tmp[12]_carry__1_n_8 ,\cal_tmp[12]_carry__1_n_9 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_2 ,\cal_tmp[12]_carry__1_i_2_n_2 ,\cal_tmp[12]_carry__1_i_3_n_2 ,\cal_tmp[12]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .O(\cal_tmp[12]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .O(\cal_tmp[12]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .O(\cal_tmp[12]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .O(\cal_tmp[12]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_2 ),
        .CO({\cal_tmp[12]_carry__2_n_2 ,\cal_tmp[12]_carry__2_n_3 ,\cal_tmp[12]_carry__2_n_4 ,\cal_tmp[12]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [14:11]),
        .O({\cal_tmp[12]_carry__2_n_6 ,\cal_tmp[12]_carry__2_n_7 ,\cal_tmp[12]_carry__2_n_8 ,\cal_tmp[12]_carry__2_n_9 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_2 ,\cal_tmp[12]_carry__2_i_2_n_2 ,\cal_tmp[12]_carry__2_i_3_n_2 ,\cal_tmp[12]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .O(\cal_tmp[12]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .O(\cal_tmp[12]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .O(\cal_tmp[12]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .O(\cal_tmp[12]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_2 ),
        .CO({\cal_tmp[12]_carry__3_n_2 ,\cal_tmp[12]_carry__3_n_3 ,\cal_tmp[12]_carry__3_n_4 ,\cal_tmp[12]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [18:15]),
        .O({\cal_tmp[12]_carry__3_n_6 ,\cal_tmp[12]_carry__3_n_7 ,\cal_tmp[12]_carry__3_n_8 ,\cal_tmp[12]_carry__3_n_9 }),
        .S({\cal_tmp[12]_carry__3_i_1_n_2 ,\cal_tmp[12]_carry__3_i_2_n_2 ,\cal_tmp[12]_carry__3_i_3_n_2 ,\cal_tmp[12]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .O(\cal_tmp[12]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .O(\cal_tmp[12]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .O(\cal_tmp[12]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .O(\cal_tmp[12]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[12]_carry__4 
       (.CI(\cal_tmp[12]_carry__3_n_2 ),
        .CO(\NLW_cal_tmp[12]_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[12]_carry__4_O_UNCONNECTED [3:1],\cal_tmp[12]_64 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .O(\cal_tmp[12]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .O(\cal_tmp[12]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .O(\cal_tmp[12]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(\loop[11].dividend_tmp_reg[12][22]__0_n_2 ),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .O(\cal_tmp[12]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_2 ,\cal_tmp[13]_carry_n_3 ,\cal_tmp[13]_carry_n_4 ,\cal_tmp[13]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg[13]_27 [2:0],\loop[12].dividend_tmp_reg[13][22]__0_n_2 }),
        .O({\cal_tmp[13]_carry_n_6 ,\cal_tmp[13]_carry_n_7 ,\cal_tmp[13]_carry_n_8 ,\cal_tmp[13]_carry_n_9 }),
        .S({\cal_tmp[13]_carry_i_1_n_2 ,\cal_tmp[13]_carry_i_2_n_2 ,\cal_tmp[13]_carry_i_3_n_2 ,\cal_tmp[13]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_2 ),
        .CO({\cal_tmp[13]_carry__0_n_2 ,\cal_tmp[13]_carry__0_n_3 ,\cal_tmp[13]_carry__0_n_4 ,\cal_tmp[13]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [6:3]),
        .O({\cal_tmp[13]_carry__0_n_6 ,\cal_tmp[13]_carry__0_n_7 ,\cal_tmp[13]_carry__0_n_8 ,\cal_tmp[13]_carry__0_n_9 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_2 ,\cal_tmp[13]_carry__0_i_2_n_2 ,\cal_tmp[13]_carry__0_i_3_n_2 ,\cal_tmp[13]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .O(\cal_tmp[13]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .O(\cal_tmp[13]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .O(\cal_tmp[13]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .O(\cal_tmp[13]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_2 ),
        .CO({\cal_tmp[13]_carry__1_n_2 ,\cal_tmp[13]_carry__1_n_3 ,\cal_tmp[13]_carry__1_n_4 ,\cal_tmp[13]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [10:7]),
        .O({\cal_tmp[13]_carry__1_n_6 ,\cal_tmp[13]_carry__1_n_7 ,\cal_tmp[13]_carry__1_n_8 ,\cal_tmp[13]_carry__1_n_9 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_2 ,\cal_tmp[13]_carry__1_i_2_n_2 ,\cal_tmp[13]_carry__1_i_3_n_2 ,\cal_tmp[13]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .O(\cal_tmp[13]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .O(\cal_tmp[13]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .O(\cal_tmp[13]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .O(\cal_tmp[13]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_2 ),
        .CO({\cal_tmp[13]_carry__2_n_2 ,\cal_tmp[13]_carry__2_n_3 ,\cal_tmp[13]_carry__2_n_4 ,\cal_tmp[13]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [14:11]),
        .O({\cal_tmp[13]_carry__2_n_6 ,\cal_tmp[13]_carry__2_n_7 ,\cal_tmp[13]_carry__2_n_8 ,\cal_tmp[13]_carry__2_n_9 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_2 ,\cal_tmp[13]_carry__2_i_2_n_2 ,\cal_tmp[13]_carry__2_i_3_n_2 ,\cal_tmp[13]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .O(\cal_tmp[13]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .O(\cal_tmp[13]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .O(\cal_tmp[13]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .O(\cal_tmp[13]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_2 ),
        .CO({\cal_tmp[13]_carry__3_n_2 ,\cal_tmp[13]_carry__3_n_3 ,\cal_tmp[13]_carry__3_n_4 ,\cal_tmp[13]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [18:15]),
        .O({\cal_tmp[13]_carry__3_n_6 ,\cal_tmp[13]_carry__3_n_7 ,\cal_tmp[13]_carry__3_n_8 ,\cal_tmp[13]_carry__3_n_9 }),
        .S({\cal_tmp[13]_carry__3_i_1_n_2 ,\cal_tmp[13]_carry__3_i_2_n_2 ,\cal_tmp[13]_carry__3_i_3_n_2 ,\cal_tmp[13]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .O(\cal_tmp[13]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .O(\cal_tmp[13]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .O(\cal_tmp[13]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .O(\cal_tmp[13]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[13]_carry__4 
       (.CI(\cal_tmp[13]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[13]_carry__4_CO_UNCONNECTED [3:1],\cal_tmp[13]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[12].remd_tmp_reg[13]_27 [19]}),
        .O({\NLW_cal_tmp[13]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[13]_65 ,\cal_tmp[13]_carry__4_n_9 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[13]_carry__4_i_1_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .O(\cal_tmp[13]_carry__4_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .O(\cal_tmp[13]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .O(\cal_tmp[13]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .O(\cal_tmp[13]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(\loop[12].dividend_tmp_reg[13][22]__0_n_2 ),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .O(\cal_tmp[13]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_2 ,\cal_tmp[14]_carry_n_3 ,\cal_tmp[14]_carry_n_4 ,\cal_tmp[14]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg[14]_29 [2:0],\loop[13].dividend_tmp_reg[14][22]__0_n_2 }),
        .O({\cal_tmp[14]_carry_n_6 ,\cal_tmp[14]_carry_n_7 ,\cal_tmp[14]_carry_n_8 ,\cal_tmp[14]_carry_n_9 }),
        .S({\cal_tmp[14]_carry_i_1_n_2 ,\cal_tmp[14]_carry_i_2_n_2 ,\cal_tmp[14]_carry_i_3_n_2 ,\cal_tmp[14]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_2 ),
        .CO({\cal_tmp[14]_carry__0_n_2 ,\cal_tmp[14]_carry__0_n_3 ,\cal_tmp[14]_carry__0_n_4 ,\cal_tmp[14]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [6:3]),
        .O({\cal_tmp[14]_carry__0_n_6 ,\cal_tmp[14]_carry__0_n_7 ,\cal_tmp[14]_carry__0_n_8 ,\cal_tmp[14]_carry__0_n_9 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_2 ,\cal_tmp[14]_carry__0_i_2_n_2 ,\cal_tmp[14]_carry__0_i_3_n_2 ,\cal_tmp[14]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .O(\cal_tmp[14]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .O(\cal_tmp[14]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .O(\cal_tmp[14]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .O(\cal_tmp[14]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_2 ),
        .CO({\cal_tmp[14]_carry__1_n_2 ,\cal_tmp[14]_carry__1_n_3 ,\cal_tmp[14]_carry__1_n_4 ,\cal_tmp[14]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [10:7]),
        .O({\cal_tmp[14]_carry__1_n_6 ,\cal_tmp[14]_carry__1_n_7 ,\cal_tmp[14]_carry__1_n_8 ,\cal_tmp[14]_carry__1_n_9 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_2 ,\cal_tmp[14]_carry__1_i_2_n_2 ,\cal_tmp[14]_carry__1_i_3_n_2 ,\cal_tmp[14]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .O(\cal_tmp[14]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .O(\cal_tmp[14]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .O(\cal_tmp[14]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .O(\cal_tmp[14]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_2 ),
        .CO({\cal_tmp[14]_carry__2_n_2 ,\cal_tmp[14]_carry__2_n_3 ,\cal_tmp[14]_carry__2_n_4 ,\cal_tmp[14]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [14:11]),
        .O({\cal_tmp[14]_carry__2_n_6 ,\cal_tmp[14]_carry__2_n_7 ,\cal_tmp[14]_carry__2_n_8 ,\cal_tmp[14]_carry__2_n_9 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_2 ,\cal_tmp[14]_carry__2_i_2_n_2 ,\cal_tmp[14]_carry__2_i_3_n_2 ,\cal_tmp[14]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .O(\cal_tmp[14]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .O(\cal_tmp[14]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .O(\cal_tmp[14]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .O(\cal_tmp[14]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_2 ),
        .CO({\cal_tmp[14]_carry__3_n_2 ,\cal_tmp[14]_carry__3_n_3 ,\cal_tmp[14]_carry__3_n_4 ,\cal_tmp[14]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [18:15]),
        .O({\cal_tmp[14]_carry__3_n_6 ,\cal_tmp[14]_carry__3_n_7 ,\cal_tmp[14]_carry__3_n_8 ,\cal_tmp[14]_carry__3_n_9 }),
        .S({\cal_tmp[14]_carry__3_i_1_n_2 ,\cal_tmp[14]_carry__3_i_2_n_2 ,\cal_tmp[14]_carry__3_i_3_n_2 ,\cal_tmp[14]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .O(\cal_tmp[14]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .O(\cal_tmp[14]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .O(\cal_tmp[14]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .O(\cal_tmp[14]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[14]_carry__4 
       (.CI(\cal_tmp[14]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[14]_carry__4_CO_UNCONNECTED [3:2],\cal_tmp[14]_carry__4_n_4 ,\cal_tmp[14]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[13].remd_tmp_reg[14]_29 [20:19]}),
        .O({\NLW_cal_tmp[14]_carry__4_O_UNCONNECTED [3],\cal_tmp[14]_66 ,\cal_tmp[14]_carry__4_n_8 ,\cal_tmp[14]_carry__4_n_9 }),
        .S({1'b0,1'b1,\cal_tmp[14]_carry__4_i_1_n_2 ,\cal_tmp[14]_carry__4_i_2_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .O(\cal_tmp[14]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .O(\cal_tmp[14]_carry__4_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .O(\cal_tmp[14]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .O(\cal_tmp[14]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .O(\cal_tmp[14]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(\loop[13].dividend_tmp_reg[14][22]__0_n_2 ),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .O(\cal_tmp[14]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_2 ,\cal_tmp[15]_carry_n_3 ,\cal_tmp[15]_carry_n_4 ,\cal_tmp[15]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg[15]_31 [2:0],\loop[14].dividend_tmp_reg[15][22]__0_n_2 }),
        .O({\cal_tmp[15]_carry_n_6 ,\cal_tmp[15]_carry_n_7 ,\cal_tmp[15]_carry_n_8 ,\cal_tmp[15]_carry_n_9 }),
        .S({\cal_tmp[15]_carry_i_1_n_2 ,\cal_tmp[15]_carry_i_2_n_2 ,\cal_tmp[15]_carry_i_3_n_2 ,\cal_tmp[15]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_2 ),
        .CO({\cal_tmp[15]_carry__0_n_2 ,\cal_tmp[15]_carry__0_n_3 ,\cal_tmp[15]_carry__0_n_4 ,\cal_tmp[15]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [6:3]),
        .O({\cal_tmp[15]_carry__0_n_6 ,\cal_tmp[15]_carry__0_n_7 ,\cal_tmp[15]_carry__0_n_8 ,\cal_tmp[15]_carry__0_n_9 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_2 ,\cal_tmp[15]_carry__0_i_2_n_2 ,\cal_tmp[15]_carry__0_i_3_n_2 ,\cal_tmp[15]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .O(\cal_tmp[15]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .O(\cal_tmp[15]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .O(\cal_tmp[15]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .O(\cal_tmp[15]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_2 ),
        .CO({\cal_tmp[15]_carry__1_n_2 ,\cal_tmp[15]_carry__1_n_3 ,\cal_tmp[15]_carry__1_n_4 ,\cal_tmp[15]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [10:7]),
        .O({\cal_tmp[15]_carry__1_n_6 ,\cal_tmp[15]_carry__1_n_7 ,\cal_tmp[15]_carry__1_n_8 ,\cal_tmp[15]_carry__1_n_9 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_2 ,\cal_tmp[15]_carry__1_i_2_n_2 ,\cal_tmp[15]_carry__1_i_3_n_2 ,\cal_tmp[15]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .O(\cal_tmp[15]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .O(\cal_tmp[15]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .O(\cal_tmp[15]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .O(\cal_tmp[15]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_2 ),
        .CO({\cal_tmp[15]_carry__2_n_2 ,\cal_tmp[15]_carry__2_n_3 ,\cal_tmp[15]_carry__2_n_4 ,\cal_tmp[15]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [14:11]),
        .O({\cal_tmp[15]_carry__2_n_6 ,\cal_tmp[15]_carry__2_n_7 ,\cal_tmp[15]_carry__2_n_8 ,\cal_tmp[15]_carry__2_n_9 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_2 ,\cal_tmp[15]_carry__2_i_2_n_2 ,\cal_tmp[15]_carry__2_i_3_n_2 ,\cal_tmp[15]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .O(\cal_tmp[15]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .O(\cal_tmp[15]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .O(\cal_tmp[15]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .O(\cal_tmp[15]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_2 ),
        .CO({\cal_tmp[15]_carry__3_n_2 ,\cal_tmp[15]_carry__3_n_3 ,\cal_tmp[15]_carry__3_n_4 ,\cal_tmp[15]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [18:15]),
        .O({\cal_tmp[15]_carry__3_n_6 ,\cal_tmp[15]_carry__3_n_7 ,\cal_tmp[15]_carry__3_n_8 ,\cal_tmp[15]_carry__3_n_9 }),
        .S({\cal_tmp[15]_carry__3_i_1_n_2 ,\cal_tmp[15]_carry__3_i_2_n_2 ,\cal_tmp[15]_carry__3_i_3_n_2 ,\cal_tmp[15]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .O(\cal_tmp[15]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .O(\cal_tmp[15]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .O(\cal_tmp[15]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .O(\cal_tmp[15]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[15]_carry__4 
       (.CI(\cal_tmp[15]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[15]_carry__4_CO_UNCONNECTED [3],\cal_tmp[15]_carry__4_n_3 ,\cal_tmp[15]_carry__4_n_4 ,\cal_tmp[15]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[14].remd_tmp_reg[15]_31 [21:19]}),
        .O({\cal_tmp[15]_46 ,\NLW_cal_tmp[15]_carry__4_O_UNCONNECTED [2],\cal_tmp[15]_carry__4_n_8 ,\cal_tmp[15]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[15]_carry__4_i_1_n_2 ,\cal_tmp[15]_carry__4_i_2_n_2 ,\cal_tmp[15]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [21]),
        .O(\cal_tmp[15]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .O(\cal_tmp[15]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .O(\cal_tmp[15]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .O(\cal_tmp[15]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .O(\cal_tmp[15]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .O(\cal_tmp[15]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(\loop[14].dividend_tmp_reg[15][22]__0_n_2 ),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .O(\cal_tmp[15]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_2 ,\cal_tmp[16]_carry_n_3 ,\cal_tmp[16]_carry_n_4 ,\cal_tmp[16]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg[16]_33 [2:0],\loop[15].dividend_tmp_reg[16][22]__0_n_2 }),
        .O({\cal_tmp[16]_carry_n_6 ,\cal_tmp[16]_carry_n_7 ,\cal_tmp[16]_carry_n_8 ,\cal_tmp[16]_carry_n_9 }),
        .S({\cal_tmp[16]_carry_i_1_n_2 ,\cal_tmp[16]_carry_i_2_n_2 ,\cal_tmp[16]_carry_i_3_n_2 ,\cal_tmp[16]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_2 ),
        .CO({\cal_tmp[16]_carry__0_n_2 ,\cal_tmp[16]_carry__0_n_3 ,\cal_tmp[16]_carry__0_n_4 ,\cal_tmp[16]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [6:3]),
        .O({\cal_tmp[16]_carry__0_n_6 ,\cal_tmp[16]_carry__0_n_7 ,\cal_tmp[16]_carry__0_n_8 ,\cal_tmp[16]_carry__0_n_9 }),
        .S({\cal_tmp[16]_carry__0_i_1_n_2 ,\cal_tmp[16]_carry__0_i_2_n_2 ,\cal_tmp[16]_carry__0_i_3_n_2 ,\cal_tmp[16]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .O(\cal_tmp[16]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .O(\cal_tmp[16]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .O(\cal_tmp[16]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .O(\cal_tmp[16]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_2 ),
        .CO({\cal_tmp[16]_carry__1_n_2 ,\cal_tmp[16]_carry__1_n_3 ,\cal_tmp[16]_carry__1_n_4 ,\cal_tmp[16]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [10:7]),
        .O({\cal_tmp[16]_carry__1_n_6 ,\cal_tmp[16]_carry__1_n_7 ,\cal_tmp[16]_carry__1_n_8 ,\cal_tmp[16]_carry__1_n_9 }),
        .S({\cal_tmp[16]_carry__1_i_1_n_2 ,\cal_tmp[16]_carry__1_i_2_n_2 ,\cal_tmp[16]_carry__1_i_3_n_2 ,\cal_tmp[16]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [10]),
        .O(\cal_tmp[16]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [9]),
        .O(\cal_tmp[16]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [8]),
        .O(\cal_tmp[16]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [7]),
        .O(\cal_tmp[16]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_2 ),
        .CO({\cal_tmp[16]_carry__2_n_2 ,\cal_tmp[16]_carry__2_n_3 ,\cal_tmp[16]_carry__2_n_4 ,\cal_tmp[16]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [14:11]),
        .O({\cal_tmp[16]_carry__2_n_6 ,\cal_tmp[16]_carry__2_n_7 ,\cal_tmp[16]_carry__2_n_8 ,\cal_tmp[16]_carry__2_n_9 }),
        .S({\cal_tmp[16]_carry__2_i_1_n_2 ,\cal_tmp[16]_carry__2_i_2_n_2 ,\cal_tmp[16]_carry__2_i_3_n_2 ,\cal_tmp[16]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [14]),
        .O(\cal_tmp[16]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [13]),
        .O(\cal_tmp[16]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [12]),
        .O(\cal_tmp[16]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [11]),
        .O(\cal_tmp[16]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_2 ),
        .CO({\cal_tmp[16]_carry__3_n_2 ,\cal_tmp[16]_carry__3_n_3 ,\cal_tmp[16]_carry__3_n_4 ,\cal_tmp[16]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [18:15]),
        .O({\cal_tmp[16]_carry__3_n_6 ,\cal_tmp[16]_carry__3_n_7 ,\cal_tmp[16]_carry__3_n_8 ,\cal_tmp[16]_carry__3_n_9 }),
        .S({\cal_tmp[16]_carry__3_i_1_n_2 ,\cal_tmp[16]_carry__3_i_2_n_2 ,\cal_tmp[16]_carry__3_i_3_n_2 ,\cal_tmp[16]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [18]),
        .O(\cal_tmp[16]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [17]),
        .O(\cal_tmp[16]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\cal_tmp[16]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\cal_tmp[16]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[16]_carry__4 
       (.CI(\cal_tmp[16]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[16]_carry__4_CO_UNCONNECTED [3],\cal_tmp[16]_carry__4_n_3 ,\cal_tmp[16]_carry__4_n_4 ,\cal_tmp[16]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[15].remd_tmp_reg[16]_33 [21:19]}),
        .O({\cal_tmp[16]_47 ,\NLW_cal_tmp[16]_carry__4_O_UNCONNECTED [2],\cal_tmp[16]_carry__4_n_8 ,\cal_tmp[16]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[16]_carry__4_i_1_n_2 ,\cal_tmp[16]_carry__4_i_2_n_2 ,\cal_tmp[16]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [21]),
        .O(\cal_tmp[16]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [20]),
        .O(\cal_tmp[16]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [19]),
        .O(\cal_tmp[16]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .O(\cal_tmp[16]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .O(\cal_tmp[16]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [0]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .O(\cal_tmp[16]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(\loop[15].dividend_tmp_reg[16][22]__0_n_2 ),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\cal_tmp[16]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_2 ,\cal_tmp[17]_carry_n_3 ,\cal_tmp[17]_carry_n_4 ,\cal_tmp[17]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[16].remd_tmp_reg[17]_35 [2:0],\loop[16].dividend_tmp_reg[17][22]__0_n_2 }),
        .O({\cal_tmp[17]_carry_n_6 ,\cal_tmp[17]_carry_n_7 ,\cal_tmp[17]_carry_n_8 ,\cal_tmp[17]_carry_n_9 }),
        .S({\cal_tmp[17]_carry_i_1_n_2 ,\cal_tmp[17]_carry_i_2_n_2 ,\cal_tmp[17]_carry_i_3_n_2 ,\cal_tmp[17]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_2 ),
        .CO({\cal_tmp[17]_carry__0_n_2 ,\cal_tmp[17]_carry__0_n_3 ,\cal_tmp[17]_carry__0_n_4 ,\cal_tmp[17]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [6:3]),
        .O({\cal_tmp[17]_carry__0_n_6 ,\cal_tmp[17]_carry__0_n_7 ,\cal_tmp[17]_carry__0_n_8 ,\cal_tmp[17]_carry__0_n_9 }),
        .S({\cal_tmp[17]_carry__0_i_1_n_2 ,\cal_tmp[17]_carry__0_i_2_n_2 ,\cal_tmp[17]_carry__0_i_3_n_2 ,\cal_tmp[17]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [6]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .O(\cal_tmp[17]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [5]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .O(\cal_tmp[17]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [4]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .O(\cal_tmp[17]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [3]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .O(\cal_tmp[17]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_2 ),
        .CO({\cal_tmp[17]_carry__1_n_2 ,\cal_tmp[17]_carry__1_n_3 ,\cal_tmp[17]_carry__1_n_4 ,\cal_tmp[17]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [10:7]),
        .O({\cal_tmp[17]_carry__1_n_6 ,\cal_tmp[17]_carry__1_n_7 ,\cal_tmp[17]_carry__1_n_8 ,\cal_tmp[17]_carry__1_n_9 }),
        .S({\cal_tmp[17]_carry__1_i_1_n_2 ,\cal_tmp[17]_carry__1_i_2_n_2 ,\cal_tmp[17]_carry__1_i_3_n_2 ,\cal_tmp[17]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [10]),
        .O(\cal_tmp[17]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [9]),
        .O(\cal_tmp[17]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [8]),
        .O(\cal_tmp[17]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__1_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [7]),
        .O(\cal_tmp[17]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_2 ),
        .CO({\cal_tmp[17]_carry__2_n_2 ,\cal_tmp[17]_carry__2_n_3 ,\cal_tmp[17]_carry__2_n_4 ,\cal_tmp[17]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [14:11]),
        .O({\cal_tmp[17]_carry__2_n_6 ,\cal_tmp[17]_carry__2_n_7 ,\cal_tmp[17]_carry__2_n_8 ,\cal_tmp[17]_carry__2_n_9 }),
        .S({\cal_tmp[17]_carry__2_i_1_n_2 ,\cal_tmp[17]_carry__2_i_2_n_2 ,\cal_tmp[17]_carry__2_i_3_n_2 ,\cal_tmp[17]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [14]),
        .O(\cal_tmp[17]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [13]),
        .O(\cal_tmp[17]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [12]),
        .O(\cal_tmp[17]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [11]),
        .O(\cal_tmp[17]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_2 ),
        .CO({\cal_tmp[17]_carry__3_n_2 ,\cal_tmp[17]_carry__3_n_3 ,\cal_tmp[17]_carry__3_n_4 ,\cal_tmp[17]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [18:15]),
        .O({\cal_tmp[17]_carry__3_n_6 ,\cal_tmp[17]_carry__3_n_7 ,\cal_tmp[17]_carry__3_n_8 ,\cal_tmp[17]_carry__3_n_9 }),
        .S({\cal_tmp[17]_carry__3_i_1_n_2 ,\cal_tmp[17]_carry__3_i_2_n_2 ,\cal_tmp[17]_carry__3_i_3_n_2 ,\cal_tmp[17]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [18]),
        .O(\cal_tmp[17]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [17]),
        .O(\cal_tmp[17]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\cal_tmp[17]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [15]),
        .O(\cal_tmp[17]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[17]_carry__4 
       (.CI(\cal_tmp[17]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[17]_carry__4_CO_UNCONNECTED [3],\cal_tmp[17]_carry__4_n_3 ,\cal_tmp[17]_carry__4_n_4 ,\cal_tmp[17]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[16].remd_tmp_reg[17]_35 [21:19]}),
        .O({\cal_tmp[17]_48 ,\NLW_cal_tmp[17]_carry__4_O_UNCONNECTED [2],\cal_tmp[17]_carry__4_n_8 ,\cal_tmp[17]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[17]_carry__4_i_1_n_2 ,\cal_tmp[17]_carry__4_i_2_n_2 ,\cal_tmp[17]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [21]),
        .O(\cal_tmp[17]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [20]),
        .O(\cal_tmp[17]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [19]),
        .O(\cal_tmp[17]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [2]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .O(\cal_tmp[17]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [1]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .O(\cal_tmp[17]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [0]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .O(\cal_tmp[17]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_4 
       (.I0(\loop[16].dividend_tmp_reg[17][22]__0_n_2 ),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .O(\cal_tmp[17]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[18]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[18]_carry_n_2 ,\cal_tmp[18]_carry_n_3 ,\cal_tmp[18]_carry_n_4 ,\cal_tmp[18]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[17].remd_tmp_reg[18]_37 [2:0],\loop[17].dividend_tmp_reg[18][22]__0_n_2 }),
        .O({\cal_tmp[18]_carry_n_6 ,\cal_tmp[18]_carry_n_7 ,\cal_tmp[18]_carry_n_8 ,\cal_tmp[18]_carry_n_9 }),
        .S({\cal_tmp[18]_carry_i_1_n_2 ,\cal_tmp[18]_carry_i_2_n_2 ,\cal_tmp[18]_carry_i_3_n_2 ,\cal_tmp[18]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[18]_carry__0 
       (.CI(\cal_tmp[18]_carry_n_2 ),
        .CO({\cal_tmp[18]_carry__0_n_2 ,\cal_tmp[18]_carry__0_n_3 ,\cal_tmp[18]_carry__0_n_4 ,\cal_tmp[18]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [6:3]),
        .O({\cal_tmp[18]_carry__0_n_6 ,\cal_tmp[18]_carry__0_n_7 ,\cal_tmp[18]_carry__0_n_8 ,\cal_tmp[18]_carry__0_n_9 }),
        .S({\cal_tmp[18]_carry__0_i_1_n_2 ,\cal_tmp[18]_carry__0_i_2_n_2 ,\cal_tmp[18]_carry__0_i_3_n_2 ,\cal_tmp[18]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [6]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .O(\cal_tmp[18]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [5]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .O(\cal_tmp[18]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [4]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .O(\cal_tmp[18]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [3]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .O(\cal_tmp[18]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[18]_carry__1 
       (.CI(\cal_tmp[18]_carry__0_n_2 ),
        .CO({\cal_tmp[18]_carry__1_n_2 ,\cal_tmp[18]_carry__1_n_3 ,\cal_tmp[18]_carry__1_n_4 ,\cal_tmp[18]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [10:7]),
        .O({\cal_tmp[18]_carry__1_n_6 ,\cal_tmp[18]_carry__1_n_7 ,\cal_tmp[18]_carry__1_n_8 ,\cal_tmp[18]_carry__1_n_9 }),
        .S({\cal_tmp[18]_carry__1_i_1_n_2 ,\cal_tmp[18]_carry__1_i_2_n_2 ,\cal_tmp[18]_carry__1_i_3_n_2 ,\cal_tmp[18]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [10]),
        .O(\cal_tmp[18]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [9]),
        .O(\cal_tmp[18]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [8]),
        .O(\cal_tmp[18]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__1_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [7]),
        .O(\cal_tmp[18]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[18]_carry__2 
       (.CI(\cal_tmp[18]_carry__1_n_2 ),
        .CO({\cal_tmp[18]_carry__2_n_2 ,\cal_tmp[18]_carry__2_n_3 ,\cal_tmp[18]_carry__2_n_4 ,\cal_tmp[18]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [14:11]),
        .O({\cal_tmp[18]_carry__2_n_6 ,\cal_tmp[18]_carry__2_n_7 ,\cal_tmp[18]_carry__2_n_8 ,\cal_tmp[18]_carry__2_n_9 }),
        .S({\cal_tmp[18]_carry__2_i_1_n_2 ,\cal_tmp[18]_carry__2_i_2_n_2 ,\cal_tmp[18]_carry__2_i_3_n_2 ,\cal_tmp[18]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [14]),
        .O(\cal_tmp[18]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [13]),
        .O(\cal_tmp[18]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [12]),
        .O(\cal_tmp[18]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__2_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [11]),
        .O(\cal_tmp[18]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[18]_carry__3 
       (.CI(\cal_tmp[18]_carry__2_n_2 ),
        .CO({\cal_tmp[18]_carry__3_n_2 ,\cal_tmp[18]_carry__3_n_3 ,\cal_tmp[18]_carry__3_n_4 ,\cal_tmp[18]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [18:15]),
        .O({\cal_tmp[18]_carry__3_n_6 ,\cal_tmp[18]_carry__3_n_7 ,\cal_tmp[18]_carry__3_n_8 ,\cal_tmp[18]_carry__3_n_9 }),
        .S({\cal_tmp[18]_carry__3_i_1_n_2 ,\cal_tmp[18]_carry__3_i_2_n_2 ,\cal_tmp[18]_carry__3_i_3_n_2 ,\cal_tmp[18]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [18]),
        .O(\cal_tmp[18]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [17]),
        .O(\cal_tmp[18]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [16]),
        .O(\cal_tmp[18]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [15]),
        .O(\cal_tmp[18]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[18]_carry__4 
       (.CI(\cal_tmp[18]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[18]_carry__4_CO_UNCONNECTED [3],\cal_tmp[18]_carry__4_n_3 ,\cal_tmp[18]_carry__4_n_4 ,\cal_tmp[18]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[17].remd_tmp_reg[18]_37 [21:19]}),
        .O({\cal_tmp[18]_49 ,\NLW_cal_tmp[18]_carry__4_O_UNCONNECTED [2],\cal_tmp[18]_carry__4_n_8 ,\cal_tmp[18]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[18]_carry__4_i_1_n_2 ,\cal_tmp[18]_carry__4_i_2_n_2 ,\cal_tmp[18]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [21]),
        .O(\cal_tmp[18]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [20]),
        .O(\cal_tmp[18]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [19]),
        .O(\cal_tmp[18]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [2]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .O(\cal_tmp[18]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [1]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .O(\cal_tmp[18]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [0]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .O(\cal_tmp[18]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_4 
       (.I0(\loop[17].dividend_tmp_reg[18][22]__0_n_2 ),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .O(\cal_tmp[18]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[19]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[19]_carry_n_2 ,\cal_tmp[19]_carry_n_3 ,\cal_tmp[19]_carry_n_4 ,\cal_tmp[19]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[18].remd_tmp_reg[19]_39 [2:0],\loop[18].dividend_tmp_reg[19][22]__0_n_2 }),
        .O({\cal_tmp[19]_carry_n_6 ,\cal_tmp[19]_carry_n_7 ,\cal_tmp[19]_carry_n_8 ,\cal_tmp[19]_carry_n_9 }),
        .S({\cal_tmp[19]_carry_i_1_n_2 ,\cal_tmp[19]_carry_i_2_n_2 ,\cal_tmp[19]_carry_i_3_n_2 ,\cal_tmp[19]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[19]_carry__0 
       (.CI(\cal_tmp[19]_carry_n_2 ),
        .CO({\cal_tmp[19]_carry__0_n_2 ,\cal_tmp[19]_carry__0_n_3 ,\cal_tmp[19]_carry__0_n_4 ,\cal_tmp[19]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [6:3]),
        .O({\cal_tmp[19]_carry__0_n_6 ,\cal_tmp[19]_carry__0_n_7 ,\cal_tmp[19]_carry__0_n_8 ,\cal_tmp[19]_carry__0_n_9 }),
        .S({\cal_tmp[19]_carry__0_i_1_n_2 ,\cal_tmp[19]_carry__0_i_2_n_2 ,\cal_tmp[19]_carry__0_i_3_n_2 ,\cal_tmp[19]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [6]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .O(\cal_tmp[19]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [5]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .O(\cal_tmp[19]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [4]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .O(\cal_tmp[19]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [3]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .O(\cal_tmp[19]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[19]_carry__1 
       (.CI(\cal_tmp[19]_carry__0_n_2 ),
        .CO({\cal_tmp[19]_carry__1_n_2 ,\cal_tmp[19]_carry__1_n_3 ,\cal_tmp[19]_carry__1_n_4 ,\cal_tmp[19]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [10:7]),
        .O({\cal_tmp[19]_carry__1_n_6 ,\cal_tmp[19]_carry__1_n_7 ,\cal_tmp[19]_carry__1_n_8 ,\cal_tmp[19]_carry__1_n_9 }),
        .S({\cal_tmp[19]_carry__1_i_1_n_2 ,\cal_tmp[19]_carry__1_i_2_n_2 ,\cal_tmp[19]_carry__1_i_3_n_2 ,\cal_tmp[19]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [10]),
        .O(\cal_tmp[19]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [9]),
        .O(\cal_tmp[19]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [8]),
        .O(\cal_tmp[19]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__1_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [7]),
        .O(\cal_tmp[19]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[19]_carry__2 
       (.CI(\cal_tmp[19]_carry__1_n_2 ),
        .CO({\cal_tmp[19]_carry__2_n_2 ,\cal_tmp[19]_carry__2_n_3 ,\cal_tmp[19]_carry__2_n_4 ,\cal_tmp[19]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [14:11]),
        .O({\cal_tmp[19]_carry__2_n_6 ,\cal_tmp[19]_carry__2_n_7 ,\cal_tmp[19]_carry__2_n_8 ,\cal_tmp[19]_carry__2_n_9 }),
        .S({\cal_tmp[19]_carry__2_i_1_n_2 ,\cal_tmp[19]_carry__2_i_2_n_2 ,\cal_tmp[19]_carry__2_i_3_n_2 ,\cal_tmp[19]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [14]),
        .O(\cal_tmp[19]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [13]),
        .O(\cal_tmp[19]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [12]),
        .O(\cal_tmp[19]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__2_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [11]),
        .O(\cal_tmp[19]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[19]_carry__3 
       (.CI(\cal_tmp[19]_carry__2_n_2 ),
        .CO({\cal_tmp[19]_carry__3_n_2 ,\cal_tmp[19]_carry__3_n_3 ,\cal_tmp[19]_carry__3_n_4 ,\cal_tmp[19]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [18:15]),
        .O({\cal_tmp[19]_carry__3_n_6 ,\cal_tmp[19]_carry__3_n_7 ,\cal_tmp[19]_carry__3_n_8 ,\cal_tmp[19]_carry__3_n_9 }),
        .S({\cal_tmp[19]_carry__3_i_1_n_2 ,\cal_tmp[19]_carry__3_i_2_n_2 ,\cal_tmp[19]_carry__3_i_3_n_2 ,\cal_tmp[19]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [18]),
        .O(\cal_tmp[19]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [17]),
        .O(\cal_tmp[19]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [16]),
        .O(\cal_tmp[19]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [15]),
        .O(\cal_tmp[19]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[19]_carry__4 
       (.CI(\cal_tmp[19]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[19]_carry__4_CO_UNCONNECTED [3],\cal_tmp[19]_carry__4_n_3 ,\cal_tmp[19]_carry__4_n_4 ,\cal_tmp[19]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[18].remd_tmp_reg[19]_39 [21:19]}),
        .O({\cal_tmp[19]_50 ,\NLW_cal_tmp[19]_carry__4_O_UNCONNECTED [2],\cal_tmp[19]_carry__4_n_8 ,\cal_tmp[19]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[19]_carry__4_i_1_n_2 ,\cal_tmp[19]_carry__4_i_2_n_2 ,\cal_tmp[19]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [21]),
        .O(\cal_tmp[19]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [20]),
        .O(\cal_tmp[19]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [19]),
        .O(\cal_tmp[19]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [2]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .O(\cal_tmp[19]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [1]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .O(\cal_tmp[19]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [0]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .O(\cal_tmp[19]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_4 
       (.I0(\loop[18].dividend_tmp_reg[19][22]__0_n_2 ),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .O(\cal_tmp[19]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_2 ,\cal_tmp[1]_carry_n_3 ,\cal_tmp[1]_carry_n_4 ,\cal_tmp[1]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg[1]_3 [2:0],\loop[0].dividend_tmp_reg_n_2_[1][22] }),
        .O({\cal_tmp[1]_carry_n_6 ,\cal_tmp[1]_carry_n_7 ,\cal_tmp[1]_carry_n_8 ,\cal_tmp[1]_carry_n_9 }),
        .S({\cal_tmp[1]_carry_i_1_n_2 ,\cal_tmp[1]_carry_i_2_n_2 ,\cal_tmp[1]_carry_i_3_n_2 ,\cal_tmp[1]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_2 ),
        .CO({\cal_tmp[1]_carry__0_n_2 ,\cal_tmp[1]_carry__0_n_3 ,\cal_tmp[1]_carry__0_n_4 ,\cal_tmp[1]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [6:3]),
        .O({\cal_tmp[1]_carry__0_n_6 ,\cal_tmp[1]_carry__0_n_7 ,\cal_tmp[1]_carry__0_n_8 ,\cal_tmp[1]_carry__0_n_9 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_2 ,\cal_tmp[1]_carry__0_i_2_n_2 ,\cal_tmp[1]_carry__0_i_3_n_2 ,\cal_tmp[1]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .O(\cal_tmp[1]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .O(\cal_tmp[1]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .O(\cal_tmp[1]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .O(\cal_tmp[1]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_2 ),
        .CO({\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[1]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[0].remd_tmp_reg[1]_3 [7]}),
        .O({\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[1]_53 ,\cal_tmp[1]_carry__1_n_9 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[1]_carry__1_i_1_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .O(\cal_tmp[1]_carry__1_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .O(\cal_tmp[1]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .O(\cal_tmp[1]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .O(\cal_tmp[1]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(\loop[0].dividend_tmp_reg_n_2_[1][22] ),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .O(\cal_tmp[1]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[20]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[20]_carry_n_2 ,\cal_tmp[20]_carry_n_3 ,\cal_tmp[20]_carry_n_4 ,\cal_tmp[20]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[19].remd_tmp_reg[20]_41 [2:0],\loop[19].dividend_tmp_reg[20][22]__0_n_2 }),
        .O({\cal_tmp[20]_carry_n_6 ,\cal_tmp[20]_carry_n_7 ,\cal_tmp[20]_carry_n_8 ,\cal_tmp[20]_carry_n_9 }),
        .S({\cal_tmp[20]_carry_i_1_n_2 ,\cal_tmp[20]_carry_i_2_n_2 ,\cal_tmp[20]_carry_i_3_n_2 ,\cal_tmp[20]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[20]_carry__0 
       (.CI(\cal_tmp[20]_carry_n_2 ),
        .CO({\cal_tmp[20]_carry__0_n_2 ,\cal_tmp[20]_carry__0_n_3 ,\cal_tmp[20]_carry__0_n_4 ,\cal_tmp[20]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [6:3]),
        .O({\cal_tmp[20]_carry__0_n_6 ,\cal_tmp[20]_carry__0_n_7 ,\cal_tmp[20]_carry__0_n_8 ,\cal_tmp[20]_carry__0_n_9 }),
        .S({\cal_tmp[20]_carry__0_i_1_n_2 ,\cal_tmp[20]_carry__0_i_2_n_2 ,\cal_tmp[20]_carry__0_i_3_n_2 ,\cal_tmp[20]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [6]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .O(\cal_tmp[20]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [5]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .O(\cal_tmp[20]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [4]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .O(\cal_tmp[20]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [3]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .O(\cal_tmp[20]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[20]_carry__1 
       (.CI(\cal_tmp[20]_carry__0_n_2 ),
        .CO({\cal_tmp[20]_carry__1_n_2 ,\cal_tmp[20]_carry__1_n_3 ,\cal_tmp[20]_carry__1_n_4 ,\cal_tmp[20]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [10:7]),
        .O({\cal_tmp[20]_carry__1_n_6 ,\cal_tmp[20]_carry__1_n_7 ,\cal_tmp[20]_carry__1_n_8 ,\cal_tmp[20]_carry__1_n_9 }),
        .S({\cal_tmp[20]_carry__1_i_1_n_2 ,\cal_tmp[20]_carry__1_i_2_n_2 ,\cal_tmp[20]_carry__1_i_3_n_2 ,\cal_tmp[20]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__1_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [10]),
        .O(\cal_tmp[20]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__1_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [9]),
        .O(\cal_tmp[20]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__1_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [8]),
        .O(\cal_tmp[20]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__1_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [7]),
        .O(\cal_tmp[20]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[20]_carry__2 
       (.CI(\cal_tmp[20]_carry__1_n_2 ),
        .CO({\cal_tmp[20]_carry__2_n_2 ,\cal_tmp[20]_carry__2_n_3 ,\cal_tmp[20]_carry__2_n_4 ,\cal_tmp[20]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [14:11]),
        .O({\cal_tmp[20]_carry__2_n_6 ,\cal_tmp[20]_carry__2_n_7 ,\cal_tmp[20]_carry__2_n_8 ,\cal_tmp[20]_carry__2_n_9 }),
        .S({\cal_tmp[20]_carry__2_i_1_n_2 ,\cal_tmp[20]_carry__2_i_2_n_2 ,\cal_tmp[20]_carry__2_i_3_n_2 ,\cal_tmp[20]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__2_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [14]),
        .O(\cal_tmp[20]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__2_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [13]),
        .O(\cal_tmp[20]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__2_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [12]),
        .O(\cal_tmp[20]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__2_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [11]),
        .O(\cal_tmp[20]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[20]_carry__3 
       (.CI(\cal_tmp[20]_carry__2_n_2 ),
        .CO({\cal_tmp[20]_carry__3_n_2 ,\cal_tmp[20]_carry__3_n_3 ,\cal_tmp[20]_carry__3_n_4 ,\cal_tmp[20]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [18:15]),
        .O({\cal_tmp[20]_carry__3_n_6 ,\cal_tmp[20]_carry__3_n_7 ,\cal_tmp[20]_carry__3_n_8 ,\cal_tmp[20]_carry__3_n_9 }),
        .S({\cal_tmp[20]_carry__3_i_1_n_2 ,\cal_tmp[20]_carry__3_i_2_n_2 ,\cal_tmp[20]_carry__3_i_3_n_2 ,\cal_tmp[20]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [18]),
        .O(\cal_tmp[20]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [17]),
        .O(\cal_tmp[20]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [16]),
        .O(\cal_tmp[20]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [15]),
        .O(\cal_tmp[20]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[20]_carry__4 
       (.CI(\cal_tmp[20]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[20]_carry__4_CO_UNCONNECTED [3],\cal_tmp[20]_carry__4_n_3 ,\cal_tmp[20]_carry__4_n_4 ,\cal_tmp[20]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[19].remd_tmp_reg[20]_41 [21:19]}),
        .O({\cal_tmp[20]_51 ,\NLW_cal_tmp[20]_carry__4_O_UNCONNECTED [2],\cal_tmp[20]_carry__4_n_8 ,\cal_tmp[20]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[20]_carry__4_i_1_n_2 ,\cal_tmp[20]_carry__4_i_2_n_2 ,\cal_tmp[20]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [21]),
        .O(\cal_tmp[20]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [20]),
        .O(\cal_tmp[20]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [19]),
        .O(\cal_tmp[20]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [2]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .O(\cal_tmp[20]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [1]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .O(\cal_tmp[20]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [0]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .O(\cal_tmp[20]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_4 
       (.I0(\loop[19].dividend_tmp_reg[20][22]__0_n_2 ),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .O(\cal_tmp[20]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[21]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[21]_carry_n_2 ,\cal_tmp[21]_carry_n_3 ,\cal_tmp[21]_carry_n_4 ,\cal_tmp[21]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[20].remd_tmp_reg[21]_43 [2:0],\loop[20].dividend_tmp_reg[21][22]__0_n_2 }),
        .O({\cal_tmp[21]_carry_n_6 ,\cal_tmp[21]_carry_n_7 ,\cal_tmp[21]_carry_n_8 ,\cal_tmp[21]_carry_n_9 }),
        .S({\cal_tmp[21]_carry_i_1_n_2 ,\cal_tmp[21]_carry_i_2_n_2 ,\cal_tmp[21]_carry_i_3_n_2 ,\cal_tmp[21]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[21]_carry__0 
       (.CI(\cal_tmp[21]_carry_n_2 ),
        .CO({\cal_tmp[21]_carry__0_n_2 ,\cal_tmp[21]_carry__0_n_3 ,\cal_tmp[21]_carry__0_n_4 ,\cal_tmp[21]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [6:3]),
        .O({\cal_tmp[21]_carry__0_n_6 ,\cal_tmp[21]_carry__0_n_7 ,\cal_tmp[21]_carry__0_n_8 ,\cal_tmp[21]_carry__0_n_9 }),
        .S({\cal_tmp[21]_carry__0_i_1_n_2 ,\cal_tmp[21]_carry__0_i_2_n_2 ,\cal_tmp[21]_carry__0_i_3_n_2 ,\cal_tmp[21]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [6]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .O(\cal_tmp[21]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [5]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .O(\cal_tmp[21]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [4]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .O(\cal_tmp[21]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [3]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .O(\cal_tmp[21]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[21]_carry__1 
       (.CI(\cal_tmp[21]_carry__0_n_2 ),
        .CO({\cal_tmp[21]_carry__1_n_2 ,\cal_tmp[21]_carry__1_n_3 ,\cal_tmp[21]_carry__1_n_4 ,\cal_tmp[21]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [10:7]),
        .O({\cal_tmp[21]_carry__1_n_6 ,\cal_tmp[21]_carry__1_n_7 ,\cal_tmp[21]_carry__1_n_8 ,\cal_tmp[21]_carry__1_n_9 }),
        .S({\cal_tmp[21]_carry__1_i_1_n_2 ,\cal_tmp[21]_carry__1_i_2_n_2 ,\cal_tmp[21]_carry__1_i_3_n_2 ,\cal_tmp[21]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__1_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [10]),
        .O(\cal_tmp[21]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__1_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [9]),
        .O(\cal_tmp[21]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__1_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [8]),
        .O(\cal_tmp[21]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__1_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [7]),
        .O(\cal_tmp[21]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[21]_carry__2 
       (.CI(\cal_tmp[21]_carry__1_n_2 ),
        .CO({\cal_tmp[21]_carry__2_n_2 ,\cal_tmp[21]_carry__2_n_3 ,\cal_tmp[21]_carry__2_n_4 ,\cal_tmp[21]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [14:11]),
        .O({\cal_tmp[21]_carry__2_n_6 ,\cal_tmp[21]_carry__2_n_7 ,\cal_tmp[21]_carry__2_n_8 ,\cal_tmp[21]_carry__2_n_9 }),
        .S({\cal_tmp[21]_carry__2_i_1_n_2 ,\cal_tmp[21]_carry__2_i_2_n_2 ,\cal_tmp[21]_carry__2_i_3_n_2 ,\cal_tmp[21]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__2_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [14]),
        .O(\cal_tmp[21]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__2_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [13]),
        .O(\cal_tmp[21]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__2_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [12]),
        .O(\cal_tmp[21]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__2_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [11]),
        .O(\cal_tmp[21]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[21]_carry__3 
       (.CI(\cal_tmp[21]_carry__2_n_2 ),
        .CO({\cal_tmp[21]_carry__3_n_2 ,\cal_tmp[21]_carry__3_n_3 ,\cal_tmp[21]_carry__3_n_4 ,\cal_tmp[21]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [18:15]),
        .O({\cal_tmp[21]_carry__3_n_6 ,\cal_tmp[21]_carry__3_n_7 ,\cal_tmp[21]_carry__3_n_8 ,\cal_tmp[21]_carry__3_n_9 }),
        .S({\cal_tmp[21]_carry__3_i_1_n_2 ,\cal_tmp[21]_carry__3_i_2_n_2 ,\cal_tmp[21]_carry__3_i_3_n_2 ,\cal_tmp[21]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [18]),
        .O(\cal_tmp[21]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [17]),
        .O(\cal_tmp[21]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [16]),
        .O(\cal_tmp[21]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [15]),
        .O(\cal_tmp[21]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[21]_carry__4 
       (.CI(\cal_tmp[21]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[21]_carry__4_CO_UNCONNECTED [3],\cal_tmp[21]_carry__4_n_3 ,\cal_tmp[21]_carry__4_n_4 ,\cal_tmp[21]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[20].remd_tmp_reg[21]_43 [21:19]}),
        .O({\cal_tmp[21]_52 ,\NLW_cal_tmp[21]_carry__4_O_UNCONNECTED [2],\cal_tmp[21]_carry__4_n_8 ,\cal_tmp[21]_carry__4_n_9 }),
        .S({1'b1,\cal_tmp[21]_carry__4_i_1_n_2 ,\cal_tmp[21]_carry__4_i_2_n_2 ,\cal_tmp[21]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [21]),
        .O(\cal_tmp[21]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [20]),
        .O(\cal_tmp[21]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [19]),
        .O(\cal_tmp[21]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [2]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .O(\cal_tmp[21]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [1]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .O(\cal_tmp[21]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [0]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .O(\cal_tmp[21]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_4 
       (.I0(\loop[20].dividend_tmp_reg[21][22]__0_n_2 ),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .O(\cal_tmp[21]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[22]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[22]_carry_n_2 ,\cal_tmp[22]_carry_n_3 ,\cal_tmp[22]_carry_n_4 ,\cal_tmp[22]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[21].remd_tmp_reg[22]_45 [2:0],\loop[21].dividend_tmp_reg[22][22]__0_n_2 }),
        .O(\NLW_cal_tmp[22]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[22]_carry_i_1_n_2 ,\cal_tmp[22]_carry_i_2_n_2 ,\cal_tmp[22]_carry_i_3_n_2 ,\cal_tmp[22]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[22]_carry__0 
       (.CI(\cal_tmp[22]_carry_n_2 ),
        .CO({\cal_tmp[22]_carry__0_n_2 ,\cal_tmp[22]_carry__0_n_3 ,\cal_tmp[22]_carry__0_n_4 ,\cal_tmp[22]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [6:3]),
        .O(\NLW_cal_tmp[22]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[22]_carry__0_i_1_n_2 ,\cal_tmp[22]_carry__0_i_2_n_2 ,\cal_tmp[22]_carry__0_i_3_n_2 ,\cal_tmp[22]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [6]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .O(\cal_tmp[22]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [5]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .O(\cal_tmp[22]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [4]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .O(\cal_tmp[22]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [3]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .O(\cal_tmp[22]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[22]_carry__1 
       (.CI(\cal_tmp[22]_carry__0_n_2 ),
        .CO({\cal_tmp[22]_carry__1_n_2 ,\cal_tmp[22]_carry__1_n_3 ,\cal_tmp[22]_carry__1_n_4 ,\cal_tmp[22]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [10:7]),
        .O(\NLW_cal_tmp[22]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[22]_carry__1_i_1_n_2 ,\cal_tmp[22]_carry__1_i_2_n_2 ,\cal_tmp[22]_carry__1_i_3_n_2 ,\cal_tmp[22]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__1_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [10]),
        .O(\cal_tmp[22]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__1_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [9]),
        .O(\cal_tmp[22]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__1_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [8]),
        .O(\cal_tmp[22]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__1_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [7]),
        .O(\cal_tmp[22]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[22]_carry__2 
       (.CI(\cal_tmp[22]_carry__1_n_2 ),
        .CO({\cal_tmp[22]_carry__2_n_2 ,\cal_tmp[22]_carry__2_n_3 ,\cal_tmp[22]_carry__2_n_4 ,\cal_tmp[22]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [14:11]),
        .O(\NLW_cal_tmp[22]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[22]_carry__2_i_1_n_2 ,\cal_tmp[22]_carry__2_i_2_n_2 ,\cal_tmp[22]_carry__2_i_3_n_2 ,\cal_tmp[22]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__2_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [14]),
        .O(\cal_tmp[22]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__2_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [13]),
        .O(\cal_tmp[22]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__2_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [12]),
        .O(\cal_tmp[22]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__2_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [11]),
        .O(\cal_tmp[22]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[22]_carry__3 
       (.CI(\cal_tmp[22]_carry__2_n_2 ),
        .CO({\cal_tmp[22]_carry__3_n_2 ,\cal_tmp[22]_carry__3_n_3 ,\cal_tmp[22]_carry__3_n_4 ,\cal_tmp[22]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [18:15]),
        .O(\NLW_cal_tmp[22]_carry__3_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[22]_carry__3_i_1_n_2 ,\cal_tmp[22]_carry__3_i_2_n_2 ,\cal_tmp[22]_carry__3_i_3_n_2 ,\cal_tmp[22]_carry__3_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [18]),
        .O(\cal_tmp[22]_carry__3_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [17]),
        .O(\cal_tmp[22]_carry__3_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [16]),
        .O(\cal_tmp[22]_carry__3_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [15]),
        .O(\cal_tmp[22]_carry__3_i_4_n_2 ));
  CARRY4 \cal_tmp[22]_carry__4 
       (.CI(\cal_tmp[22]_carry__3_n_2 ),
        .CO({\NLW_cal_tmp[22]_carry__4_CO_UNCONNECTED [3],\cal_tmp[22]_carry__4_n_3 ,\cal_tmp[22]_carry__4_n_4 ,\cal_tmp[22]_carry__4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[21].remd_tmp_reg[22]_45 [21:19]}),
        .O(\NLW_cal_tmp[22]_carry__4_O_UNCONNECTED [3:0]),
        .S({1'b0,\cal_tmp[22]_carry__4_i_1_n_2 ,\cal_tmp[22]_carry__4_i_2_n_2 ,\cal_tmp[22]_carry__4_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [21]),
        .O(\cal_tmp[22]_carry__4_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [20]),
        .O(\cal_tmp[22]_carry__4_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [19]),
        .O(\cal_tmp[22]_carry__4_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [2]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .O(\cal_tmp[22]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [1]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .O(\cal_tmp[22]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [0]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .O(\cal_tmp[22]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_4 
       (.I0(\loop[21].dividend_tmp_reg[22][22]__0_n_2 ),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .O(\cal_tmp[22]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_2 ,\cal_tmp[2]_carry_n_3 ,\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg[2]_5 [2:0],\loop[1].dividend_tmp_reg[2][22]__0_n_2 }),
        .O({\cal_tmp[2]_carry_n_6 ,\cal_tmp[2]_carry_n_7 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 }),
        .S({\cal_tmp[2]_carry_i_1_n_2 ,\cal_tmp[2]_carry_i_2_n_2 ,\cal_tmp[2]_carry_i_3_n_2 ,\cal_tmp[2]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_2 ),
        .CO({\cal_tmp[2]_carry__0_n_2 ,\cal_tmp[2]_carry__0_n_3 ,\cal_tmp[2]_carry__0_n_4 ,\cal_tmp[2]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [6:3]),
        .O({\cal_tmp[2]_carry__0_n_6 ,\cal_tmp[2]_carry__0_n_7 ,\cal_tmp[2]_carry__0_n_8 ,\cal_tmp[2]_carry__0_n_9 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_2 ,\cal_tmp[2]_carry__0_i_2_n_2 ,\cal_tmp[2]_carry__0_i_3_n_2 ,\cal_tmp[2]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .O(\cal_tmp[2]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .O(\cal_tmp[2]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .O(\cal_tmp[2]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .O(\cal_tmp[2]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_2 ),
        .CO({\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[2]_carry__1_n_4 ,\cal_tmp[2]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[1].remd_tmp_reg[2]_5 [8:7]}),
        .O({\NLW_cal_tmp[2]_carry__1_O_UNCONNECTED [3],\cal_tmp[2]_54 ,\cal_tmp[2]_carry__1_n_8 ,\cal_tmp[2]_carry__1_n_9 }),
        .S({1'b0,1'b1,\cal_tmp[2]_carry__1_i_1_n_2 ,\cal_tmp[2]_carry__1_i_2_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .O(\cal_tmp[2]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .O(\cal_tmp[2]_carry__1_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .O(\cal_tmp[2]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .O(\cal_tmp[2]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .O(\cal_tmp[2]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(\loop[1].dividend_tmp_reg[2][22]__0_n_2 ),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .O(\cal_tmp[2]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_2 ,\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg[3]_7 [2:0],\loop[2].dividend_tmp_reg[3][22]__0_n_2 }),
        .O({\cal_tmp[3]_carry_n_6 ,\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 }),
        .S({\cal_tmp[3]_carry_i_1_n_2 ,\cal_tmp[3]_carry_i_2_n_2 ,\cal_tmp[3]_carry_i_3_n_2 ,\cal_tmp[3]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_2 ),
        .CO({\cal_tmp[3]_carry__0_n_2 ,\cal_tmp[3]_carry__0_n_3 ,\cal_tmp[3]_carry__0_n_4 ,\cal_tmp[3]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [6:3]),
        .O({\cal_tmp[3]_carry__0_n_6 ,\cal_tmp[3]_carry__0_n_7 ,\cal_tmp[3]_carry__0_n_8 ,\cal_tmp[3]_carry__0_n_9 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_2 ,\cal_tmp[3]_carry__0_i_2_n_2 ,\cal_tmp[3]_carry__0_i_3_n_2 ,\cal_tmp[3]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .O(\cal_tmp[3]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .O(\cal_tmp[3]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .O(\cal_tmp[3]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .O(\cal_tmp[3]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_2 ),
        .CO({\NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED [3],\cal_tmp[3]_carry__1_n_3 ,\cal_tmp[3]_carry__1_n_4 ,\cal_tmp[3]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[2].remd_tmp_reg[3]_7 [9:7]}),
        .O({\cal_tmp[3]_55 ,\cal_tmp[3]_carry__1_n_7 ,\cal_tmp[3]_carry__1_n_8 ,\cal_tmp[3]_carry__1_n_9 }),
        .S({1'b1,\cal_tmp[3]_carry__1_i_1_n_2 ,\cal_tmp[3]_carry__1_i_2_n_2 ,\cal_tmp[3]_carry__1_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .O(\cal_tmp[3]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .O(\cal_tmp[3]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .O(\cal_tmp[3]_carry__1_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .O(\cal_tmp[3]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .O(\cal_tmp[3]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .O(\cal_tmp[3]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(\loop[2].dividend_tmp_reg[3][22]__0_n_2 ),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .O(\cal_tmp[3]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4]_9 [2:0],\loop[3].dividend_tmp_reg[4][22]__0_n_2 }),
        .O({\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 }),
        .S({\cal_tmp[4]_carry_i_1_n_2 ,\cal_tmp[4]_carry_i_2_n_2 ,\cal_tmp[4]_carry_i_3_n_2 ,\cal_tmp[4]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_2 ),
        .CO({\cal_tmp[4]_carry__0_n_2 ,\cal_tmp[4]_carry__0_n_3 ,\cal_tmp[4]_carry__0_n_4 ,\cal_tmp[4]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [6:3]),
        .O({\cal_tmp[4]_carry__0_n_6 ,\cal_tmp[4]_carry__0_n_7 ,\cal_tmp[4]_carry__0_n_8 ,\cal_tmp[4]_carry__0_n_9 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_2 ,\cal_tmp[4]_carry__0_i_2_n_2 ,\cal_tmp[4]_carry__0_i_3_n_2 ,\cal_tmp[4]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .O(\cal_tmp[4]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .O(\cal_tmp[4]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .O(\cal_tmp[4]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .O(\cal_tmp[4]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_2 ),
        .CO({\cal_tmp[4]_carry__1_n_2 ,\cal_tmp[4]_carry__1_n_3 ,\cal_tmp[4]_carry__1_n_4 ,\cal_tmp[4]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [10:7]),
        .O({\cal_tmp[4]_carry__1_n_6 ,\cal_tmp[4]_carry__1_n_7 ,\cal_tmp[4]_carry__1_n_8 ,\cal_tmp[4]_carry__1_n_9 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_2 ,\cal_tmp[4]_carry__1_i_2_n_2 ,\cal_tmp[4]_carry__1_i_3_n_2 ,\cal_tmp[4]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .O(\cal_tmp[4]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .O(\cal_tmp[4]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .O(\cal_tmp[4]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .O(\cal_tmp[4]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[4]_carry__2 
       (.CI(\cal_tmp[4]_carry__1_n_2 ),
        .CO(\NLW_cal_tmp[4]_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[4]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[4]_56 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .O(\cal_tmp[4]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .O(\cal_tmp[4]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .O(\cal_tmp[4]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(\loop[3].dividend_tmp_reg[4][22]__0_n_2 ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\cal_tmp[4]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5]_11 [2:0],\loop[4].dividend_tmp_reg[5][22]__0_n_2 }),
        .O({\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 }),
        .S({\cal_tmp[5]_carry_i_1_n_2 ,\cal_tmp[5]_carry_i_2_n_2 ,\cal_tmp[5]_carry_i_3_n_2 ,\cal_tmp[5]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_2 ),
        .CO({\cal_tmp[5]_carry__0_n_2 ,\cal_tmp[5]_carry__0_n_3 ,\cal_tmp[5]_carry__0_n_4 ,\cal_tmp[5]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [6:3]),
        .O({\cal_tmp[5]_carry__0_n_6 ,\cal_tmp[5]_carry__0_n_7 ,\cal_tmp[5]_carry__0_n_8 ,\cal_tmp[5]_carry__0_n_9 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_2 ,\cal_tmp[5]_carry__0_i_2_n_2 ,\cal_tmp[5]_carry__0_i_3_n_2 ,\cal_tmp[5]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .O(\cal_tmp[5]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .O(\cal_tmp[5]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .O(\cal_tmp[5]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .O(\cal_tmp[5]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_2 ),
        .CO({\cal_tmp[5]_carry__1_n_2 ,\cal_tmp[5]_carry__1_n_3 ,\cal_tmp[5]_carry__1_n_4 ,\cal_tmp[5]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [10:7]),
        .O({\cal_tmp[5]_carry__1_n_6 ,\cal_tmp[5]_carry__1_n_7 ,\cal_tmp[5]_carry__1_n_8 ,\cal_tmp[5]_carry__1_n_9 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_2 ,\cal_tmp[5]_carry__1_i_2_n_2 ,\cal_tmp[5]_carry__1_i_3_n_2 ,\cal_tmp[5]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .O(\cal_tmp[5]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .O(\cal_tmp[5]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .O(\cal_tmp[5]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .O(\cal_tmp[5]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_2 ),
        .CO({\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [3:1],\cal_tmp[5]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[4].remd_tmp_reg[5]_11 [11]}),
        .O({\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[5]_57 ,\cal_tmp[5]_carry__2_n_9 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[5]_carry__2_i_1_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .O(\cal_tmp[5]_carry__2_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .O(\cal_tmp[5]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .O(\cal_tmp[5]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .O(\cal_tmp[5]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].dividend_tmp_reg[5][22]__0_n_2 ),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .O(\cal_tmp[5]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg[6]_13 [2:0],\loop[5].dividend_tmp_reg[6][22]__0_n_2 }),
        .O({\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 }),
        .S({\cal_tmp[6]_carry_i_1_n_2 ,\cal_tmp[6]_carry_i_2_n_2 ,\cal_tmp[6]_carry_i_3_n_2 ,\cal_tmp[6]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_2 ),
        .CO({\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 ,\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [6:3]),
        .O({\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_2 ,\cal_tmp[6]_carry__0_i_2_n_2 ,\cal_tmp[6]_carry__0_i_3_n_2 ,\cal_tmp[6]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .O(\cal_tmp[6]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .O(\cal_tmp[6]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .O(\cal_tmp[6]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .O(\cal_tmp[6]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_2 ),
        .CO({\cal_tmp[6]_carry__1_n_2 ,\cal_tmp[6]_carry__1_n_3 ,\cal_tmp[6]_carry__1_n_4 ,\cal_tmp[6]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [10:7]),
        .O({\cal_tmp[6]_carry__1_n_6 ,\cal_tmp[6]_carry__1_n_7 ,\cal_tmp[6]_carry__1_n_8 ,\cal_tmp[6]_carry__1_n_9 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_2 ,\cal_tmp[6]_carry__1_i_2_n_2 ,\cal_tmp[6]_carry__1_i_3_n_2 ,\cal_tmp[6]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .O(\cal_tmp[6]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .O(\cal_tmp[6]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .O(\cal_tmp[6]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .O(\cal_tmp[6]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_2 ),
        .CO({\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [3:2],\cal_tmp[6]_carry__2_n_4 ,\cal_tmp[6]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[5].remd_tmp_reg[6]_13 [12:11]}),
        .O({\NLW_cal_tmp[6]_carry__2_O_UNCONNECTED [3],\cal_tmp[6]_58 ,\cal_tmp[6]_carry__2_n_8 ,\cal_tmp[6]_carry__2_n_9 }),
        .S({1'b0,1'b1,\cal_tmp[6]_carry__2_i_1_n_2 ,\cal_tmp[6]_carry__2_i_2_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .O(\cal_tmp[6]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .O(\cal_tmp[6]_carry__2_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .O(\cal_tmp[6]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .O(\cal_tmp[6]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .O(\cal_tmp[6]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].dividend_tmp_reg[6][22]__0_n_2 ),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .O(\cal_tmp[6]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg[7]_15 [2:0],\loop[6].dividend_tmp_reg[7][22]__0_n_2 }),
        .O({\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 }),
        .S({\cal_tmp[7]_carry_i_1_n_2 ,\cal_tmp[7]_carry_i_2_n_2 ,\cal_tmp[7]_carry_i_3_n_2 ,\cal_tmp[7]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_2 ),
        .CO({\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [6:3]),
        .O({\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_2 ,\cal_tmp[7]_carry__0_i_2_n_2 ,\cal_tmp[7]_carry__0_i_3_n_2 ,\cal_tmp[7]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .O(\cal_tmp[7]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .O(\cal_tmp[7]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .O(\cal_tmp[7]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .O(\cal_tmp[7]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_2 ),
        .CO({\cal_tmp[7]_carry__1_n_2 ,\cal_tmp[7]_carry__1_n_3 ,\cal_tmp[7]_carry__1_n_4 ,\cal_tmp[7]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [10:7]),
        .O({\cal_tmp[7]_carry__1_n_6 ,\cal_tmp[7]_carry__1_n_7 ,\cal_tmp[7]_carry__1_n_8 ,\cal_tmp[7]_carry__1_n_9 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_2 ,\cal_tmp[7]_carry__1_i_2_n_2 ,\cal_tmp[7]_carry__1_i_3_n_2 ,\cal_tmp[7]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .O(\cal_tmp[7]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .O(\cal_tmp[7]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .O(\cal_tmp[7]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .O(\cal_tmp[7]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_2 ),
        .CO({\NLW_cal_tmp[7]_carry__2_CO_UNCONNECTED [3],\cal_tmp[7]_carry__2_n_3 ,\cal_tmp[7]_carry__2_n_4 ,\cal_tmp[7]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[6].remd_tmp_reg[7]_15 [13:11]}),
        .O({\cal_tmp[7]_59 ,\cal_tmp[7]_carry__2_n_7 ,\cal_tmp[7]_carry__2_n_8 ,\cal_tmp[7]_carry__2_n_9 }),
        .S({1'b1,\cal_tmp[7]_carry__2_i_1_n_2 ,\cal_tmp[7]_carry__2_i_2_n_2 ,\cal_tmp[7]_carry__2_i_3_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .O(\cal_tmp[7]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .O(\cal_tmp[7]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .O(\cal_tmp[7]_carry__2_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .O(\cal_tmp[7]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .O(\cal_tmp[7]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .O(\cal_tmp[7]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].dividend_tmp_reg[7][22]__0_n_2 ),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .O(\cal_tmp[7]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg[8]_17 [2:0],\loop[7].dividend_tmp_reg[8][22]__0_n_2 }),
        .O({\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 }),
        .S({\cal_tmp[8]_carry_i_1_n_2 ,\cal_tmp[8]_carry_i_2_n_2 ,\cal_tmp[8]_carry_i_3_n_2 ,\cal_tmp[8]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_2 ),
        .CO({\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [6:3]),
        .O({\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_2 ,\cal_tmp[8]_carry__0_i_2_n_2 ,\cal_tmp[8]_carry__0_i_3_n_2 ,\cal_tmp[8]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .O(\cal_tmp[8]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .O(\cal_tmp[8]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .O(\cal_tmp[8]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .O(\cal_tmp[8]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_2 ),
        .CO({\cal_tmp[8]_carry__1_n_2 ,\cal_tmp[8]_carry__1_n_3 ,\cal_tmp[8]_carry__1_n_4 ,\cal_tmp[8]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [10:7]),
        .O({\cal_tmp[8]_carry__1_n_6 ,\cal_tmp[8]_carry__1_n_7 ,\cal_tmp[8]_carry__1_n_8 ,\cal_tmp[8]_carry__1_n_9 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_2 ,\cal_tmp[8]_carry__1_i_2_n_2 ,\cal_tmp[8]_carry__1_i_3_n_2 ,\cal_tmp[8]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .O(\cal_tmp[8]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .O(\cal_tmp[8]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .O(\cal_tmp[8]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .O(\cal_tmp[8]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_2 ),
        .CO({\cal_tmp[8]_carry__2_n_2 ,\cal_tmp[8]_carry__2_n_3 ,\cal_tmp[8]_carry__2_n_4 ,\cal_tmp[8]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [14:11]),
        .O({\cal_tmp[8]_carry__2_n_6 ,\cal_tmp[8]_carry__2_n_7 ,\cal_tmp[8]_carry__2_n_8 ,\cal_tmp[8]_carry__2_n_9 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_2 ,\cal_tmp[8]_carry__2_i_2_n_2 ,\cal_tmp[8]_carry__2_i_3_n_2 ,\cal_tmp[8]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .O(\cal_tmp[8]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .O(\cal_tmp[8]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .O(\cal_tmp[8]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .O(\cal_tmp[8]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[8]_carry__3 
       (.CI(\cal_tmp[8]_carry__2_n_2 ),
        .CO(\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[8]_60 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .O(\cal_tmp[8]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .O(\cal_tmp[8]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .O(\cal_tmp[8]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].dividend_tmp_reg[8][22]__0_n_2 ),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .O(\cal_tmp[8]_carry_i_4_n_2 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg[9]_19 [2:0],\loop[8].dividend_tmp_reg[9][22]__0_n_2 }),
        .O({\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 }),
        .S({\cal_tmp[9]_carry_i_1_n_2 ,\cal_tmp[9]_carry_i_2_n_2 ,\cal_tmp[9]_carry_i_3_n_2 ,\cal_tmp[9]_carry_i_4_n_2 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_2 ),
        .CO({\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [6:3]),
        .O({\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_2 ,\cal_tmp[9]_carry__0_i_2_n_2 ,\cal_tmp[9]_carry__0_i_3_n_2 ,\cal_tmp[9]_carry__0_i_4_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_2 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_2 ),
        .CO({\cal_tmp[9]_carry__1_n_2 ,\cal_tmp[9]_carry__1_n_3 ,\cal_tmp[9]_carry__1_n_4 ,\cal_tmp[9]_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [10:7]),
        .O({\cal_tmp[9]_carry__1_n_6 ,\cal_tmp[9]_carry__1_n_7 ,\cal_tmp[9]_carry__1_n_8 ,\cal_tmp[9]_carry__1_n_9 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_2 ,\cal_tmp[9]_carry__1_i_2_n_2 ,\cal_tmp[9]_carry__1_i_3_n_2 ,\cal_tmp[9]_carry__1_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .O(\cal_tmp[9]_carry__1_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .O(\cal_tmp[9]_carry__1_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .O(\cal_tmp[9]_carry__1_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .O(\cal_tmp[9]_carry__1_i_4_n_2 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_2 ),
        .CO({\cal_tmp[9]_carry__2_n_2 ,\cal_tmp[9]_carry__2_n_3 ,\cal_tmp[9]_carry__2_n_4 ,\cal_tmp[9]_carry__2_n_5 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [14:11]),
        .O({\cal_tmp[9]_carry__2_n_6 ,\cal_tmp[9]_carry__2_n_7 ,\cal_tmp[9]_carry__2_n_8 ,\cal_tmp[9]_carry__2_n_9 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_2 ,\cal_tmp[9]_carry__2_i_2_n_2 ,\cal_tmp[9]_carry__2_i_3_n_2 ,\cal_tmp[9]_carry__2_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .O(\cal_tmp[9]_carry__2_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .O(\cal_tmp[9]_carry__2_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .O(\cal_tmp[9]_carry__2_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .O(\cal_tmp[9]_carry__2_i_4_n_2 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_2 ),
        .CO({\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[9]_carry__3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg[9]_19 [15]}),
        .O({\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[9]_61 ,\cal_tmp[9]_carry__3_n_9 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[9]_carry__3_i_1_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .O(\cal_tmp[9]_carry__3_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .O(\cal_tmp[9]_carry_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .O(\cal_tmp[9]_carry_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .O(\cal_tmp[9]_carry_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(\loop[8].dividend_tmp_reg[9][22]__0_n_2 ),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .O(\cal_tmp[9]_carry_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \dividend0[22]_i_2 
       (.I0(\loop[0].remd_tmp_reg[1][1]_0 ),
        .I1(\loop[0].remd_tmp_reg[1][1]_1 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend_tmp[0][21]_i_1 
       (.I0(Q[21]),
        .I1(dividend_u0[20]),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend_tmp[0][22]_i_1 
       (.I0(Q[21]),
        .I1(dividend_u0[21]),
        .O(dividend_u[22]));
  FDRE \dividend_tmp_reg[0][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(dividend_u[21]),
        .Q(\dividend_tmp_reg_n_2_[0][21] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[0][22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(dividend_u[22]),
        .Q(p_1_in0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \divisor_tmp[0][1]_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [0]),
        .I1(\divisor_tmp_reg[0][1]_0 [7]),
        .I2(\divisor_tmp_reg[0][1]_0 [1]),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \divisor_tmp[0][2]_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [0]),
        .I1(\divisor_tmp_reg[0][1]_0 [1]),
        .I2(\divisor_tmp_reg[0][1]_0 [7]),
        .I3(\divisor_tmp_reg[0][1]_0 [2]),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \divisor_tmp[0][3]_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [2]),
        .I1(\divisor_tmp_reg[0][1]_0 [1]),
        .I2(\divisor_tmp_reg[0][1]_0 [0]),
        .I3(\divisor_tmp_reg[0][1]_0 [7]),
        .I4(\divisor_tmp_reg[0][1]_0 [3]),
        .O(divisor_u[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \divisor_tmp[0][4]_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [3]),
        .I1(\divisor_tmp_reg[0][1]_0 [0]),
        .I2(\divisor_tmp_reg[0][1]_0 [1]),
        .I3(\divisor_tmp_reg[0][1]_0 [2]),
        .I4(\divisor_tmp_reg[0][1]_0 [7]),
        .I5(\divisor_tmp_reg[0][1]_0 [4]),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \divisor_tmp[0][5]_i_1 
       (.I0(\divisor_tmp[0][5]_i_2_n_2 ),
        .I1(\divisor_tmp_reg[0][1]_0 [7]),
        .I2(\divisor_tmp_reg[0][1]_0 [5]),
        .O(divisor_u[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \divisor_tmp[0][5]_i_2 
       (.I0(\divisor_tmp_reg[0][1]_0 [3]),
        .I1(\divisor_tmp_reg[0][1]_0 [0]),
        .I2(\divisor_tmp_reg[0][1]_0 [1]),
        .I3(\divisor_tmp_reg[0][1]_0 [2]),
        .I4(\divisor_tmp_reg[0][1]_0 [4]),
        .O(\divisor_tmp[0][5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \divisor_tmp[0][6]_i_1 
       (.I0(\divisor_tmp[0][7]_i_2_n_2 ),
        .I1(\divisor_tmp_reg[0][1]_0 [7]),
        .I2(\divisor_tmp_reg[0][1]_0 [6]),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \divisor_tmp[0][7]_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [7]),
        .I1(\divisor_tmp[0][7]_i_2_n_2 ),
        .I2(\divisor_tmp_reg[0][1]_0 [6]),
        .O(divisor_u[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \divisor_tmp[0][7]_i_2 
       (.I0(\divisor_tmp_reg[0][1]_0 [4]),
        .I1(\divisor_tmp_reg[0][1]_0 [2]),
        .I2(\divisor_tmp_reg[0][1]_0 [1]),
        .I3(\divisor_tmp_reg[0][1]_0 [0]),
        .I4(\divisor_tmp_reg[0][1]_0 [3]),
        .I5(\divisor_tmp_reg[0][1]_0 [5]),
        .O(\divisor_tmp[0][7]_i_2_n_2 ));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][1]_0 [0]),
        .Q(\divisor_tmp_reg[0]_1 ),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[1]),
        .Q(\divisor_tmp_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[2]),
        .Q(\divisor_tmp_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[3]),
        .Q(\divisor_tmp_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[4]),
        .Q(\divisor_tmp_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[5]),
        .Q(\divisor_tmp_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[6]),
        .Q(\divisor_tmp_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(divisor_u[7]),
        .Q(\divisor_tmp_reg[0][7]_0 [6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[0].dividend_tmp_reg[1][21]_srl2 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[20]),
        .Q(\loop[0].dividend_tmp_reg[1][21]_srl2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].dividend_tmp_reg[1][21]_srl2_i_1 
       (.I0(dividend_u0[19]),
        .I1(Q[21]),
        .I2(Q[20]),
        .O(dividend_u[20]));
  FDRE \loop[0].dividend_tmp_reg[1][22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\dividend_tmp_reg_n_2_[0][21] ),
        .Q(\loop[0].dividend_tmp_reg_n_2_[1][22] ),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0]_1 ),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\divisor_tmp_reg[0][7]_0 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].remd_tmp[1][0]_i_1 
       (.I0(\cal_tmp[0]_carry_n_9 ),
        .I1(\loop[0].remd_tmp_reg[1][0]_i_2_n_5 ),
        .I2(p_1_in0),
        .O(\loop[0].remd_tmp[1][0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \loop[0].remd_tmp[1][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1][0]_i_2_n_5 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].remd_tmp[1][0]_i_1_n_2 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [0]),
        .R(1'b0));
  CARRY4 \loop[0].remd_tmp_reg[1][0]_i_2 
       (.CI(\cal_tmp[0]_carry__0_n_2 ),
        .CO({\NLW_loop[0].remd_tmp_reg[1][0]_i_2_CO_UNCONNECTED [3:1],\loop[0].remd_tmp_reg[1][0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop[0].remd_tmp_reg[1][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry_n_8 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [1]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [2]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [3]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry__0_n_9 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [4]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry__0_n_8 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [5]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry__0_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [6]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[0]_carry__0_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [7]),
        .R(\loop[0].remd_tmp[1][7]_i_1_n_2 ));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[10].dividend_tmp_reg[11][21]_srl12 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][21]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[10]),
        .Q(\loop[10].dividend_tmp_reg[11][21]_srl12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].dividend_tmp_reg[11][21]_srl12_i_1 
       (.I0(dividend_u0[9]),
        .I1(Q[21]),
        .I2(Q[10]),
        .O(dividend_u[10]));
  FDRE \loop[10].dividend_tmp_reg[11][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].dividend_tmp_reg[10][21]_srl11_n_2 ),
        .Q(\loop[10].dividend_tmp_reg[11][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][22]__0_n_2 ),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__1_n_7 ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__1_n_6 ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__2_n_9 ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__2_n_8 ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__2_n_7 ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__2_n_6 ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__3_n_9 ),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__3_n_8 ),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry_n_6 ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__0_n_9 ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__0_n_8 ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__0_n_7 ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__0_n_6 ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__1_n_9 ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\cal_tmp[10]_62 ),
        .I2(\cal_tmp[10]_carry__1_n_8 ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_2 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [11]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [15]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [16]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [17]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [3]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [7]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_2 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[11].dividend_tmp_reg[12] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[11].dividend_tmp_reg[12][21]_srl13 " *) 
  SRL16E \loop[11].dividend_tmp_reg[12][21]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[9]),
        .Q(\loop[11].dividend_tmp_reg[12][21]_srl13_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].dividend_tmp_reg[12][21]_srl13_i_1 
       (.I0(dividend_u0[8]),
        .I1(Q[21]),
        .I2(Q[9]),
        .O(dividend_u[9]));
  FDRE \loop[11].dividend_tmp_reg[12][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].dividend_tmp_reg[11][21]_srl12_n_2 ),
        .Q(\loop[11].dividend_tmp_reg[12][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][22]__0_n_2 ),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry_n_9 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__1_n_7 ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__1_n_6 ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__2_n_9 ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__2_n_8 ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__2_n_7 ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__2_n_6 ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__3_n_9 ),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__3_n_8 ),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__3_n_7 ),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry_n_8 ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry_n_6 ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__0_n_9 ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__0_n_8 ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__0_n_7 ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__0_n_6 ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__1_n_9 ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\cal_tmp[11]_63 ),
        .I2(\cal_tmp[11]_carry__1_n_8 ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_2 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [15]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [16]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [17]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [18]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_2 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[12].dividend_tmp_reg[13] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[12].dividend_tmp_reg[13][21]_srl14 " *) 
  SRL16E \loop[12].dividend_tmp_reg[13][21]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[8]),
        .Q(\loop[12].dividend_tmp_reg[13][21]_srl14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].dividend_tmp_reg[13][21]_srl14_i_1 
       (.I0(dividend_u0[7]),
        .I1(Q[21]),
        .I2(Q[8]),
        .O(dividend_u[8]));
  FDRE \loop[12].dividend_tmp_reg[13][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].dividend_tmp_reg[12][21]_srl13_n_2 ),
        .Q(\loop[12].dividend_tmp_reg[13][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].dividend_tmp_reg[12][22]__0_n_2 ),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry_n_9 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__1_n_7 ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__1_n_6 ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__2_n_9 ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__2_n_8 ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__2_n_7 ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__2_n_6 ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__3_n_9 ),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__3_n_8 ),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__3_n_7 ),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][19]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__3_n_6 ),
        .O(\loop[12].remd_tmp[13][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry_n_8 ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry_n_6 ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__0_n_9 ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__0_n_8 ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__0_n_7 ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__0_n_6 ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__1_n_9 ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\cal_tmp[12]_64 ),
        .I2(\cal_tmp[12]_carry__1_n_8 ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_2 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [15]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [16]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [17]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [18]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][19]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [19]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_2 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[13].dividend_tmp_reg[14] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[13].dividend_tmp_reg[14][21]_srl15 " *) 
  SRL16E \loop[13].dividend_tmp_reg[14][21]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[7]),
        .Q(\loop[13].dividend_tmp_reg[14][21]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].dividend_tmp_reg[14][21]_srl15_i_1 
       (.I0(dividend_u0[6]),
        .I1(Q[21]),
        .I2(Q[7]),
        .O(dividend_u[7]));
  FDRE \loop[13].dividend_tmp_reg[14][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].dividend_tmp_reg[13][21]_srl14_n_2 ),
        .Q(\loop[13].dividend_tmp_reg[14][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].dividend_tmp_reg[13][22]__0_n_2 ),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry_n_9 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__1_n_7 ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__1_n_6 ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__2_n_9 ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__2_n_8 ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__2_n_7 ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__2_n_6 ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__3_n_9 ),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__3_n_8 ),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__3_n_7 ),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][19]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__3_n_6 ),
        .O(\loop[13].remd_tmp[14][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry_n_8 ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][20]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__4_n_9 ),
        .O(\loop[13].remd_tmp[14][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry_n_7 ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry_n_6 ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__0_n_9 ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__0_n_8 ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__0_n_7 ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__0_n_6 ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__1_n_9 ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\cal_tmp[13]_65 ),
        .I2(\cal_tmp[13]_carry__1_n_8 ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_2 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [11]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [15]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [16]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [17]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [18]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][19]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [19]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][20]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [20]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [3]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [7]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_2 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[14].dividend_tmp_reg[15] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[14].dividend_tmp_reg[15][21]_srl16 " *) 
  SRL16E \loop[14].dividend_tmp_reg[15][21]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[6]),
        .Q(\loop[14].dividend_tmp_reg[15][21]_srl16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].dividend_tmp_reg[15][21]_srl16_i_1 
       (.I0(dividend_u0[5]),
        .I1(Q[21]),
        .I2(Q[6]),
        .O(dividend_u[6]));
  FDRE \loop[14].dividend_tmp_reg[15][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].dividend_tmp_reg[14][21]_srl15_n_2 ),
        .Q(\loop[14].dividend_tmp_reg[15][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].dividend_tmp_reg[14][22]__0_n_2 ),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry_n_9 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__1_n_7 ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__1_n_6 ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__2_n_9 ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__2_n_8 ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__2_n_7 ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__2_n_6 ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__3_n_9 ),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__3_n_8 ),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__3_n_7 ),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][19]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__3_n_6 ),
        .O(\loop[14].remd_tmp[15][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry_n_8 ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][20]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__4_n_9 ),
        .O(\loop[14].remd_tmp[15][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][21]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__4_n_8 ),
        .O(\loop[14].remd_tmp[15][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry_n_7 ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry_n_6 ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__0_n_9 ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__0_n_8 ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__0_n_7 ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__0_n_6 ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__1_n_9 ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\cal_tmp[14]_66 ),
        .I2(\cal_tmp[14]_carry__1_n_8 ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_2 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [11]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [15]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [16]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [17]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [18]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][19]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [19]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][20]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [20]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][21]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [21]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [3]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [7]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_2 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [9]),
        .R(1'b0));
  FDRE \loop[15].dividend_tmp_reg[16][0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[15]_carry__4_n_3 ),
        .Q(\loop[15].dividend_tmp_reg[16][0]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[15].dividend_tmp_reg[16][21]_srl17 " *) 
  SRLC32E \loop[15].dividend_tmp_reg[16][21]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[5]),
        .Q(\loop[15].dividend_tmp_reg[16][21]_srl17_n_2 ),
        .Q31(\NLW_loop[15].dividend_tmp_reg[16][21]_srl17_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].dividend_tmp_reg[16][21]_srl17_i_1 
       (.I0(dividend_u0[4]),
        .I1(Q[21]),
        .I2(Q[5]),
        .O(dividend_u[5]));
  FDRE \loop[15].dividend_tmp_reg[16][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].dividend_tmp_reg[15][21]_srl16_n_2 ),
        .Q(\loop[15].dividend_tmp_reg[16][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].dividend_tmp_reg[15][22]__0_n_2 ),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry_n_9 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__1_n_7 ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__1_n_6 ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__2_n_9 ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__2_n_8 ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__2_n_7 ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__2_n_6 ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__3_n_9 ),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__3_n_8 ),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__3_n_7 ),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][19]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__3_n_6 ),
        .O(\loop[15].remd_tmp[16][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry_n_8 ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][20]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__4_n_9 ),
        .O(\loop[15].remd_tmp[16][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][21]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__4_n_8 ),
        .O(\loop[15].remd_tmp[16][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry_n_7 ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry_n_6 ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__0_n_9 ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__0_n_8 ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__0_n_7 ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__0_n_6 ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__1_n_9 ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\cal_tmp[15]_46 ),
        .I2(\cal_tmp[15]_carry__1_n_8 ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_2 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [11]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [15]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [16]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [17]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [18]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][19]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [19]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][20]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [20]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][21]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [21]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [3]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [7]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_2 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [9]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[16]_carry__4_n_3 ),
        .Q(\loop[16].dividend_tmp_reg[17][0]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[16].dividend_tmp_reg[17] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[16].dividend_tmp_reg[17][21]_srl18 " *) 
  SRLC32E \loop[16].dividend_tmp_reg[17][21]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[4]),
        .Q(\loop[16].dividend_tmp_reg[17][21]_srl18_n_2 ),
        .Q31(\NLW_loop[16].dividend_tmp_reg[17][21]_srl18_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].dividend_tmp_reg[17][21]_srl18_i_1 
       (.I0(dividend_u0[3]),
        .I1(Q[21]),
        .I2(Q[4]),
        .O(dividend_u[4]));
  FDRE \loop[16].dividend_tmp_reg[17][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].dividend_tmp_reg[16][21]_srl17_n_2 ),
        .Q(\loop[16].dividend_tmp_reg[17][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\loop[15].dividend_tmp_reg[16][22]__0_n_2 ),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry_n_9 ),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [9]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__1_n_7 ),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [10]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__1_n_6 ),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [11]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__2_n_9 ),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [12]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__2_n_8 ),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [13]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__2_n_7 ),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [14]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__2_n_6 ),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [15]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__3_n_9 ),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [16]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__3_n_8 ),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [17]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__3_n_7 ),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][19]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [18]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__3_n_6 ),
        .O(\loop[16].remd_tmp[17][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [0]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry_n_8 ),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][20]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [19]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__4_n_9 ),
        .O(\loop[16].remd_tmp[17][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][21]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [20]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__4_n_8 ),
        .O(\loop[16].remd_tmp[17][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [1]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry_n_7 ),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [2]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry_n_6 ),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [3]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__0_n_9 ),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [4]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__0_n_8 ),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [5]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__0_n_7 ),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [6]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__0_n_6 ),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [7]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__1_n_9 ),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [8]),
        .I1(\cal_tmp[16]_47 ),
        .I2(\cal_tmp[16]_carry__1_n_8 ),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_2 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [0]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [10]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [11]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [12]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [13]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [14]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [15]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [16]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [17]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [18]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][19]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [19]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [1]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][20]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [20]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][21]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [21]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [2]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [3]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [4]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [5]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [6]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [7]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [8]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_2 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [9]),
        .R(1'b0));
  FDRE \loop[17].dividend_tmp_reg[18][0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[17]_carry__4_n_3 ),
        .Q(\loop[17].dividend_tmp_reg[18][0]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[17].dividend_tmp_reg[18] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[17].dividend_tmp_reg[18][21]_srl19 " *) 
  SRLC32E \loop[17].dividend_tmp_reg[18][21]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[3]),
        .Q(\loop[17].dividend_tmp_reg[18][21]_srl19_n_2 ),
        .Q31(\NLW_loop[17].dividend_tmp_reg[18][21]_srl19_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].dividend_tmp_reg[18][21]_srl19_i_1 
       (.I0(dividend_u0[2]),
        .I1(Q[21]),
        .I2(Q[3]),
        .O(dividend_u[3]));
  FDRE \loop[17].dividend_tmp_reg[18][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].dividend_tmp_reg[17][21]_srl18_n_2 ),
        .Q(\loop[17].dividend_tmp_reg[18][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17][22]__0_n_2 ),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry_n_9 ),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [9]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__1_n_7 ),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [10]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__1_n_6 ),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [11]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__2_n_9 ),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [12]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__2_n_8 ),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [13]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__2_n_7 ),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [14]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__2_n_6 ),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [15]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__3_n_9 ),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [16]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__3_n_8 ),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [17]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__3_n_7 ),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][19]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [18]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__3_n_6 ),
        .O(\loop[17].remd_tmp[18][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [0]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry_n_8 ),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][20]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [19]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__4_n_9 ),
        .O(\loop[17].remd_tmp[18][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][21]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [20]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__4_n_8 ),
        .O(\loop[17].remd_tmp[18][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [1]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry_n_7 ),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [2]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry_n_6 ),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [3]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__0_n_9 ),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [4]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__0_n_8 ),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [5]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__0_n_7 ),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [6]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__0_n_6 ),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [7]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__1_n_9 ),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [8]),
        .I1(\cal_tmp[17]_48 ),
        .I2(\cal_tmp[17]_carry__1_n_8 ),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_2 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [0]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [10]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [11]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [12]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [13]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [14]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [15]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [16]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [17]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [18]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][19]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [19]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [1]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][20]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [20]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][21]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [21]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [2]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [3]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [4]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [5]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [6]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [7]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [8]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_2 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [9]),
        .R(1'b0));
  FDRE \loop[18].dividend_tmp_reg[19][0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[18]_carry__4_n_3 ),
        .Q(\loop[18].dividend_tmp_reg[19][0]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[18].dividend_tmp_reg[19] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[18].dividend_tmp_reg[19][21]_srl20 " *) 
  SRLC32E \loop[18].dividend_tmp_reg[19][21]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[2]),
        .Q(\loop[18].dividend_tmp_reg[19][21]_srl20_n_2 ),
        .Q31(\NLW_loop[18].dividend_tmp_reg[19][21]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].dividend_tmp_reg[19][21]_srl20_i_1 
       (.I0(dividend_u0[1]),
        .I1(Q[21]),
        .I2(Q[2]),
        .O(dividend_u[2]));
  FDRE \loop[18].dividend_tmp_reg[19][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].dividend_tmp_reg[18][21]_srl19_n_2 ),
        .Q(\loop[18].dividend_tmp_reg[19][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\loop[17].dividend_tmp_reg[18][22]__0_n_2 ),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry_n_9 ),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [9]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__1_n_7 ),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [10]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__1_n_6 ),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [11]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__2_n_9 ),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [12]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__2_n_8 ),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [13]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__2_n_7 ),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [14]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__2_n_6 ),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [15]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__3_n_9 ),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [16]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__3_n_8 ),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [17]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__3_n_7 ),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][19]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [18]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__3_n_6 ),
        .O(\loop[18].remd_tmp[19][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [0]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry_n_8 ),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][20]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [19]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__4_n_9 ),
        .O(\loop[18].remd_tmp[19][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][21]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [20]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__4_n_8 ),
        .O(\loop[18].remd_tmp[19][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [1]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry_n_7 ),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [2]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry_n_6 ),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [3]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__0_n_9 ),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [4]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__0_n_8 ),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [5]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__0_n_7 ),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [6]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__0_n_6 ),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [7]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__1_n_9 ),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [8]),
        .I1(\cal_tmp[18]_49 ),
        .I2(\cal_tmp[18]_carry__1_n_8 ),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_2 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [11]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [15]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][19]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [19]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][20]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [20]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][21]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [21]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [3]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [7]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_2 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [9]),
        .R(1'b0));
  FDRE \loop[19].dividend_tmp_reg[20][0]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[19]_carry__4_n_3 ),
        .Q(\loop[19].dividend_tmp_reg[20][0]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[19].dividend_tmp_reg[20] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[19].dividend_tmp_reg[20][21]_srl21 " *) 
  SRLC32E \loop[19].dividend_tmp_reg[20][21]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[1]),
        .Q(\loop[19].dividend_tmp_reg[20][21]_srl21_n_2 ),
        .Q31(\NLW_loop[19].dividend_tmp_reg[20][21]_srl21_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].dividend_tmp_reg[20][21]_srl21_i_1 
       (.I0(dividend_u0[0]),
        .I1(Q[21]),
        .I2(Q[1]),
        .O(dividend_u[1]));
  FDRE \loop[19].dividend_tmp_reg[20][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].dividend_tmp_reg[19][21]_srl20_n_2 ),
        .Q(\loop[19].dividend_tmp_reg[20][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][0]_i_1 
       (.I0(\loop[18].dividend_tmp_reg[19][22]__0_n_2 ),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry_n_9 ),
        .O(\loop[19].remd_tmp[20][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][10]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [9]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__1_n_7 ),
        .O(\loop[19].remd_tmp[20][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][11]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [10]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__1_n_6 ),
        .O(\loop[19].remd_tmp[20][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][12]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [11]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__2_n_9 ),
        .O(\loop[19].remd_tmp[20][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][13]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [12]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__2_n_8 ),
        .O(\loop[19].remd_tmp[20][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][14]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [13]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__2_n_7 ),
        .O(\loop[19].remd_tmp[20][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][15]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [14]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__2_n_6 ),
        .O(\loop[19].remd_tmp[20][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][16]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [15]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__3_n_9 ),
        .O(\loop[19].remd_tmp[20][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][17]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [16]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__3_n_8 ),
        .O(\loop[19].remd_tmp[20][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][18]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [17]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__3_n_7 ),
        .O(\loop[19].remd_tmp[20][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][19]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [18]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__3_n_6 ),
        .O(\loop[19].remd_tmp[20][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][1]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [0]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry_n_8 ),
        .O(\loop[19].remd_tmp[20][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][20]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [19]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__4_n_9 ),
        .O(\loop[19].remd_tmp[20][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][21]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [20]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__4_n_8 ),
        .O(\loop[19].remd_tmp[20][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][2]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [1]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry_n_7 ),
        .O(\loop[19].remd_tmp[20][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][3]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [2]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry_n_6 ),
        .O(\loop[19].remd_tmp[20][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][4]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [3]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__0_n_9 ),
        .O(\loop[19].remd_tmp[20][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][5]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [4]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__0_n_8 ),
        .O(\loop[19].remd_tmp[20][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][6]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [5]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__0_n_7 ),
        .O(\loop[19].remd_tmp[20][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][7]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [6]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__0_n_6 ),
        .O(\loop[19].remd_tmp[20][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][8]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [7]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__1_n_9 ),
        .O(\loop[19].remd_tmp[20][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][9]_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [8]),
        .I1(\cal_tmp[19]_50 ),
        .I2(\cal_tmp[19]_carry__1_n_8 ),
        .O(\loop[19].remd_tmp[20][9]_i_1_n_2 ));
  FDRE \loop[19].remd_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][0]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [0]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][10]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [10]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][11]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [11]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][12]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [12]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][13]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [13]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][14]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [14]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][15]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [15]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][16]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [16]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][17]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [17]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][18]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [18]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][19]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [19]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][1]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [1]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][20]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [20]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][21]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [21]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][2]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [2]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][3]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [3]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][4]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [4]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][5]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [5]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][6]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [6]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][7]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [7]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][8]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [8]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].remd_tmp[20][9]_i_1_n_2 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[1].dividend_tmp_reg[2][21]_srl3 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[19]),
        .Q(\loop[1].dividend_tmp_reg[2][21]_srl3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].dividend_tmp_reg[2][21]_srl3_i_1 
       (.I0(dividend_u0[18]),
        .I1(Q[21]),
        .I2(Q[19]),
        .O(dividend_u[19]));
  FDRE \loop[1].dividend_tmp_reg[2][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].dividend_tmp_reg[1][21]_srl2_n_2 ),
        .Q(\loop[1].dividend_tmp_reg[2][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].dividend_tmp_reg_n_2_[1][22] ),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry_n_9 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry_n_8 ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry_n_7 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry_n_6 ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry__0_n_9 ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry__0_n_8 ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry__0_n_7 ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry__0_n_6 ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\cal_tmp[1]_53 ),
        .I2(\cal_tmp[1]_carry__1_n_9 ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_2 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_2 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [8]),
        .R(1'b0));
  FDRE \loop[20].dividend_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[20]_carry__4_n_3 ),
        .Q(\loop[20].dividend_tmp_reg_n_2_[21][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[20].dividend_tmp_reg[21] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[20].dividend_tmp_reg[21][21]_srl22 " *) 
  SRLC32E \loop[20].dividend_tmp_reg[21][21]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[20].dividend_tmp_reg[21][21]_srl22_n_2 ),
        .Q31(\NLW_loop[20].dividend_tmp_reg[21][21]_srl22_Q31_UNCONNECTED ));
  FDRE \loop[20].dividend_tmp_reg[21][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].dividend_tmp_reg[20][21]_srl21_n_2 ),
        .Q(\loop[20].dividend_tmp_reg[21][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][0]_i_1 
       (.I0(\loop[19].dividend_tmp_reg[20][22]__0_n_2 ),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry_n_9 ),
        .O(\loop[20].remd_tmp[21][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][10]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [9]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__1_n_7 ),
        .O(\loop[20].remd_tmp[21][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][11]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [10]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__1_n_6 ),
        .O(\loop[20].remd_tmp[21][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][12]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [11]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__2_n_9 ),
        .O(\loop[20].remd_tmp[21][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][13]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [12]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__2_n_8 ),
        .O(\loop[20].remd_tmp[21][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][14]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [13]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__2_n_7 ),
        .O(\loop[20].remd_tmp[21][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][15]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [14]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__2_n_6 ),
        .O(\loop[20].remd_tmp[21][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][16]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [15]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__3_n_9 ),
        .O(\loop[20].remd_tmp[21][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][17]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [16]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__3_n_8 ),
        .O(\loop[20].remd_tmp[21][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][18]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [17]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__3_n_7 ),
        .O(\loop[20].remd_tmp[21][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][19]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [18]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__3_n_6 ),
        .O(\loop[20].remd_tmp[21][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][1]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [0]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry_n_8 ),
        .O(\loop[20].remd_tmp[21][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][20]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [19]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__4_n_9 ),
        .O(\loop[20].remd_tmp[21][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][21]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [20]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__4_n_8 ),
        .O(\loop[20].remd_tmp[21][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][2]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [1]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry_n_7 ),
        .O(\loop[20].remd_tmp[21][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][3]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [2]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry_n_6 ),
        .O(\loop[20].remd_tmp[21][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][4]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [3]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__0_n_9 ),
        .O(\loop[20].remd_tmp[21][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][5]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [4]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__0_n_8 ),
        .O(\loop[20].remd_tmp[21][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][6]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [5]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__0_n_7 ),
        .O(\loop[20].remd_tmp[21][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][7]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [6]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__0_n_6 ),
        .O(\loop[20].remd_tmp[21][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][8]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [7]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__1_n_9 ),
        .O(\loop[20].remd_tmp[21][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][9]_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [8]),
        .I1(\cal_tmp[20]_51 ),
        .I2(\cal_tmp[20]_carry__1_n_8 ),
        .O(\loop[20].remd_tmp[21][9]_i_1_n_2 ));
  FDRE \loop[20].remd_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][0]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [0]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][10]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [10]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][11]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [11]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][12]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [12]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][13]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [13]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][14]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [14]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][15]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [15]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][16]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [16]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][17]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [17]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][18]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [18]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][19]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [19]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][1]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [1]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][20]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [20]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][21]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [21]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][2]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [2]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][3]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [3]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][4]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [4]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][5]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [5]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][6]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [6]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][7]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [7]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][8]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [8]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].remd_tmp[21][9]_i_1_n_2 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [9]),
        .R(1'b0));
  FDRE \loop[21].dividend_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[21]_carry__4_n_3 ),
        .Q(\loop[21].dividend_tmp_reg_n_2_[22][0] ),
        .R(1'b0));
  FDRE \loop[21].dividend_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].dividend_tmp_reg_n_2_[21][0] ),
        .Q(\loop[21].dividend_tmp_reg_n_2_[22][1] ),
        .R(1'b0));
  FDRE \loop[21].dividend_tmp_reg[22][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].dividend_tmp_reg[21][21]_srl22_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][22]__0_n_2 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22][2]_srl2 " *) 
  SRL16E \loop[21].dividend_tmp_reg[22][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(\loop[19].dividend_tmp_reg[20][0]__0_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][2]_srl2_n_2 ));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22][3]_srl3 " *) 
  SRL16E \loop[21].dividend_tmp_reg[22][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(\loop[18].dividend_tmp_reg[19][0]__0_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][3]_srl3_n_2 ));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22][4]_srl4 " *) 
  SRL16E \loop[21].dividend_tmp_reg[22][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(\loop[17].dividend_tmp_reg[18][0]__0_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22][5]_srl5 " *) 
  SRL16E \loop[21].dividend_tmp_reg[22][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(\loop[16].dividend_tmp_reg[17][0]__0_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].dividend_tmp_reg[22][6]_srl6 " *) 
  SRL16E \loop[21].dividend_tmp_reg[22][6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(\loop[15].dividend_tmp_reg[16][0]__0_n_2 ),
        .Q(\loop[21].dividend_tmp_reg[22][6]_srl6_n_2 ));
  FDRE \loop[21].divisor_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][0]_i_1 
       (.I0(\loop[20].dividend_tmp_reg[21][22]__0_n_2 ),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry_n_9 ),
        .O(\loop[21].remd_tmp[22][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][10]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [9]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__1_n_7 ),
        .O(\loop[21].remd_tmp[22][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][11]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [10]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__1_n_6 ),
        .O(\loop[21].remd_tmp[22][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][12]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [11]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__2_n_9 ),
        .O(\loop[21].remd_tmp[22][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][13]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [12]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__2_n_8 ),
        .O(\loop[21].remd_tmp[22][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][14]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [13]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__2_n_7 ),
        .O(\loop[21].remd_tmp[22][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][15]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [14]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__2_n_6 ),
        .O(\loop[21].remd_tmp[22][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][16]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [15]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__3_n_9 ),
        .O(\loop[21].remd_tmp[22][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][17]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [16]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__3_n_8 ),
        .O(\loop[21].remd_tmp[22][17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][18]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [17]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__3_n_7 ),
        .O(\loop[21].remd_tmp[22][18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][19]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [18]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__3_n_6 ),
        .O(\loop[21].remd_tmp[22][19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][1]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [0]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry_n_8 ),
        .O(\loop[21].remd_tmp[22][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][20]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [19]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__4_n_9 ),
        .O(\loop[21].remd_tmp[22][20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][21]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [20]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__4_n_8 ),
        .O(\loop[21].remd_tmp[22][21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][2]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [1]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry_n_7 ),
        .O(\loop[21].remd_tmp[22][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][3]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [2]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry_n_6 ),
        .O(\loop[21].remd_tmp[22][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][4]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [3]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__0_n_9 ),
        .O(\loop[21].remd_tmp[22][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][5]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [4]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__0_n_8 ),
        .O(\loop[21].remd_tmp[22][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][6]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [5]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__0_n_7 ),
        .O(\loop[21].remd_tmp[22][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][7]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [6]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__0_n_6 ),
        .O(\loop[21].remd_tmp[22][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][8]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [7]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__1_n_9 ),
        .O(\loop[21].remd_tmp[22][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][9]_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [8]),
        .I1(\cal_tmp[21]_52 ),
        .I2(\cal_tmp[21]_carry__1_n_8 ),
        .O(\loop[21].remd_tmp[22][9]_i_1_n_2 ));
  FDRE \loop[21].remd_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][0]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][10]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [10]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][11]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [11]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][12]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [12]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][13]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [13]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][14]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [14]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][15]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [15]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][16]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [16]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][17]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [17]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][18]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [18]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][19]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [19]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][1]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][20]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [20]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][21]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [21]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][2]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][3]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][4]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][5]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][6]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][7]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][8]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [8]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].remd_tmp[22][9]_i_1_n_2 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].sign_tmp_reg[22] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[21].sign_tmp_reg[22][1]_srl23 " *) 
  SRLC32E \loop[21].sign_tmp_reg[22][1]_srl23 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(sign_i),
        .Q(\loop[21].sign_tmp_reg[22][1]_srl23_n_2 ),
        .Q31(\NLW_loop[21].sign_tmp_reg[22][1]_srl23_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loop[21].sign_tmp_reg[22][1]_srl23_i_1 
       (.I0(\divisor_tmp_reg[0][1]_0 [7]),
        .I1(Q[21]),
        .O(sign_i));
  FDRE \loop[22].dividend_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\cal_tmp[22]_carry__4_n_3 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg_n_2_[22][0] ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg_n_2_[22][1] ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][3]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg[22][2]_srl2_n_2 ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][4]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg[22][3]_srl3_n_2 ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][5]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg[22][4]_srl4_n_2 ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][6]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg[22][5]_srl5_n_2 ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][7]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].dividend_tmp_reg[22][6]_srl6_n_2 ),
        .Q(\loop[22].dividend_tmp_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \loop[22].sign_tmp_reg[23][1]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[21].sign_tmp_reg[22][1]_srl23_n_2 ),
        .Q(\0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[2].dividend_tmp_reg[3][21]_srl4 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][21]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[18]),
        .Q(\loop[2].dividend_tmp_reg[3][21]_srl4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].dividend_tmp_reg[3][21]_srl4_i_1 
       (.I0(dividend_u0[17]),
        .I1(Q[21]),
        .I2(Q[18]),
        .O(dividend_u[18]));
  FDRE \loop[2].dividend_tmp_reg[3][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].dividend_tmp_reg[2][21]_srl3_n_2 ),
        .Q(\loop[2].dividend_tmp_reg[3][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg[2][22]__0_n_2 ),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry_n_7 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry_n_6 ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__0_n_9 ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__0_n_8 ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__0_n_7 ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__0_n_6 ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__1_n_9 ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\cal_tmp[2]_54 ),
        .I2(\cal_tmp[2]_carry__1_n_8 ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_2 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [7]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_2 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[3].dividend_tmp_reg[4][21]_srl5 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[17]),
        .Q(\loop[3].dividend_tmp_reg[4][21]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].dividend_tmp_reg[4][21]_srl5_i_1 
       (.I0(dividend_u0[16]),
        .I1(Q[21]),
        .I2(Q[17]),
        .O(dividend_u[17]));
  FDRE \loop[3].dividend_tmp_reg[4][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].dividend_tmp_reg[3][21]_srl4_n_2 ),
        .Q(\loop[3].dividend_tmp_reg[4][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][22]__0_n_2 ),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__1_n_7 ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry_n_6 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__0_n_9 ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__0_n_8 ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__0_n_7 ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__0_n_6 ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__1_n_9 ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\cal_tmp[3]_55 ),
        .I2(\cal_tmp[3]_carry__1_n_8 ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_2 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [3]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [7]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_2 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[4].dividend_tmp_reg[5][21]_srl6 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[16]),
        .Q(\loop[4].dividend_tmp_reg[5][21]_srl6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].dividend_tmp_reg[5][21]_srl6_i_1 
       (.I0(dividend_u0[15]),
        .I1(Q[21]),
        .I2(Q[16]),
        .O(dividend_u[16]));
  FDRE \loop[4].dividend_tmp_reg[5][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].dividend_tmp_reg[4][21]_srl5_n_2 ),
        .Q(\loop[4].dividend_tmp_reg[5][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][22]__0_n_2 ),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__1_n_7 ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__1_n_6 ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry_n_6 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__0_n_9 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__0_n_8 ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__0_n_7 ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__0_n_6 ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__1_n_9 ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\cal_tmp[4]_56 ),
        .I2(\cal_tmp[4]_carry__1_n_8 ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_2 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [11]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [7]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_2 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[5].dividend_tmp_reg[6][21]_srl7 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][21]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[15]),
        .Q(\loop[5].dividend_tmp_reg[6][21]_srl7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].dividend_tmp_reg[6][21]_srl7_i_1 
       (.I0(dividend_u0[14]),
        .I1(Q[21]),
        .I2(Q[15]),
        .O(dividend_u[15]));
  FDRE \loop[5].dividend_tmp_reg[6][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].dividend_tmp_reg[5][21]_srl6_n_2 ),
        .Q(\loop[5].dividend_tmp_reg[6][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][22]__0_n_2 ),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__1_n_7 ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__1_n_6 ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__2_n_9 ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry_n_6 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__0_n_8 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__0_n_7 ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__0_n_6 ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__1_n_9 ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\cal_tmp[5]_57 ),
        .I2(\cal_tmp[5]_carry__1_n_8 ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_2 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [11]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [7]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_2 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[6].dividend_tmp_reg[7][21]_srl8 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][21]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[14]),
        .Q(\loop[6].dividend_tmp_reg[7][21]_srl8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].dividend_tmp_reg[7][21]_srl8_i_1 
       (.I0(dividend_u0[13]),
        .I1(Q[21]),
        .I2(Q[14]),
        .O(dividend_u[14]));
  FDRE \loop[6].dividend_tmp_reg[7][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].dividend_tmp_reg[6][21]_srl7_n_2 ),
        .Q(\loop[6].dividend_tmp_reg[7][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][22]__0_n_2 ),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__1_n_7 ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__1_n_6 ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__2_n_9 ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__2_n_8 ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry_n_6 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__0_n_7 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__0_n_6 ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__1_n_9 ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\cal_tmp[6]_58 ),
        .I2(\cal_tmp[6]_carry__1_n_8 ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_2 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [11]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [7]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_2 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[7].dividend_tmp_reg[8][21]_srl9 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][21]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[13]),
        .Q(\loop[7].dividend_tmp_reg[8][21]_srl9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].dividend_tmp_reg[8][21]_srl9_i_1 
       (.I0(dividend_u0[12]),
        .I1(Q[21]),
        .I2(Q[13]),
        .O(dividend_u[13]));
  FDRE \loop[7].dividend_tmp_reg[8][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].dividend_tmp_reg[7][21]_srl8_n_2 ),
        .Q(\loop[7].dividend_tmp_reg[8][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][22]__0_n_2 ),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__1_n_7 ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__1_n_6 ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__2_n_9 ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__2_n_8 ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__2_n_7 ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry_n_6 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__0_n_6 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__1_n_9 ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\cal_tmp[7]_59 ),
        .I2(\cal_tmp[7]_carry__1_n_8 ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_2 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [11]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [7]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_2 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[8].dividend_tmp_reg[9][21]_srl10 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][21]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[12]),
        .Q(\loop[8].dividend_tmp_reg[9][21]_srl10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].dividend_tmp_reg[9][21]_srl10_i_1 
       (.I0(dividend_u0[11]),
        .I1(Q[21]),
        .I2(Q[12]),
        .O(dividend_u[12]));
  FDRE \loop[8].dividend_tmp_reg[9][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].dividend_tmp_reg[8][21]_srl9_n_2 ),
        .Q(\loop[8].dividend_tmp_reg[9][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][22]__0_n_2 ),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__1_n_7 ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__1_n_6 ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__2_n_9 ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__2_n_8 ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__2_n_7 ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__2_n_6 ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry_n_6 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__0_n_6 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__1_n_9 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\cal_tmp[8]_60 ),
        .I2(\cal_tmp[8]_carry__1_n_8 ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_2 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [11]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [15]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_2 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "inst/\convolution_filtehbi_U1/convolution_filtehbi_div_U/convolution_filtehbi_div_u_0/loop[9].dividend_tmp_reg[10][21]_srl11 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][21]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\ap_CS_fsm_reg[1] ),
        .CLK(ap_clk),
        .D(dividend_u[11]),
        .Q(\loop[9].dividend_tmp_reg[10][21]_srl11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].dividend_tmp_reg[10][21]_srl11_i_1 
       (.I0(dividend_u0[10]),
        .I1(Q[21]),
        .I2(Q[11]),
        .O(dividend_u[11]));
  FDRE \loop[9].dividend_tmp_reg[10][22]__0 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].dividend_tmp_reg[9][21]_srl10_n_2 ),
        .Q(\loop[9].dividend_tmp_reg[10][22]__0_n_2 ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][22]__0_n_2 ),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__1_n_7 ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__1_n_6 ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__2_n_9 ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__2_n_8 ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__2_n_7 ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__2_n_6 ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__3_n_9 ),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry_n_6 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__0_n_6 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\cal_tmp[9]_61 ),
        .I2(\cal_tmp[9]_carry__1_n_8 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_2 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [11]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [15]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [16]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_2 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \quot[1]_i_1 
       (.I0(D[0]),
        .I1(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .I2(\0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h1EF0)) 
    \quot[2]_i_1 
       (.I0(D[0]),
        .I1(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .I2(\loop[22].dividend_tmp_reg[23]_0 [2]),
        .I3(\0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \quot[3]_i_1 
       (.I0(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .I1(D[0]),
        .I2(\loop[22].dividend_tmp_reg[23]_0 [2]),
        .I3(\loop[22].dividend_tmp_reg[23]_0 [3]),
        .I4(\0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \quot[4]_i_1 
       (.I0(\loop[22].dividend_tmp_reg[23]_0 [2]),
        .I1(D[0]),
        .I2(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .I3(\loop[22].dividend_tmp_reg[23]_0 [3]),
        .I4(\loop[22].dividend_tmp_reg[23]_0 [4]),
        .I5(\0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \quot[5]_i_1 
       (.I0(\quot[7]_i_2_n_2 ),
        .I1(\loop[22].dividend_tmp_reg[23]_0 [5]),
        .I2(\0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h2D78)) 
    \quot[6]_i_1 
       (.I0(\quot[7]_i_2_n_2 ),
        .I1(\loop[22].dividend_tmp_reg[23]_0 [5]),
        .I2(\loop[22].dividend_tmp_reg[23]_0 [6]),
        .I3(\0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04FB7F80)) 
    \quot[7]_i_1 
       (.I0(\loop[22].dividend_tmp_reg[23]_0 [5]),
        .I1(\quot[7]_i_2_n_2 ),
        .I2(\loop[22].dividend_tmp_reg[23]_0 [6]),
        .I3(\loop[22].dividend_tmp_reg[23]_0 [7]),
        .I4(\0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \quot[7]_i_2 
       (.I0(\loop[22].dividend_tmp_reg[23]_0 [4]),
        .I1(\loop[22].dividend_tmp_reg[23]_0 [2]),
        .I2(D[0]),
        .I3(\0 ),
        .I4(\loop[22].dividend_tmp_reg[23]_0 [1]),
        .I5(\loop[22].dividend_tmp_reg[23]_0 [3]),
        .O(\quot[7]_i_2_n_2 ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC
   (P,
    CEA1,
    \trunc_ln180_reg_3067_reg[2] ,
    ap_clk,
    B,
    D,
    p,
    icmp_ln123_reg_3050,
    Q,
    p_0,
    ap_start,
    p_1,
    p_2,
    icmp_ln145_reg_3075,
    p_3);
  output [16:0]P;
  output CEA1;
  output \trunc_ln180_reg_3067_reg[2] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p;
  input icmp_ln123_reg_3050;
  input [1:0]Q;
  input p_0;
  input ap_start;
  input [1:0]p_1;
  input p_2;
  input icmp_ln145_reg_3075;
  input [2:0]p_3;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_start;
  wire icmp_ln123_reg_3050;
  wire icmp_ln145_reg_3075;
  wire [15:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire p_2;
  wire [2:0]p_3;
  wire \trunc_ln180_reg_3067_reg[2] ;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_41 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .CEA1(CEA1),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .\trunc_ln180_reg_3067_reg[2] (\trunc_ln180_reg_3067_reg[2] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_0
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    icmp_ln123_reg_3050,
    p_0,
    p_1,
    p_2);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input icmp_ln123_reg_3050;
  input [2:0]p_0;
  input p_1;
  input p_2;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire p_2;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_40 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_1
   (P,
    \trunc_ln180_reg_3067_reg[2] ,
    CEA1,
    grp_fu_2652_ce,
    ap_clk,
    B,
    D,
    p,
    p_0,
    Q,
    icmp_ln123_reg_3050,
    p_1,
    p_2,
    p_3);
  output [16:0]P;
  output \trunc_ln180_reg_3067_reg[2] ;
  input CEA1;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p;
  input p_0;
  input [2:0]Q;
  input icmp_ln123_reg_3050;
  input [2:0]p_1;
  input p_2;
  input [0:0]p_3;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire p_0;
  wire [2:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire \trunc_ln180_reg_3067_reg[2] ;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_39 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .CEA1(CEA1),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .\trunc_ln180_reg_3067_reg[2] (\trunc_ln180_reg_3067_reg[2] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_10
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input [1:0]p_0;
  input p_1;
  input [0:0]p_2;
  input p_3;
  input p_4;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]p;
  wire [1:0]p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire p_4;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_30 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_11
   (\trunc_ln180_1_reg_3071_reg[0] ,
    add_ln68_43_fu_2446_p2,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    P,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    icmp_ln123_reg_3050,
    \add_ln68_43_reg_3265_reg[17] );
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output [17:0]add_ln68_43_fu_2446_p2;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]P;
  input [1:0]p;
  input p_0;
  input [0:0]p_1;
  input p_2;
  input [2:0]p_3;
  input icmp_ln123_reg_3050;
  input [16:0]\add_ln68_43_reg_3265_reg[17] ;

  wire [7:0]B;
  wire [15:0]P;
  wire [7:0]Q;
  wire [17:0]add_ln68_43_fu_2446_p2;
  wire [16:0]\add_ln68_43_reg_3265_reg[17] ;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [1:0]p;
  wire p_0;
  wire [0:0]p_1;
  wire p_2;
  wire [2:0]p_3;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_29 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .add_ln68_43_fu_2446_p2(add_ln68_43_fu_2446_p2),
        .\add_ln68_43_reg_3265_reg[17] (\add_ln68_43_reg_3265_reg[17] ),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .\trunc_ln180_1_reg_3071_reg[0] (\trunc_ln180_1_reg_3071_reg[0] ),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_12
   (p,
    E,
    D,
    ap_enable_reg_pp0_iter1_reg,
    \trunc_ln180_1_reg_3071_reg[0] ,
    grp_fu_2652_ce,
    ap_clk,
    B,
    P,
    ap_start,
    Q,
    p_0,
    and_ln156_reg_3114,
    p_1,
    p_2,
    p_3,
    p_4,
    ap_enable_reg_pp0_iter1,
    p_5,
    icmp_ln123_reg_3050);
  output [16:0]p;
  output [0:0]E;
  output [7:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [15:0]P;
  input ap_start;
  input [1:0]Q;
  input p_0;
  input and_ln156_reg_3114;
  input [7:0]p_1;
  input [7:0]p_2;
  input [1:0]p_3;
  input p_4;
  input ap_enable_reg_pp0_iter1;
  input [2:0]p_5;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire and_ln156_reg_3114;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_start;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire [16:0]p;
  wire p_0;
  wire [7:0]p_1;
  wire [7:0]p_2;
  wire [1:0]p_3;
  wire p_4;
  wire [2:0]p_5;
  wire \trunc_ln180_1_reg_3071_reg[0] ;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_28 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .and_ln156_reg_3114(and_ln156_reg_3114),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_start(ap_start),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .\trunc_ln180_1_reg_3071_reg[0] (\trunc_ln180_1_reg_3071_reg[0] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_13
   (P,
    \trunc_ln180_1_reg_3071_reg[0] ,
    \icmp_ln116_reg_3026_reg[0] ,
    grp_fu_2652_ce,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output \icmp_ln116_reg_3026_reg[0] ;
  input grp_fu_2652_ce;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input [0:0]p_0;
  input p_1;
  input [2:0]p_2;
  input p_3;
  input [2:0]p_4;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire \icmp_ln116_reg_3026_reg[0] ;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [0:0]p_0;
  wire p_1;
  wire [2:0]p_2;
  wire p_3;
  wire [2:0]p_4;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_27 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .\icmp_ln116_reg_3026_reg[0] (\icmp_ln116_reg_3026_reg[0] ),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .\trunc_ln180_1_reg_3071_reg[0] (\trunc_ln180_1_reg_3071_reg[0] ),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_14
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    icmp_ln123_reg_3050,
    p_1,
    p_2);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input [2:0]p_0;
  input icmp_ln123_reg_3050;
  input p_1;
  input p_2;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire p_2;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_26 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_15
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    icmp_ln123_reg_3050,
    p_0,
    p_1,
    p_2);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input icmp_ln123_reg_3050;
  input [2:0]p_0;
  input p_1;
  input p_2;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire p_2;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_2
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input p_0;
  input [1:0]p_1;
  input p_2;
  input [0:0]p_3;
  input p_4;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_38 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_3
   (P,
    grp_fu_2652_ce,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4);
  output [16:0]P;
  input grp_fu_2652_ce;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input p_0;
  input [1:0]p_1;
  input p_2;
  input [0:0]p_3;
  input p_4;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire [15:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_37 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_4
   (P,
    \ap_CS_fsm_reg[1] ,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    icmp_ln123_reg_3050,
    p_1,
    p_2,
    p_3,
    p_4);
  output [16:0]P;
  output \ap_CS_fsm_reg[1] ;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input [2:0]p_0;
  input icmp_ln123_reg_3050;
  input p_1;
  input [0:0]p_2;
  input [2:0]p_3;
  input p_4;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire [0:0]p_2;
  wire [2:0]p_3;
  wire p_4;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_36 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_5
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    icmp_ln123_reg_3050,
    p_0,
    p_1,
    p_2);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input icmp_ln123_reg_3050;
  input [2:0]p_0;
  input p_1;
  input p_2;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire p_2;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_35 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_6
   (P,
    CEA1,
    ap_clk,
    B,
    D,
    p,
    icmp_ln123_reg_3050,
    Q,
    p_0,
    p_1);
  output [16:0]P;
  input CEA1;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p;
  input icmp_ln123_reg_3050;
  input [1:0]Q;
  input p_0;
  input p_1;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire p_0;
  wire p_1;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_34 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .CEA1(CEA1),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_7
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    icmp_ln123_reg_3050,
    p_2);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input p_0;
  input [2:0]p_1;
  input icmp_ln123_reg_3050;
  input p_2;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire p_0;
  wire [2:0]p_1;
  wire p_2;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_33 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_8
   (P,
    \ap_CS_fsm_reg[1] ,
    CEA1,
    grp_fu_2652_ce,
    ap_clk,
    B,
    D,
    p,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output \ap_CS_fsm_reg[1] ;
  input CEA1;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p;
  input [0:0]Q;
  input [2:0]p_0;
  input p_1;
  input p_2;
  input [2:0]p_3;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire [15:0]p;
  wire [2:0]p_0;
  wire p_1;
  wire p_2;
  wire [2:0]p_3;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_32 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .CEA1(CEA1),
        .D(D),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_9
   (P,
    window_V_0_10,
    \trunc_ln180_1_reg_3071_reg[0] ,
    \in_img_V_0_state_reg[0] ,
    icmp_ln116_fu_631_p2,
    \row_0_reg_525_reg[3] ,
    ap_clk,
    B,
    Q,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    ap_enable_reg_pp0_iter2,
    p_4,
    ap_enable_reg_pp0_iter0,
    ram_reg_i_9,
    and_ln164_reg_3124_pp0_iter30_reg,
    and_ln164_reg_3124_pp0_iter29_reg,
    ap_enable_reg_pp0_iter30,
    out_img_V_1_ack_in,
    ram_reg_i_9_0,
    ram_reg_i_9_1,
    ram_reg_i_9_2,
    indvar_flatten_reg_503_reg,
    p_5,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output window_V_0_10;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output \in_img_V_0_state_reg[0] ;
  output icmp_ln116_fu_631_p2;
  output \row_0_reg_525_reg[3] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p;
  input [0:0]p_0;
  input p_1;
  input [1:0]p_2;
  input p_3;
  input ap_enable_reg_pp0_iter2;
  input p_4;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_i_9;
  input and_ln164_reg_3124_pp0_iter30_reg;
  input and_ln164_reg_3124_pp0_iter29_reg;
  input ap_enable_reg_pp0_iter30;
  input out_img_V_1_ack_in;
  input [2:0]ram_reg_i_9_0;
  input [8:0]ram_reg_i_9_1;
  input ram_reg_i_9_2;
  input [18:0]indvar_flatten_reg_503_reg;
  input [2:0]p_5;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire and_ln164_reg_3124_pp0_iter29_reg;
  wire and_ln164_reg_3124_pp0_iter30_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter30;
  wire icmp_ln116_fu_631_p2;
  wire icmp_ln123_reg_3050;
  wire \in_img_V_0_state_reg[0] ;
  wire [18:0]indvar_flatten_reg_503_reg;
  wire out_img_V_1_ack_in;
  wire [15:0]p;
  wire [0:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire p_3;
  wire p_4;
  wire [2:0]p_5;
  wire ram_reg_i_9;
  wire [2:0]ram_reg_i_9_0;
  wire [8:0]ram_reg_i_9_1;
  wire ram_reg_i_9_2;
  wire \row_0_reg_525_reg[3] ;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;

  design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_31 convolution_filtejbC_DSP48_1_U
       (.B(B),
        .P(P),
        .Q(Q),
        .and_ln164_reg_3124_pp0_iter29_reg(and_ln164_reg_3124_pp0_iter29_reg),
        .and_ln164_reg_3124_pp0_iter30_reg(and_ln164_reg_3124_pp0_iter30_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter30(ap_enable_reg_pp0_iter30),
        .icmp_ln116_fu_631_p2(icmp_ln116_fu_631_p2),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .\in_img_V_0_state_reg[0] (\in_img_V_0_state_reg[0] ),
        .indvar_flatten_reg_503_reg(indvar_flatten_reg_503_reg),
        .out_img_V_1_ack_in(out_img_V_1_ack_in),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .ram_reg_i_9_0(ram_reg_i_9),
        .ram_reg_i_9_1(ram_reg_i_9_0),
        .ram_reg_i_9_2(ram_reg_i_9_1),
        .ram_reg_i_9_3(ram_reg_i_9_2),
        .\row_0_reg_525_reg[3] (\row_0_reg_525_reg[3] ),
        .\trunc_ln180_1_reg_3071_reg[0] (\trunc_ln180_1_reg_3071_reg[0] ),
        .window_V_0_10(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    icmp_ln123_reg_3050,
    p_1,
    p_2,
    p_3);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input icmp_ln123_reg_3050;
  input [2:0]p_1;
  input p_2;
  input p_3;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_1_30;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire p_3;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    p_i_1__4
       (.I0(icmp_ln123_reg_3050),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .I4(p_2),
        .I5(p_3),
        .O(kernel_V_1_30));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_26
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    icmp_ln123_reg_3050,
    p_2,
    p_3);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input [2:0]p_1;
  input icmp_ln123_reg_3050;
  input p_2;
  input p_3;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_1_00;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire p_3;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    p_i_1__3
       (.I0(p_1[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(p_1[2]),
        .I3(p_1[0]),
        .I4(p_2),
        .I5(p_3),
        .O(kernel_V_1_00));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_27
   (P,
    \trunc_ln180_1_reg_3071_reg[0] ,
    \icmp_ln116_reg_3026_reg[0] ,
    grp_fu_2652_ce,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output \icmp_ln116_reg_3026_reg[0] ;
  input grp_fu_2652_ce;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input [0:0]p_1;
  input p_2;
  input [2:0]p_3;
  input p_4;
  input [2:0]p_5;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire \icmp_ln116_reg_3026_reg[0] ;
  wire icmp_ln123_reg_3050;
  wire kernel_V_0_40;
  wire [15:0]p_0;
  wire [0:0]p_1;
  wire p_2;
  wire [2:0]p_3;
  wire p_4;
  wire [2:0]p_5;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    add_ln68_26_reg_3235_reg_i_10
       (.I0(p_4),
        .I1(p_3[2]),
        .O(\icmp_ln116_reg_3026_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    p_i_1__14
       (.I0(\trunc_ln180_1_reg_3071_reg[0] ),
        .I1(p_1),
        .I2(p_2),
        .I3(p_3[1]),
        .I4(p_3[0]),
        .I5(\icmp_ln116_reg_3026_reg[0] ),
        .O(kernel_V_0_40));
  LUT4 #(
    .INIT(16'h0040)) 
    temp_V_47_fu_2347_p2_i_3
       (.I0(p_5[0]),
        .I1(icmp_ln123_reg_3050),
        .I2(p_5[2]),
        .I3(p_5[1]),
        .O(\trunc_ln180_1_reg_3071_reg[0] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_28
   (p_0,
    E,
    D,
    ap_enable_reg_pp0_iter1_reg,
    \trunc_ln180_1_reg_3071_reg[0] ,
    grp_fu_2652_ce,
    ap_clk,
    B,
    P,
    ap_start,
    Q,
    p_1,
    and_ln156_reg_3114,
    p_2,
    p_3,
    p_4,
    p_5,
    ap_enable_reg_pp0_iter1,
    p_6,
    icmp_ln123_reg_3050);
  output [16:0]p_0;
  output [0:0]E;
  output [7:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [15:0]P;
  input ap_start;
  input [1:0]Q;
  input p_1;
  input and_ln156_reg_3114;
  input [7:0]p_2;
  input [7:0]p_3;
  input [1:0]p_4;
  input p_5;
  input ap_enable_reg_pp0_iter1;
  input [2:0]p_6;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire and_ln156_reg_3114;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_start;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire kernel_V_6_50;
  wire [16:0]p_0;
  wire p_1;
  wire [7:0]p_2;
  wire [7:0]p_3;
  wire [1:0]p_4;
  wire p_5;
  wire [2:0]p_6;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    p_i_1__10
       (.I0(\trunc_ln180_1_reg_3071_reg[0] ),
        .I1(p_4[1]),
        .I2(p_1),
        .I3(p_4[0]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(kernel_V_6_50));
  LUT4 #(
    .INIT(16'h0080)) 
    p_i_2__1
       (.I0(p_6[0]),
        .I1(icmp_ln123_reg_3050),
        .I2(p_6[2]),
        .I3(p_6[1]),
        .O(\trunc_ln180_1_reg_3071_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_8
       (.I0(p_5),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    temp_V_49_fu_2380_p2_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_1),
        .I3(and_ln156_reg_3114),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_10
       (.I0(p_2[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_3
       (.I0(p_2[7]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_4
       (.I0(p_2[6]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_5
       (.I0(p_2[5]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_6
       (.I0(p_2[4]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_7
       (.I0(p_2[3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_8
       (.I0(p_2[2]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    temp_V_49_fu_2380_p2_i_9
       (.I0(p_2[1]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(and_ln156_reg_3114),
        .I4(p_1),
        .I5(p_3[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_29
   (\trunc_ln180_1_reg_3071_reg[0] ,
    add_ln68_43_fu_2446_p2,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    P,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    icmp_ln123_reg_3050,
    \add_ln68_43_reg_3265_reg[17] );
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output [17:0]add_ln68_43_fu_2446_p2;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]P;
  input [1:0]p_0;
  input p_1;
  input [0:0]p_2;
  input p_3;
  input [2:0]p_4;
  input icmp_ln123_reg_3050;
  input [16:0]\add_ln68_43_reg_3265_reg[17] ;

  wire [7:0]B;
  wire [15:0]P;
  wire [7:0]Q;
  wire [17:0]add_ln68_43_fu_2446_p2;
  wire \add_ln68_43_reg_3265[11]_i_2_n_2 ;
  wire \add_ln68_43_reg_3265[11]_i_3_n_2 ;
  wire \add_ln68_43_reg_3265[11]_i_4_n_2 ;
  wire \add_ln68_43_reg_3265[11]_i_5_n_2 ;
  wire \add_ln68_43_reg_3265[15]_i_2_n_2 ;
  wire \add_ln68_43_reg_3265[15]_i_3_n_2 ;
  wire \add_ln68_43_reg_3265[15]_i_4_n_2 ;
  wire \add_ln68_43_reg_3265[15]_i_5_n_2 ;
  wire \add_ln68_43_reg_3265[17]_i_2_n_2 ;
  wire \add_ln68_43_reg_3265[17]_i_3_n_2 ;
  wire \add_ln68_43_reg_3265[3]_i_2_n_2 ;
  wire \add_ln68_43_reg_3265[3]_i_3_n_2 ;
  wire \add_ln68_43_reg_3265[3]_i_4_n_2 ;
  wire \add_ln68_43_reg_3265[3]_i_5_n_2 ;
  wire \add_ln68_43_reg_3265[7]_i_2_n_2 ;
  wire \add_ln68_43_reg_3265[7]_i_3_n_2 ;
  wire \add_ln68_43_reg_3265[7]_i_4_n_2 ;
  wire \add_ln68_43_reg_3265[7]_i_5_n_2 ;
  wire \add_ln68_43_reg_3265_reg[11]_i_1_n_2 ;
  wire \add_ln68_43_reg_3265_reg[11]_i_1_n_3 ;
  wire \add_ln68_43_reg_3265_reg[11]_i_1_n_4 ;
  wire \add_ln68_43_reg_3265_reg[11]_i_1_n_5 ;
  wire \add_ln68_43_reg_3265_reg[15]_i_1_n_2 ;
  wire \add_ln68_43_reg_3265_reg[15]_i_1_n_3 ;
  wire \add_ln68_43_reg_3265_reg[15]_i_1_n_4 ;
  wire \add_ln68_43_reg_3265_reg[15]_i_1_n_5 ;
  wire [16:0]\add_ln68_43_reg_3265_reg[17] ;
  wire \add_ln68_43_reg_3265_reg[17]_i_1_n_5 ;
  wire \add_ln68_43_reg_3265_reg[3]_i_1_n_2 ;
  wire \add_ln68_43_reg_3265_reg[3]_i_1_n_3 ;
  wire \add_ln68_43_reg_3265_reg[3]_i_1_n_4 ;
  wire \add_ln68_43_reg_3265_reg[3]_i_1_n_5 ;
  wire \add_ln68_43_reg_3265_reg[7]_i_1_n_2 ;
  wire \add_ln68_43_reg_3265_reg[7]_i_1_n_3 ;
  wire \add_ln68_43_reg_3265_reg[7]_i_1_n_4 ;
  wire \add_ln68_43_reg_3265_reg[7]_i_1_n_5 ;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_6_30;
  wire [1:0]p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire [2:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;
  wire [3:1]\NLW_add_ln68_43_reg_3265_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_43_reg_3265_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[11]_i_2 
       (.I0(p_n_96),
        .I1(\add_ln68_43_reg_3265_reg[17] [11]),
        .O(\add_ln68_43_reg_3265[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[11]_i_3 
       (.I0(p_n_97),
        .I1(\add_ln68_43_reg_3265_reg[17] [10]),
        .O(\add_ln68_43_reg_3265[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[11]_i_4 
       (.I0(p_n_98),
        .I1(\add_ln68_43_reg_3265_reg[17] [9]),
        .O(\add_ln68_43_reg_3265[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[11]_i_5 
       (.I0(p_n_99),
        .I1(\add_ln68_43_reg_3265_reg[17] [8]),
        .O(\add_ln68_43_reg_3265[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[15]_i_2 
       (.I0(p_n_92),
        .I1(\add_ln68_43_reg_3265_reg[17] [15]),
        .O(\add_ln68_43_reg_3265[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[15]_i_3 
       (.I0(p_n_93),
        .I1(\add_ln68_43_reg_3265_reg[17] [14]),
        .O(\add_ln68_43_reg_3265[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[15]_i_4 
       (.I0(p_n_94),
        .I1(\add_ln68_43_reg_3265_reg[17] [13]),
        .O(\add_ln68_43_reg_3265[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[15]_i_5 
       (.I0(p_n_95),
        .I1(\add_ln68_43_reg_3265_reg[17] [12]),
        .O(\add_ln68_43_reg_3265[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_43_reg_3265[17]_i_2 
       (.I0(p_n_91),
        .O(\add_ln68_43_reg_3265[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[17]_i_3 
       (.I0(p_n_91),
        .I1(\add_ln68_43_reg_3265_reg[17] [16]),
        .O(\add_ln68_43_reg_3265[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[3]_i_2 
       (.I0(p_n_104),
        .I1(\add_ln68_43_reg_3265_reg[17] [3]),
        .O(\add_ln68_43_reg_3265[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[3]_i_3 
       (.I0(p_n_105),
        .I1(\add_ln68_43_reg_3265_reg[17] [2]),
        .O(\add_ln68_43_reg_3265[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[3]_i_4 
       (.I0(p_n_106),
        .I1(\add_ln68_43_reg_3265_reg[17] [1]),
        .O(\add_ln68_43_reg_3265[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[3]_i_5 
       (.I0(p_n_107),
        .I1(\add_ln68_43_reg_3265_reg[17] [0]),
        .O(\add_ln68_43_reg_3265[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[7]_i_2 
       (.I0(p_n_100),
        .I1(\add_ln68_43_reg_3265_reg[17] [7]),
        .O(\add_ln68_43_reg_3265[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[7]_i_3 
       (.I0(p_n_101),
        .I1(\add_ln68_43_reg_3265_reg[17] [6]),
        .O(\add_ln68_43_reg_3265[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[7]_i_4 
       (.I0(p_n_102),
        .I1(\add_ln68_43_reg_3265_reg[17] [5]),
        .O(\add_ln68_43_reg_3265[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_43_reg_3265[7]_i_5 
       (.I0(p_n_103),
        .I1(\add_ln68_43_reg_3265_reg[17] [4]),
        .O(\add_ln68_43_reg_3265[7]_i_5_n_2 ));
  CARRY4 \add_ln68_43_reg_3265_reg[11]_i_1 
       (.CI(\add_ln68_43_reg_3265_reg[7]_i_1_n_2 ),
        .CO({\add_ln68_43_reg_3265_reg[11]_i_1_n_2 ,\add_ln68_43_reg_3265_reg[11]_i_1_n_3 ,\add_ln68_43_reg_3265_reg[11]_i_1_n_4 ,\add_ln68_43_reg_3265_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_n_96,p_n_97,p_n_98,p_n_99}),
        .O(add_ln68_43_fu_2446_p2[11:8]),
        .S({\add_ln68_43_reg_3265[11]_i_2_n_2 ,\add_ln68_43_reg_3265[11]_i_3_n_2 ,\add_ln68_43_reg_3265[11]_i_4_n_2 ,\add_ln68_43_reg_3265[11]_i_5_n_2 }));
  CARRY4 \add_ln68_43_reg_3265_reg[15]_i_1 
       (.CI(\add_ln68_43_reg_3265_reg[11]_i_1_n_2 ),
        .CO({\add_ln68_43_reg_3265_reg[15]_i_1_n_2 ,\add_ln68_43_reg_3265_reg[15]_i_1_n_3 ,\add_ln68_43_reg_3265_reg[15]_i_1_n_4 ,\add_ln68_43_reg_3265_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_n_92,p_n_93,p_n_94,p_n_95}),
        .O(add_ln68_43_fu_2446_p2[15:12]),
        .S({\add_ln68_43_reg_3265[15]_i_2_n_2 ,\add_ln68_43_reg_3265[15]_i_3_n_2 ,\add_ln68_43_reg_3265[15]_i_4_n_2 ,\add_ln68_43_reg_3265[15]_i_5_n_2 }));
  CARRY4 \add_ln68_43_reg_3265_reg[17]_i_1 
       (.CI(\add_ln68_43_reg_3265_reg[15]_i_1_n_2 ),
        .CO({\NLW_add_ln68_43_reg_3265_reg[17]_i_1_CO_UNCONNECTED [3:1],\add_ln68_43_reg_3265_reg[17]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln68_43_reg_3265[17]_i_2_n_2 }),
        .O({\NLW_add_ln68_43_reg_3265_reg[17]_i_1_O_UNCONNECTED [3:2],add_ln68_43_fu_2446_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\add_ln68_43_reg_3265[17]_i_3_n_2 }));
  CARRY4 \add_ln68_43_reg_3265_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln68_43_reg_3265_reg[3]_i_1_n_2 ,\add_ln68_43_reg_3265_reg[3]_i_1_n_3 ,\add_ln68_43_reg_3265_reg[3]_i_1_n_4 ,\add_ln68_43_reg_3265_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_n_104,p_n_105,p_n_106,p_n_107}),
        .O(add_ln68_43_fu_2446_p2[3:0]),
        .S({\add_ln68_43_reg_3265[3]_i_2_n_2 ,\add_ln68_43_reg_3265[3]_i_3_n_2 ,\add_ln68_43_reg_3265[3]_i_4_n_2 ,\add_ln68_43_reg_3265[3]_i_5_n_2 }));
  CARRY4 \add_ln68_43_reg_3265_reg[7]_i_1 
       (.CI(\add_ln68_43_reg_3265_reg[3]_i_1_n_2 ),
        .CO({\add_ln68_43_reg_3265_reg[7]_i_1_n_2 ,\add_ln68_43_reg_3265_reg[7]_i_1_n_3 ,\add_ln68_43_reg_3265_reg[7]_i_1_n_4 ,\add_ln68_43_reg_3265_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_n_100,p_n_101,p_n_102,p_n_103}),
        .O(add_ln68_43_fu_2446_p2[7:4]),
        .S({\add_ln68_43_reg_3265[7]_i_2_n_2 ,\add_ln68_43_reg_3265[7]_i_3_n_2 ,\add_ln68_43_reg_3265[7]_i_4_n_2 ,\add_ln68_43_reg_3265[7]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    p_i_1__9
       (.I0(p_0[1]),
        .I1(p_1),
        .I2(p_0[0]),
        .I3(p_2),
        .I4(p_3),
        .I5(\trunc_ln180_1_reg_3071_reg[0] ),
        .O(kernel_V_6_30));
  LUT4 #(
    .INIT(16'h0800)) 
    p_i_2__3
       (.I0(p_4[0]),
        .I1(p_4[1]),
        .I2(p_4[2]),
        .I3(icmp_ln123_reg_3050),
        .O(\trunc_ln180_1_reg_3071_reg[0] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_30
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input [1:0]p_1;
  input p_2;
  input [0:0]p_3;
  input p_4;
  input p_5;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire kernel_V_6_10;
  wire [15:0]p_0;
  wire [1:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire p_4;
  wire p_5;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    p_i_1__8
       (.I0(p_1[1]),
        .I1(p_2),
        .I2(p_1[0]),
        .I3(p_3),
        .I4(p_4),
        .I5(p_5),
        .O(kernel_V_6_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_31
   (P,
    window_V_0_10,
    \trunc_ln180_1_reg_3071_reg[0] ,
    \in_img_V_0_state_reg[0] ,
    icmp_ln116_fu_631_p2,
    \row_0_reg_525_reg[3] ,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    ap_enable_reg_pp0_iter2,
    p_5,
    ap_enable_reg_pp0_iter0,
    ram_reg_i_9_0,
    and_ln164_reg_3124_pp0_iter30_reg,
    and_ln164_reg_3124_pp0_iter29_reg,
    ap_enable_reg_pp0_iter30,
    out_img_V_1_ack_in,
    ram_reg_i_9_1,
    ram_reg_i_9_2,
    ram_reg_i_9_3,
    indvar_flatten_reg_503_reg,
    p_6,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output window_V_0_10;
  output \trunc_ln180_1_reg_3071_reg[0] ;
  output \in_img_V_0_state_reg[0] ;
  output icmp_ln116_fu_631_p2;
  output \row_0_reg_525_reg[3] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input [0:0]p_1;
  input p_2;
  input [1:0]p_3;
  input p_4;
  input ap_enable_reg_pp0_iter2;
  input p_5;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_i_9_0;
  input and_ln164_reg_3124_pp0_iter30_reg;
  input and_ln164_reg_3124_pp0_iter29_reg;
  input ap_enable_reg_pp0_iter30;
  input out_img_V_1_ack_in;
  input [2:0]ram_reg_i_9_1;
  input [8:0]ram_reg_i_9_2;
  input ram_reg_i_9_3;
  input [18:0]indvar_flatten_reg_503_reg;
  input [2:0]p_6;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire and_ln164_reg_3124_pp0_iter29_reg;
  wire and_ln164_reg_3124_pp0_iter30_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter30;
  wire icmp_ln116_fu_631_p2;
  wire \icmp_ln116_reg_3026[0]_i_2_n_2 ;
  wire \icmp_ln116_reg_3026[0]_i_3_n_2 ;
  wire \icmp_ln116_reg_3026[0]_i_4_n_2 ;
  wire \icmp_ln116_reg_3026[0]_i_5_n_2 ;
  wire icmp_ln123_reg_3050;
  wire \in_img_V_0_state_reg[0] ;
  wire [18:0]indvar_flatten_reg_503_reg;
  wire kernel_V_0_10;
  wire out_img_V_1_ack_in;
  wire [15:0]p_0;
  wire [0:0]p_1;
  wire p_2;
  wire [1:0]p_3;
  wire p_4;
  wire p_5;
  wire [2:0]p_6;
  wire ram_reg_i_11_n_2;
  wire ram_reg_i_12_n_2;
  wire ram_reg_i_13_n_2;
  wire ram_reg_i_15_n_2;
  wire ram_reg_i_9_0;
  wire [2:0]ram_reg_i_9_1;
  wire [8:0]ram_reg_i_9_2;
  wire ram_reg_i_9_3;
  wire \row_0_reg_525_reg[3] ;
  wire \trunc_ln180_1_reg_3071_reg[0] ;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \and_ln156_reg_3114[0]_i_2 
       (.I0(ram_reg_i_9_2[3]),
        .I1(ram_reg_i_9_2[1]),
        .I2(ram_reg_i_9_2[0]),
        .I3(ram_reg_i_9_2[2]),
        .I4(ram_reg_i_9_2[4]),
        .O(\row_0_reg_525_reg[3] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \icmp_ln116_reg_3026[0]_i_1 
       (.I0(\icmp_ln116_reg_3026[0]_i_2_n_2 ),
        .I1(\icmp_ln116_reg_3026[0]_i_3_n_2 ),
        .I2(indvar_flatten_reg_503_reg[5]),
        .I3(indvar_flatten_reg_503_reg[7]),
        .I4(indvar_flatten_reg_503_reg[3]),
        .O(icmp_ln116_fu_631_p2));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln116_reg_3026[0]_i_2 
       (.I0(indvar_flatten_reg_503_reg[9]),
        .I1(indvar_flatten_reg_503_reg[17]),
        .I2(indvar_flatten_reg_503_reg[0]),
        .I3(indvar_flatten_reg_503_reg[1]),
        .I4(\icmp_ln116_reg_3026[0]_i_4_n_2 ),
        .O(\icmp_ln116_reg_3026[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \icmp_ln116_reg_3026[0]_i_3 
       (.I0(indvar_flatten_reg_503_reg[16]),
        .I1(indvar_flatten_reg_503_reg[8]),
        .I2(indvar_flatten_reg_503_reg[13]),
        .I3(indvar_flatten_reg_503_reg[12]),
        .I4(\icmp_ln116_reg_3026[0]_i_5_n_2 ),
        .O(\icmp_ln116_reg_3026[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \icmp_ln116_reg_3026[0]_i_4 
       (.I0(indvar_flatten_reg_503_reg[11]),
        .I1(indvar_flatten_reg_503_reg[2]),
        .I2(indvar_flatten_reg_503_reg[18]),
        .I3(indvar_flatten_reg_503_reg[15]),
        .O(\icmp_ln116_reg_3026[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln116_reg_3026[0]_i_5 
       (.I0(indvar_flatten_reg_503_reg[14]),
        .I1(indvar_flatten_reg_503_reg[6]),
        .I2(indvar_flatten_reg_503_reg[10]),
        .I3(indvar_flatten_reg_503_reg[4]),
        .O(\icmp_ln116_reg_3026[0]_i_5_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    p_i_1__13
       (.I0(\trunc_ln180_1_reg_3071_reg[0] ),
        .I1(p_1),
        .I2(p_2),
        .I3(p_3[1]),
        .I4(p_3[0]),
        .I5(p_4),
        .O(kernel_V_0_10));
  LUT4 #(
    .INIT(16'h0020)) 
    p_i_2__2
       (.I0(p_6[0]),
        .I1(p_6[2]),
        .I2(icmp_ln123_reg_3050),
        .I3(p_6[1]),
        .O(\trunc_ln180_1_reg_3071_reg[0] ));
  LUT6 #(
    .INIT(64'h2000000000002000)) 
    ram_reg_i_11
       (.I0(ram_reg_i_9_2[8]),
        .I1(ram_reg_i_9_3),
        .I2(ram_reg_i_9_2[7]),
        .I3(ram_reg_i_9_2[6]),
        .I4(ram_reg_i_9_2[5]),
        .I5(\row_0_reg_525_reg[3] ),
        .O(ram_reg_i_11_n_2));
  LUT6 #(
    .INIT(64'h001F1F1FFFFFFFFF)) 
    ram_reg_i_12
       (.I0(ram_reg_i_9_1[1]),
        .I1(ram_reg_i_9_1[0]),
        .I2(ram_reg_i_9_1[2]),
        .I3(ram_reg_i_9_2[8]),
        .I4(ram_reg_i_15_n_2),
        .I5(ram_reg_i_9_3),
        .O(ram_reg_i_12_n_2));
  LUT5 #(
    .INIT(32'h0000F888)) 
    ram_reg_i_13
       (.I0(ram_reg_i_9_0),
        .I1(and_ln164_reg_3124_pp0_iter30_reg),
        .I2(and_ln164_reg_3124_pp0_iter29_reg),
        .I3(ap_enable_reg_pp0_iter30),
        .I4(out_img_V_1_ack_in),
        .O(ram_reg_i_13_n_2));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_15
       (.I0(ram_reg_i_9_2[5]),
        .I1(ram_reg_i_9_2[7]),
        .I2(ram_reg_i_9_2[6]),
        .O(ram_reg_i_15_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    ram_reg_i_9
       (.I0(p_5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln116_fu_631_p2),
        .I3(ram_reg_i_11_n_2),
        .I4(ram_reg_i_12_n_2),
        .I5(ram_reg_i_13_n_2),
        .O(\in_img_V_0_state_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    temp_V_47_fu_2347_p2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\in_img_V_0_state_reg[0] ),
        .O(window_V_0_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_32
   (P,
    \ap_CS_fsm_reg[1] ,
    CEA1,
    grp_fu_2652_ce,
    ap_clk,
    B,
    D,
    p_0,
    Q,
    p_1,
    p_2,
    p_3,
    p_4,
    icmp_ln123_reg_3050);
  output [16:0]P;
  output \ap_CS_fsm_reg[1] ;
  input CEA1;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p_0;
  input [0:0]Q;
  input [2:0]p_1;
  input p_2;
  input p_3;
  input [2:0]p_4;
  input icmp_ln123_reg_3050;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire p_3;
  wire [2:0]p_4;
  wire p_i_1__15_n_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_i_1__15_n_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    p_i_1__15
       (.I0(p_3),
        .I1(p_4[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(p_4[2]),
        .I4(p_4[1]),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(p_i_1__15_n_2));
  LUT5 #(
    .INIT(32'h00200000)) 
    temp_V_42_fu_2267_p2_i_11
       (.I0(Q),
        .I1(p_1[1]),
        .I2(p_1[0]),
        .I3(p_2),
        .I4(p_1[2]),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_33
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    icmp_ln123_reg_3050,
    p_3);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input p_1;
  input [2:0]p_2;
  input icmp_ln123_reg_3050;
  input p_3;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_5_20;
  wire [15:0]p_0;
  wire p_1;
  wire [2:0]p_2;
  wire p_3;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_5_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    p_i_1
       (.I0(p_1),
        .I1(p_2[0]),
        .I2(p_2[1]),
        .I3(p_2[2]),
        .I4(icmp_ln123_reg_3050),
        .I5(p_3),
        .O(kernel_V_5_20));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_34
   (P,
    CEA1,
    ap_clk,
    B,
    D,
    p_0,
    icmp_ln123_reg_3050,
    Q,
    p_1,
    p_2);
  output [16:0]P;
  input CEA1;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p_0;
  input icmp_ln123_reg_3050;
  input [1:0]Q;
  input p_1;
  input p_2;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_4_60;
  wire [15:0]p_0;
  wire p_1;
  wire p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00008000)) 
    p_i_1__0
       (.I0(icmp_ln123_reg_3050),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_1),
        .I4(p_2),
        .O(kernel_V_4_60));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_35
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    icmp_ln123_reg_3050,
    p_1,
    p_2,
    p_3);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input icmp_ln123_reg_3050;
  input [2:0]p_1;
  input p_2;
  input p_3;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_4_30;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire p_3;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    p_i_1__1
       (.I0(icmp_ln123_reg_3050),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .I4(p_2),
        .I5(p_3),
        .O(kernel_V_4_30));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_36
   (P,
    \ap_CS_fsm_reg[1] ,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    icmp_ln123_reg_3050,
    p_2,
    p_3,
    p_4,
    p_5);
  output [16:0]P;
  output \ap_CS_fsm_reg[1] ;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input [2:0]p_1;
  input icmp_ln123_reg_3050;
  input p_2;
  input [0:0]p_3;
  input [2:0]p_4;
  input p_5;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_4_00;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire [0:0]p_3;
  wire [2:0]p_4;
  wire p_5;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00020000)) 
    p_i_10
       (.I0(p_3),
        .I1(p_4[0]),
        .I2(p_4[1]),
        .I3(p_5),
        .I4(p_4[2]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    p_i_1__2
       (.I0(p_1[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(p_1[2]),
        .I3(p_1[0]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(p_2),
        .O(kernel_V_4_00));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_37
   (P,
    grp_fu_2652_ce,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5);
  output [16:0]P;
  input grp_fu_2652_ce;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input p_1;
  input [1:0]p_2;
  input p_3;
  input [0:0]p_4;
  input p_5;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire kernel_V_3_40;
  wire [15:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [0:0]p_4;
  wire p_5;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    p_i_1__12
       (.I0(p_1),
        .I1(p_2[1]),
        .I2(p_2[0]),
        .I3(p_3),
        .I4(p_4),
        .I5(p_5),
        .O(kernel_V_3_40));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_38
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input p_1;
  input [1:0]p_2;
  input p_3;
  input [0:0]p_4;
  input p_5;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire kernel_V_3_10;
  wire [15:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [0:0]p_4;
  wire p_5;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    p_i_1__11
       (.I0(p_1),
        .I1(p_2[1]),
        .I2(p_2[0]),
        .I3(p_3),
        .I4(p_4),
        .I5(p_5),
        .O(kernel_V_3_10));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_39
   (P,
    \trunc_ln180_reg_3067_reg[2] ,
    CEA1,
    grp_fu_2652_ce,
    ap_clk,
    B,
    D,
    p_0,
    p_1,
    Q,
    icmp_ln123_reg_3050,
    p_2,
    p_3,
    p_4);
  output [16:0]P;
  output \trunc_ln180_reg_3067_reg[2] ;
  input CEA1;
  input grp_fu_2652_ce;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p_0;
  input p_1;
  input [2:0]Q;
  input icmp_ln123_reg_3050;
  input [2:0]p_2;
  input p_3;
  input [0:0]p_4;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire grp_fu_2652_ce;
  wire icmp_ln123_reg_3050;
  wire kernel_V_2_50;
  wire [15:0]p_0;
  wire p_1;
  wire [2:0]p_2;
  wire p_3;
  wire [0:0]p_4;
  wire \trunc_ln180_reg_3067_reg[2] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    p_i_1__7
       (.I0(p_1),
        .I1(Q[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\trunc_ln180_reg_3067_reg[2] ),
        .O(kernel_V_2_50));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    temp_V_21_fu_1948_p2_i_10
       (.I0(p_2[2]),
        .I1(p_3),
        .I2(p_4),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .O(\trunc_ln180_reg_3067_reg[2] ));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_40
   (P,
    window_V_0_10,
    ap_clk,
    B,
    Q,
    p_0,
    icmp_ln123_reg_3050,
    p_1,
    p_2,
    p_3);
  output [16:0]P;
  input window_V_0_10;
  input ap_clk;
  input [7:0]B;
  input [7:0]Q;
  input [15:0]p_0;
  input icmp_ln123_reg_3050;
  input [2:0]p_1;
  input p_2;
  input p_3;

  wire [7:0]B;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln123_reg_3050;
  wire kernel_V_2_20;
  wire [15:0]p_0;
  wire [2:0]p_1;
  wire p_2;
  wire p_3;
  wire window_V_0_10;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    p_i_1__6
       (.I0(icmp_ln123_reg_3050),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .I4(p_2),
        .I5(p_3),
        .O(kernel_V_2_20));
endmodule

(* ORIG_REF_NAME = "convolution_filtejbC_DSP48_1" *) 
module design_1_convolution_filter_0_2_convolution_filtejbC_DSP48_1_41
   (P,
    CEA1,
    \trunc_ln180_reg_3067_reg[2] ,
    ap_clk,
    B,
    D,
    p_0,
    icmp_ln123_reg_3050,
    Q,
    p_1,
    ap_start,
    p_2,
    p_3,
    icmp_ln145_reg_3075,
    p_4);
  output [16:0]P;
  output CEA1;
  output \trunc_ln180_reg_3067_reg[2] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]D;
  input [15:0]p_0;
  input icmp_ln123_reg_3050;
  input [1:0]Q;
  input p_1;
  input ap_start;
  input [1:0]p_2;
  input p_3;
  input icmp_ln145_reg_3075;
  input [2:0]p_4;

  wire [7:0]B;
  wire CEA1;
  wire [7:0]D;
  wire [16:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_start;
  wire icmp_ln123_reg_3050;
  wire icmp_ln145_reg_3075;
  wire kernel_V_1_60;
  wire [15:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [2:0]p_4;
  wire \trunc_ln180_reg_3067_reg[2] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    p_i_10__0
       (.I0(p_4[2]),
        .I1(p_3),
        .I2(p_4[0]),
        .I3(p_4[1]),
        .I4(p_2[1]),
        .O(\trunc_ln180_reg_3067_reg[2] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    p_i_1__5
       (.I0(icmp_ln123_reg_3050),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\trunc_ln180_reg_3067_reg[2] ),
        .I4(p_1),
        .O(kernel_V_1_60));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    temp_V_42_fu_2267_p2_i_1
       (.I0(ap_start),
        .I1(p_2[0]),
        .I2(p_3),
        .I3(icmp_ln145_reg_3075),
        .I4(p_2[1]),
        .I5(p_1),
        .O(CEA1));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "convolution_filter" *) 
(* ap_ST_fsm_pp0_stage0 = "3'b010" *) (* ap_ST_fsm_state1 = "3'b001" *) (* ap_ST_fsm_state34 = "3'b100" *) 
(* hls_module = "yes" *) 
module design_1_convolution_filter_0_2_convolution_filter
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    in_img_V_TDATA,
    in_img_V_TVALID,
    in_img_V_TREADY,
    out_img_V_TDATA,
    out_img_V_TVALID,
    out_img_V_TREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [7:0]in_img_V_TDATA;
  input in_img_V_TVALID;
  output in_img_V_TREADY;
  output [7:0]out_img_V_TDATA;
  output out_img_V_TVALID;
  input out_img_V_TREADY;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [6:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;

  wire \<const0> ;
  wire CEA1;
  wire CEA2;
  wire [8:5]add_ln116_1_fu_671_p2;
  wire [4:0]add_ln116_1_fu_671_p2__0;
  wire [18:0]add_ln117_fu_643_p2;
  wire [31:0]add_ln131_fu_798_p2;
  wire [7:0]add_ln647_fu_2662_p2;
  wire add_ln68_12_reg_32100;
  wire add_ln68_12_reg_3210_reg_n_100;
  wire add_ln68_12_reg_3210_reg_n_101;
  wire add_ln68_12_reg_3210_reg_n_102;
  wire add_ln68_12_reg_3210_reg_n_103;
  wire add_ln68_12_reg_3210_reg_n_104;
  wire add_ln68_12_reg_3210_reg_n_105;
  wire add_ln68_12_reg_3210_reg_n_106;
  wire add_ln68_12_reg_3210_reg_n_107;
  wire add_ln68_12_reg_3210_reg_n_90;
  wire add_ln68_12_reg_3210_reg_n_91;
  wire add_ln68_12_reg_3210_reg_n_92;
  wire add_ln68_12_reg_3210_reg_n_93;
  wire add_ln68_12_reg_3210_reg_n_94;
  wire add_ln68_12_reg_3210_reg_n_95;
  wire add_ln68_12_reg_3210_reg_n_96;
  wire add_ln68_12_reg_3210_reg_n_97;
  wire add_ln68_12_reg_3210_reg_n_98;
  wire add_ln68_12_reg_3210_reg_n_99;
  wire add_ln68_14_reg_3215_reg_n_100;
  wire add_ln68_14_reg_3215_reg_n_101;
  wire add_ln68_14_reg_3215_reg_n_102;
  wire add_ln68_14_reg_3215_reg_n_103;
  wire add_ln68_14_reg_3215_reg_n_104;
  wire add_ln68_14_reg_3215_reg_n_105;
  wire add_ln68_14_reg_3215_reg_n_106;
  wire add_ln68_14_reg_3215_reg_n_107;
  wire add_ln68_14_reg_3215_reg_n_90;
  wire add_ln68_14_reg_3215_reg_n_91;
  wire add_ln68_14_reg_3215_reg_n_92;
  wire add_ln68_14_reg_3215_reg_n_93;
  wire add_ln68_14_reg_3215_reg_n_94;
  wire add_ln68_14_reg_3215_reg_n_95;
  wire add_ln68_14_reg_3215_reg_n_96;
  wire add_ln68_14_reg_3215_reg_n_97;
  wire add_ln68_14_reg_3215_reg_n_98;
  wire add_ln68_14_reg_3215_reg_n_99;
  wire add_ln68_17_reg_3220_reg_n_100;
  wire add_ln68_17_reg_3220_reg_n_101;
  wire add_ln68_17_reg_3220_reg_n_102;
  wire add_ln68_17_reg_3220_reg_n_103;
  wire add_ln68_17_reg_3220_reg_n_104;
  wire add_ln68_17_reg_3220_reg_n_105;
  wire add_ln68_17_reg_3220_reg_n_106;
  wire add_ln68_17_reg_3220_reg_n_107;
  wire add_ln68_17_reg_3220_reg_n_90;
  wire add_ln68_17_reg_3220_reg_n_91;
  wire add_ln68_17_reg_3220_reg_n_92;
  wire add_ln68_17_reg_3220_reg_n_93;
  wire add_ln68_17_reg_3220_reg_n_94;
  wire add_ln68_17_reg_3220_reg_n_95;
  wire add_ln68_17_reg_3220_reg_n_96;
  wire add_ln68_17_reg_3220_reg_n_97;
  wire add_ln68_17_reg_3220_reg_n_98;
  wire add_ln68_17_reg_3220_reg_n_99;
  wire add_ln68_19_reg_3225_reg_n_100;
  wire add_ln68_19_reg_3225_reg_n_101;
  wire add_ln68_19_reg_3225_reg_n_102;
  wire add_ln68_19_reg_3225_reg_n_103;
  wire add_ln68_19_reg_3225_reg_n_104;
  wire add_ln68_19_reg_3225_reg_n_105;
  wire add_ln68_19_reg_3225_reg_n_106;
  wire add_ln68_19_reg_3225_reg_n_107;
  wire add_ln68_19_reg_3225_reg_n_90;
  wire add_ln68_19_reg_3225_reg_n_91;
  wire add_ln68_19_reg_3225_reg_n_92;
  wire add_ln68_19_reg_3225_reg_n_93;
  wire add_ln68_19_reg_3225_reg_n_94;
  wire add_ln68_19_reg_3225_reg_n_95;
  wire add_ln68_19_reg_3225_reg_n_96;
  wire add_ln68_19_reg_3225_reg_n_97;
  wire add_ln68_19_reg_3225_reg_n_98;
  wire add_ln68_19_reg_3225_reg_n_99;
  wire add_ln68_1_reg_3190_reg_n_100;
  wire add_ln68_1_reg_3190_reg_n_101;
  wire add_ln68_1_reg_3190_reg_n_102;
  wire add_ln68_1_reg_3190_reg_n_103;
  wire add_ln68_1_reg_3190_reg_n_104;
  wire add_ln68_1_reg_3190_reg_n_105;
  wire add_ln68_1_reg_3190_reg_n_106;
  wire add_ln68_1_reg_3190_reg_n_107;
  wire add_ln68_1_reg_3190_reg_n_90;
  wire add_ln68_1_reg_3190_reg_n_91;
  wire add_ln68_1_reg_3190_reg_n_92;
  wire add_ln68_1_reg_3190_reg_n_93;
  wire add_ln68_1_reg_3190_reg_n_94;
  wire add_ln68_1_reg_3190_reg_n_95;
  wire add_ln68_1_reg_3190_reg_n_96;
  wire add_ln68_1_reg_3190_reg_n_97;
  wire add_ln68_1_reg_3190_reg_n_98;
  wire add_ln68_1_reg_3190_reg_n_99;
  wire add_ln68_24_reg_3230_reg_n_100;
  wire add_ln68_24_reg_3230_reg_n_101;
  wire add_ln68_24_reg_3230_reg_n_102;
  wire add_ln68_24_reg_3230_reg_n_103;
  wire add_ln68_24_reg_3230_reg_n_104;
  wire add_ln68_24_reg_3230_reg_n_105;
  wire add_ln68_24_reg_3230_reg_n_106;
  wire add_ln68_24_reg_3230_reg_n_107;
  wire add_ln68_24_reg_3230_reg_n_90;
  wire add_ln68_24_reg_3230_reg_n_91;
  wire add_ln68_24_reg_3230_reg_n_92;
  wire add_ln68_24_reg_3230_reg_n_93;
  wire add_ln68_24_reg_3230_reg_n_94;
  wire add_ln68_24_reg_3230_reg_n_95;
  wire add_ln68_24_reg_3230_reg_n_96;
  wire add_ln68_24_reg_3230_reg_n_97;
  wire add_ln68_24_reg_3230_reg_n_98;
  wire add_ln68_24_reg_3230_reg_n_99;
  wire add_ln68_26_reg_3235_reg_n_100;
  wire add_ln68_26_reg_3235_reg_n_101;
  wire add_ln68_26_reg_3235_reg_n_102;
  wire add_ln68_26_reg_3235_reg_n_103;
  wire add_ln68_26_reg_3235_reg_n_104;
  wire add_ln68_26_reg_3235_reg_n_105;
  wire add_ln68_26_reg_3235_reg_n_106;
  wire add_ln68_26_reg_3235_reg_n_107;
  wire add_ln68_26_reg_3235_reg_n_90;
  wire add_ln68_26_reg_3235_reg_n_91;
  wire add_ln68_26_reg_3235_reg_n_92;
  wire add_ln68_26_reg_3235_reg_n_93;
  wire add_ln68_26_reg_3235_reg_n_94;
  wire add_ln68_26_reg_3235_reg_n_95;
  wire add_ln68_26_reg_3235_reg_n_96;
  wire add_ln68_26_reg_3235_reg_n_97;
  wire add_ln68_26_reg_3235_reg_n_98;
  wire add_ln68_26_reg_3235_reg_n_99;
  wire add_ln68_29_reg_3240_reg_n_100;
  wire add_ln68_29_reg_3240_reg_n_101;
  wire add_ln68_29_reg_3240_reg_n_102;
  wire add_ln68_29_reg_3240_reg_n_103;
  wire add_ln68_29_reg_3240_reg_n_104;
  wire add_ln68_29_reg_3240_reg_n_105;
  wire add_ln68_29_reg_3240_reg_n_106;
  wire add_ln68_29_reg_3240_reg_n_107;
  wire add_ln68_29_reg_3240_reg_n_90;
  wire add_ln68_29_reg_3240_reg_n_91;
  wire add_ln68_29_reg_3240_reg_n_92;
  wire add_ln68_29_reg_3240_reg_n_93;
  wire add_ln68_29_reg_3240_reg_n_94;
  wire add_ln68_29_reg_3240_reg_n_95;
  wire add_ln68_29_reg_3240_reg_n_96;
  wire add_ln68_29_reg_3240_reg_n_97;
  wire add_ln68_29_reg_3240_reg_n_98;
  wire add_ln68_29_reg_3240_reg_n_99;
  wire add_ln68_31_reg_3245_reg_i_1_n_2;
  wire add_ln68_31_reg_3245_reg_n_100;
  wire add_ln68_31_reg_3245_reg_n_101;
  wire add_ln68_31_reg_3245_reg_n_102;
  wire add_ln68_31_reg_3245_reg_n_103;
  wire add_ln68_31_reg_3245_reg_n_104;
  wire add_ln68_31_reg_3245_reg_n_105;
  wire add_ln68_31_reg_3245_reg_n_106;
  wire add_ln68_31_reg_3245_reg_n_107;
  wire add_ln68_31_reg_3245_reg_n_90;
  wire add_ln68_31_reg_3245_reg_n_91;
  wire add_ln68_31_reg_3245_reg_n_92;
  wire add_ln68_31_reg_3245_reg_n_93;
  wire add_ln68_31_reg_3245_reg_n_94;
  wire add_ln68_31_reg_3245_reg_n_95;
  wire add_ln68_31_reg_3245_reg_n_96;
  wire add_ln68_31_reg_3245_reg_n_97;
  wire add_ln68_31_reg_3245_reg_n_98;
  wire add_ln68_31_reg_3245_reg_n_99;
  wire add_ln68_35_reg_3250_reg_i_1_n_2;
  wire add_ln68_35_reg_3250_reg_n_100;
  wire add_ln68_35_reg_3250_reg_n_101;
  wire add_ln68_35_reg_3250_reg_n_102;
  wire add_ln68_35_reg_3250_reg_n_103;
  wire add_ln68_35_reg_3250_reg_n_104;
  wire add_ln68_35_reg_3250_reg_n_105;
  wire add_ln68_35_reg_3250_reg_n_106;
  wire add_ln68_35_reg_3250_reg_n_107;
  wire add_ln68_35_reg_3250_reg_n_90;
  wire add_ln68_35_reg_3250_reg_n_91;
  wire add_ln68_35_reg_3250_reg_n_92;
  wire add_ln68_35_reg_3250_reg_n_93;
  wire add_ln68_35_reg_3250_reg_n_94;
  wire add_ln68_35_reg_3250_reg_n_95;
  wire add_ln68_35_reg_3250_reg_n_96;
  wire add_ln68_35_reg_3250_reg_n_97;
  wire add_ln68_35_reg_3250_reg_n_98;
  wire add_ln68_35_reg_3250_reg_n_99;
  wire add_ln68_37_reg_3255_reg_i_1_n_2;
  wire add_ln68_37_reg_3255_reg_n_100;
  wire add_ln68_37_reg_3255_reg_n_101;
  wire add_ln68_37_reg_3255_reg_n_102;
  wire add_ln68_37_reg_3255_reg_n_103;
  wire add_ln68_37_reg_3255_reg_n_104;
  wire add_ln68_37_reg_3255_reg_n_105;
  wire add_ln68_37_reg_3255_reg_n_106;
  wire add_ln68_37_reg_3255_reg_n_107;
  wire add_ln68_37_reg_3255_reg_n_90;
  wire add_ln68_37_reg_3255_reg_n_91;
  wire add_ln68_37_reg_3255_reg_n_92;
  wire add_ln68_37_reg_3255_reg_n_93;
  wire add_ln68_37_reg_3255_reg_n_94;
  wire add_ln68_37_reg_3255_reg_n_95;
  wire add_ln68_37_reg_3255_reg_n_96;
  wire add_ln68_37_reg_3255_reg_n_97;
  wire add_ln68_37_reg_3255_reg_n_98;
  wire add_ln68_37_reg_3255_reg_n_99;
  wire add_ln68_3_reg_3195_reg_n_100;
  wire add_ln68_3_reg_3195_reg_n_101;
  wire add_ln68_3_reg_3195_reg_n_102;
  wire add_ln68_3_reg_3195_reg_n_103;
  wire add_ln68_3_reg_3195_reg_n_104;
  wire add_ln68_3_reg_3195_reg_n_105;
  wire add_ln68_3_reg_3195_reg_n_106;
  wire add_ln68_3_reg_3195_reg_n_107;
  wire add_ln68_3_reg_3195_reg_n_90;
  wire add_ln68_3_reg_3195_reg_n_91;
  wire add_ln68_3_reg_3195_reg_n_92;
  wire add_ln68_3_reg_3195_reg_n_93;
  wire add_ln68_3_reg_3195_reg_n_94;
  wire add_ln68_3_reg_3195_reg_n_95;
  wire add_ln68_3_reg_3195_reg_n_96;
  wire add_ln68_3_reg_3195_reg_n_97;
  wire add_ln68_3_reg_3195_reg_n_98;
  wire add_ln68_3_reg_3195_reg_n_99;
  wire add_ln68_40_reg_3260_reg_i_3_n_2;
  wire add_ln68_40_reg_3260_reg_n_100;
  wire add_ln68_40_reg_3260_reg_n_101;
  wire add_ln68_40_reg_3260_reg_n_102;
  wire add_ln68_40_reg_3260_reg_n_103;
  wire add_ln68_40_reg_3260_reg_n_104;
  wire add_ln68_40_reg_3260_reg_n_105;
  wire add_ln68_40_reg_3260_reg_n_106;
  wire add_ln68_40_reg_3260_reg_n_107;
  wire add_ln68_40_reg_3260_reg_n_90;
  wire add_ln68_40_reg_3260_reg_n_91;
  wire add_ln68_40_reg_3260_reg_n_92;
  wire add_ln68_40_reg_3260_reg_n_93;
  wire add_ln68_40_reg_3260_reg_n_94;
  wire add_ln68_40_reg_3260_reg_n_95;
  wire add_ln68_40_reg_3260_reg_n_96;
  wire add_ln68_40_reg_3260_reg_n_97;
  wire add_ln68_40_reg_3260_reg_n_98;
  wire add_ln68_40_reg_3260_reg_n_99;
  wire [17:0]add_ln68_43_fu_2446_p2;
  wire [17:0]add_ln68_43_reg_3265;
  wire [21:0]add_ln68_47_fu_2640_p2;
  wire [21:0]add_ln68_47_reg_3270;
  wire add_ln68_47_reg_32700;
  wire \add_ln68_47_reg_3270[11]_i_10_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_11_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_14_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_15_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_16_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_17_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_20_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_21_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_22_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_23_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_24_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_25_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_26_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_27_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_30_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_31_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_32_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_33_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_35_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_36_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_37_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_38_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_3_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_40_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_41_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_42_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_43_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_44_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_45_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_46_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_47_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_49_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_50_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_51_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_52_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_55_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_56_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_57_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_58_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_59_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_5_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_60_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_61_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_62_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_63_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_64_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_65_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_66_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_67_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_68_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_69_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_6_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_70_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_72_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_73_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_74_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_75_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_8_n_2 ;
  wire \add_ln68_47_reg_3270[11]_i_9_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_10_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_11_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_14_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_15_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_16_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_17_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_20_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_21_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_22_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_23_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_24_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_25_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_26_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_27_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_30_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_31_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_32_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_33_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_35_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_36_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_37_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_38_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_3_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_40_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_41_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_42_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_43_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_44_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_45_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_46_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_47_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_49_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_50_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_51_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_52_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_55_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_56_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_57_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_58_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_59_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_5_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_60_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_61_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_62_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_63_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_64_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_65_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_66_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_67_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_68_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_69_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_6_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_70_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_72_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_73_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_74_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_75_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_8_n_2 ;
  wire \add_ln68_47_reg_3270[15]_i_9_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_10_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_11_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_14_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_15_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_16_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_19_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_20_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_21_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_22_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_23_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_24_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_25_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_28_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_29_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_30_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_32_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_33_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_34_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_36_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_37_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_38_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_39_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_3_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_40_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_41_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_43_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_44_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_45_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_48_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_49_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_50_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_51_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_52_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_53_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_54_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_55_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_56_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_57_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_58_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_59_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_5_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_61_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_62_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_63_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_6_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_8_n_2 ;
  wire \add_ln68_47_reg_3270[19]_i_9_n_2 ;
  wire \add_ln68_47_reg_3270[21]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_10_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_11_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_14_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_15_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_16_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_17_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_20_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_21_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_22_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_23_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_24_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_25_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_26_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_27_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_30_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_31_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_32_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_33_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_35_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_36_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_37_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_38_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_3_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_40_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_41_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_42_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_43_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_44_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_45_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_46_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_47_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_49_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_50_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_51_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_52_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_55_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_56_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_57_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_58_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_59_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_5_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_60_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_61_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_62_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_63_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_64_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_65_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_66_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_67_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_68_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_69_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_6_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_70_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_72_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_73_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_74_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_75_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_8_n_2 ;
  wire \add_ln68_47_reg_3270[3]_i_9_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_10_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_11_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_14_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_15_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_16_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_17_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_20_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_21_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_22_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_23_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_24_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_25_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_26_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_27_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_30_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_31_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_32_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_33_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_35_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_36_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_37_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_38_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_3_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_40_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_41_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_42_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_43_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_44_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_45_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_46_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_47_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_49_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_4_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_50_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_51_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_52_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_55_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_56_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_57_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_58_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_59_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_5_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_60_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_61_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_62_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_63_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_64_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_65_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_66_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_67_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_68_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_69_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_6_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_70_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_72_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_73_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_74_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_75_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_8_n_2 ;
  wire \add_ln68_47_reg_3270[7]_i_9_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_12_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_12_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_12_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_12_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_13_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_13_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_13_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_13_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_18_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_18_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_18_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_18_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_19_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_19_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_19_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_19_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_1_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_1_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_1_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_1_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_28_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_28_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_28_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_28_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_29_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_29_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_29_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_29_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_2_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_2_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_2_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_34_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_34_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_34_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_34_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_39_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_39_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_39_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_39_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_48_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_48_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_48_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_48_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_53_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_53_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_53_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_53_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_54_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_54_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_54_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_54_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_71_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_71_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_71_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_71_n_5 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_7_n_2 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_7_n_3 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_7_n_4 ;
  wire \add_ln68_47_reg_3270_reg[11]_i_7_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_12_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_12_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_12_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_12_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_13_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_13_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_13_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_13_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_18_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_18_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_18_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_18_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_19_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_19_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_19_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_19_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_1_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_1_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_1_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_1_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_28_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_28_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_28_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_28_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_29_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_29_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_29_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_29_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_2_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_2_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_2_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_34_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_34_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_34_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_34_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_39_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_39_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_39_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_39_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_48_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_48_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_48_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_48_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_53_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_53_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_53_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_53_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_54_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_54_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_54_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_54_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_71_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_71_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_71_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_71_n_5 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_7_n_2 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_7_n_3 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_7_n_4 ;
  wire \add_ln68_47_reg_3270_reg[15]_i_7_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_12_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_12_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_12_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_12_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_13_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_13_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_17_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_17_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_17_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_18_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_18_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_18_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_1_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_1_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_1_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_1_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_26_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_26_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_27_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_27_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_2_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_2_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_2_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_31_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_31_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_35_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_35_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_35_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_42_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_42_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_46_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_46_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_47_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_47_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_60_n_3 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_60_n_5 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_7_n_2 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_7_n_4 ;
  wire \add_ln68_47_reg_3270_reg[19]_i_7_n_5 ;
  wire \add_ln68_47_reg_3270_reg[21]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[21]_i_3_n_5 ;
  wire \add_ln68_47_reg_3270_reg[21]_i_5_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_12_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_12_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_12_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_12_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_13_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_13_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_13_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_13_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_18_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_18_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_18_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_18_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_19_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_19_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_19_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_19_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_1_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_1_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_1_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_1_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_28_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_28_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_28_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_28_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_29_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_29_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_29_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_29_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_2_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_2_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_2_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_34_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_34_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_34_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_34_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_39_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_39_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_39_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_39_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_48_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_48_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_48_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_48_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_53_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_53_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_53_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_53_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_54_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_54_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_54_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_54_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_71_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_71_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_71_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_71_n_5 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_7_n_2 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_7_n_3 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_7_n_4 ;
  wire \add_ln68_47_reg_3270_reg[3]_i_7_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_12_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_12_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_12_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_12_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_13_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_13_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_13_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_13_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_18_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_18_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_18_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_18_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_19_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_19_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_19_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_19_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_1_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_1_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_1_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_1_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_28_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_28_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_28_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_28_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_29_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_29_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_29_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_29_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_2_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_2_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_2_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_2_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_34_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_34_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_34_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_34_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_39_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_39_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_39_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_39_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_48_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_48_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_48_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_48_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_53_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_53_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_53_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_53_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_54_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_54_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_54_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_54_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_71_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_71_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_71_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_71_n_5 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_7_n_2 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_7_n_3 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_7_n_4 ;
  wire \add_ln68_47_reg_3270_reg[7]_i_7_n_5 ;
  wire add_ln68_6_reg_3200_reg_n_100;
  wire add_ln68_6_reg_3200_reg_n_101;
  wire add_ln68_6_reg_3200_reg_n_102;
  wire add_ln68_6_reg_3200_reg_n_103;
  wire add_ln68_6_reg_3200_reg_n_104;
  wire add_ln68_6_reg_3200_reg_n_105;
  wire add_ln68_6_reg_3200_reg_n_106;
  wire add_ln68_6_reg_3200_reg_n_107;
  wire add_ln68_6_reg_3200_reg_n_90;
  wire add_ln68_6_reg_3200_reg_n_91;
  wire add_ln68_6_reg_3200_reg_n_92;
  wire add_ln68_6_reg_3200_reg_n_93;
  wire add_ln68_6_reg_3200_reg_n_94;
  wire add_ln68_6_reg_3200_reg_n_95;
  wire add_ln68_6_reg_3200_reg_n_96;
  wire add_ln68_6_reg_3200_reg_n_97;
  wire add_ln68_6_reg_3200_reg_n_98;
  wire add_ln68_6_reg_3200_reg_n_99;
  wire add_ln68_8_reg_3205_reg_n_100;
  wire add_ln68_8_reg_3205_reg_n_101;
  wire add_ln68_8_reg_3205_reg_n_102;
  wire add_ln68_8_reg_3205_reg_n_103;
  wire add_ln68_8_reg_3205_reg_n_104;
  wire add_ln68_8_reg_3205_reg_n_105;
  wire add_ln68_8_reg_3205_reg_n_106;
  wire add_ln68_8_reg_3205_reg_n_107;
  wire add_ln68_8_reg_3205_reg_n_90;
  wire add_ln68_8_reg_3205_reg_n_91;
  wire add_ln68_8_reg_3205_reg_n_92;
  wire add_ln68_8_reg_3205_reg_n_93;
  wire add_ln68_8_reg_3205_reg_n_94;
  wire add_ln68_8_reg_3205_reg_n_95;
  wire add_ln68_8_reg_3205_reg_n_96;
  wire add_ln68_8_reg_3205_reg_n_97;
  wire add_ln68_8_reg_3205_reg_n_98;
  wire add_ln68_8_reg_3205_reg_n_99;
  wire and_ln156_reg_3114;
  wire and_ln156_reg_31140;
  wire \and_ln156_reg_3114[0]_i_3_n_2 ;
  wire and_ln164_fu_848_p2;
  wire and_ln164_reg_3124;
  wire \and_ln164_reg_3124[0]_i_3_n_2 ;
  wire \and_ln164_reg_3124[0]_i_4_n_2 ;
  wire \and_ln164_reg_3124[0]_i_5_n_2 ;
  wire \and_ln164_reg_3124[0]_i_6_n_2 ;
  wire and_ln164_reg_3124_pp0_iter1_reg;
  wire \and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26_n_2 ;
  wire and_ln164_reg_3124_pp0_iter29_reg;
  wire and_ln164_reg_3124_pp0_iter2_reg;
  wire and_ln164_reg_3124_pp0_iter30_reg;
  wire \ap_CS_fsm[0]_i_1_n_2 ;
  wire \ap_CS_fsm[1]_i_1_n_2 ;
  wire \ap_CS_fsm[2]_i_1_n_2 ;
  wire \ap_CS_fsm[2]_i_2_n_2 ;
  wire \ap_CS_fsm[2]_i_3_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state34;
  wire ap_block_pp0_stage0_subdone1_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31_i_1_n_2;
  wire ap_enable_reg_pp0_iter31_reg_n_2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire col_0_reg_547;
  wire col_0_reg_5470;
  wire \col_0_reg_547[6]_i_2_n_2 ;
  wire \col_0_reg_547[9]_i_3_n_2 ;
  wire \col_0_reg_547[9]_i_4_n_2 ;
  wire \col_0_reg_547_reg_n_2_[0] ;
  wire \col_0_reg_547_reg_n_2_[1] ;
  wire \col_0_reg_547_reg_n_2_[7] ;
  wire \col_0_reg_547_reg_n_2_[9] ;
  wire [8:0]col_fu_860_p2;
  wire convolution_filtehbi_U1_n_3;
  wire convolution_filtejbC_U11_n_10;
  wire convolution_filtejbC_U11_n_11;
  wire convolution_filtejbC_U11_n_12;
  wire convolution_filtejbC_U11_n_13;
  wire convolution_filtejbC_U11_n_14;
  wire convolution_filtejbC_U11_n_15;
  wire convolution_filtejbC_U11_n_16;
  wire convolution_filtejbC_U11_n_17;
  wire convolution_filtejbC_U11_n_18;
  wire convolution_filtejbC_U11_n_2;
  wire convolution_filtejbC_U11_n_20;
  wire convolution_filtejbC_U11_n_3;
  wire convolution_filtejbC_U11_n_4;
  wire convolution_filtejbC_U11_n_5;
  wire convolution_filtejbC_U11_n_6;
  wire convolution_filtejbC_U11_n_7;
  wire convolution_filtejbC_U11_n_8;
  wire convolution_filtejbC_U11_n_9;
  wire convolution_filtejbC_U13_n_10;
  wire convolution_filtejbC_U13_n_11;
  wire convolution_filtejbC_U13_n_12;
  wire convolution_filtejbC_U13_n_13;
  wire convolution_filtejbC_U13_n_14;
  wire convolution_filtejbC_U13_n_15;
  wire convolution_filtejbC_U13_n_16;
  wire convolution_filtejbC_U13_n_17;
  wire convolution_filtejbC_U13_n_18;
  wire convolution_filtejbC_U13_n_2;
  wire convolution_filtejbC_U13_n_3;
  wire convolution_filtejbC_U13_n_4;
  wire convolution_filtejbC_U13_n_5;
  wire convolution_filtejbC_U13_n_6;
  wire convolution_filtejbC_U13_n_7;
  wire convolution_filtejbC_U13_n_8;
  wire convolution_filtejbC_U13_n_9;
  wire convolution_filtejbC_U15_n_10;
  wire convolution_filtejbC_U15_n_11;
  wire convolution_filtejbC_U15_n_12;
  wire convolution_filtejbC_U15_n_13;
  wire convolution_filtejbC_U15_n_14;
  wire convolution_filtejbC_U15_n_15;
  wire convolution_filtejbC_U15_n_16;
  wire convolution_filtejbC_U15_n_17;
  wire convolution_filtejbC_U15_n_18;
  wire convolution_filtejbC_U15_n_19;
  wire convolution_filtejbC_U15_n_2;
  wire convolution_filtejbC_U15_n_3;
  wire convolution_filtejbC_U15_n_4;
  wire convolution_filtejbC_U15_n_5;
  wire convolution_filtejbC_U15_n_6;
  wire convolution_filtejbC_U15_n_7;
  wire convolution_filtejbC_U15_n_8;
  wire convolution_filtejbC_U15_n_9;
  wire convolution_filtejbC_U17_n_10;
  wire convolution_filtejbC_U17_n_11;
  wire convolution_filtejbC_U17_n_12;
  wire convolution_filtejbC_U17_n_13;
  wire convolution_filtejbC_U17_n_14;
  wire convolution_filtejbC_U17_n_15;
  wire convolution_filtejbC_U17_n_16;
  wire convolution_filtejbC_U17_n_17;
  wire convolution_filtejbC_U17_n_18;
  wire convolution_filtejbC_U17_n_2;
  wire convolution_filtejbC_U17_n_3;
  wire convolution_filtejbC_U17_n_4;
  wire convolution_filtejbC_U17_n_5;
  wire convolution_filtejbC_U17_n_6;
  wire convolution_filtejbC_U17_n_7;
  wire convolution_filtejbC_U17_n_8;
  wire convolution_filtejbC_U17_n_9;
  wire convolution_filtejbC_U19_n_10;
  wire convolution_filtejbC_U19_n_11;
  wire convolution_filtejbC_U19_n_12;
  wire convolution_filtejbC_U19_n_13;
  wire convolution_filtejbC_U19_n_14;
  wire convolution_filtejbC_U19_n_15;
  wire convolution_filtejbC_U19_n_16;
  wire convolution_filtejbC_U19_n_17;
  wire convolution_filtejbC_U19_n_18;
  wire convolution_filtejbC_U19_n_2;
  wire convolution_filtejbC_U19_n_3;
  wire convolution_filtejbC_U19_n_4;
  wire convolution_filtejbC_U19_n_5;
  wire convolution_filtejbC_U19_n_6;
  wire convolution_filtejbC_U19_n_7;
  wire convolution_filtejbC_U19_n_8;
  wire convolution_filtejbC_U19_n_9;
  wire convolution_filtejbC_U21_n_10;
  wire convolution_filtejbC_U21_n_11;
  wire convolution_filtejbC_U21_n_12;
  wire convolution_filtejbC_U21_n_13;
  wire convolution_filtejbC_U21_n_14;
  wire convolution_filtejbC_U21_n_15;
  wire convolution_filtejbC_U21_n_16;
  wire convolution_filtejbC_U21_n_17;
  wire convolution_filtejbC_U21_n_18;
  wire convolution_filtejbC_U21_n_19;
  wire convolution_filtejbC_U21_n_2;
  wire convolution_filtejbC_U21_n_3;
  wire convolution_filtejbC_U21_n_4;
  wire convolution_filtejbC_U21_n_5;
  wire convolution_filtejbC_U21_n_6;
  wire convolution_filtejbC_U21_n_7;
  wire convolution_filtejbC_U21_n_8;
  wire convolution_filtejbC_U21_n_9;
  wire convolution_filtejbC_U23_n_10;
  wire convolution_filtejbC_U23_n_11;
  wire convolution_filtejbC_U23_n_12;
  wire convolution_filtejbC_U23_n_13;
  wire convolution_filtejbC_U23_n_14;
  wire convolution_filtejbC_U23_n_15;
  wire convolution_filtejbC_U23_n_16;
  wire convolution_filtejbC_U23_n_17;
  wire convolution_filtejbC_U23_n_18;
  wire convolution_filtejbC_U23_n_2;
  wire convolution_filtejbC_U23_n_3;
  wire convolution_filtejbC_U23_n_4;
  wire convolution_filtejbC_U23_n_5;
  wire convolution_filtejbC_U23_n_6;
  wire convolution_filtejbC_U23_n_7;
  wire convolution_filtejbC_U23_n_8;
  wire convolution_filtejbC_U23_n_9;
  wire convolution_filtejbC_U25_n_10;
  wire convolution_filtejbC_U25_n_11;
  wire convolution_filtejbC_U25_n_12;
  wire convolution_filtejbC_U25_n_13;
  wire convolution_filtejbC_U25_n_14;
  wire convolution_filtejbC_U25_n_15;
  wire convolution_filtejbC_U25_n_16;
  wire convolution_filtejbC_U25_n_17;
  wire convolution_filtejbC_U25_n_18;
  wire convolution_filtejbC_U25_n_2;
  wire convolution_filtejbC_U25_n_3;
  wire convolution_filtejbC_U25_n_4;
  wire convolution_filtejbC_U25_n_5;
  wire convolution_filtejbC_U25_n_6;
  wire convolution_filtejbC_U25_n_7;
  wire convolution_filtejbC_U25_n_8;
  wire convolution_filtejbC_U25_n_9;
  wire convolution_filtejbC_U27_n_10;
  wire convolution_filtejbC_U27_n_11;
  wire convolution_filtejbC_U27_n_12;
  wire convolution_filtejbC_U27_n_13;
  wire convolution_filtejbC_U27_n_14;
  wire convolution_filtejbC_U27_n_15;
  wire convolution_filtejbC_U27_n_16;
  wire convolution_filtejbC_U27_n_17;
  wire convolution_filtejbC_U27_n_18;
  wire convolution_filtejbC_U27_n_2;
  wire convolution_filtejbC_U27_n_3;
  wire convolution_filtejbC_U27_n_4;
  wire convolution_filtejbC_U27_n_5;
  wire convolution_filtejbC_U27_n_6;
  wire convolution_filtejbC_U27_n_7;
  wire convolution_filtejbC_U27_n_8;
  wire convolution_filtejbC_U27_n_9;
  wire convolution_filtejbC_U29_n_10;
  wire convolution_filtejbC_U29_n_11;
  wire convolution_filtejbC_U29_n_12;
  wire convolution_filtejbC_U29_n_13;
  wire convolution_filtejbC_U29_n_14;
  wire convolution_filtejbC_U29_n_15;
  wire convolution_filtejbC_U29_n_16;
  wire convolution_filtejbC_U29_n_17;
  wire convolution_filtejbC_U29_n_18;
  wire convolution_filtejbC_U29_n_19;
  wire convolution_filtejbC_U29_n_2;
  wire convolution_filtejbC_U29_n_3;
  wire convolution_filtejbC_U29_n_4;
  wire convolution_filtejbC_U29_n_5;
  wire convolution_filtejbC_U29_n_6;
  wire convolution_filtejbC_U29_n_7;
  wire convolution_filtejbC_U29_n_8;
  wire convolution_filtejbC_U29_n_9;
  wire convolution_filtejbC_U31_n_10;
  wire convolution_filtejbC_U31_n_11;
  wire convolution_filtejbC_U31_n_12;
  wire convolution_filtejbC_U31_n_13;
  wire convolution_filtejbC_U31_n_14;
  wire convolution_filtejbC_U31_n_15;
  wire convolution_filtejbC_U31_n_16;
  wire convolution_filtejbC_U31_n_17;
  wire convolution_filtejbC_U31_n_18;
  wire convolution_filtejbC_U31_n_2;
  wire convolution_filtejbC_U31_n_3;
  wire convolution_filtejbC_U31_n_4;
  wire convolution_filtejbC_U31_n_5;
  wire convolution_filtejbC_U31_n_6;
  wire convolution_filtejbC_U31_n_7;
  wire convolution_filtejbC_U31_n_8;
  wire convolution_filtejbC_U31_n_9;
  wire convolution_filtejbC_U32_n_2;
  wire convolution_filtejbC_U33_n_10;
  wire convolution_filtejbC_U33_n_11;
  wire convolution_filtejbC_U33_n_12;
  wire convolution_filtejbC_U33_n_13;
  wire convolution_filtejbC_U33_n_14;
  wire convolution_filtejbC_U33_n_15;
  wire convolution_filtejbC_U33_n_16;
  wire convolution_filtejbC_U33_n_17;
  wire convolution_filtejbC_U33_n_18;
  wire convolution_filtejbC_U33_n_2;
  wire convolution_filtejbC_U33_n_28;
  wire convolution_filtejbC_U33_n_29;
  wire convolution_filtejbC_U33_n_3;
  wire convolution_filtejbC_U33_n_4;
  wire convolution_filtejbC_U33_n_5;
  wire convolution_filtejbC_U33_n_6;
  wire convolution_filtejbC_U33_n_7;
  wire convolution_filtejbC_U33_n_8;
  wire convolution_filtejbC_U33_n_9;
  wire convolution_filtejbC_U3_n_10;
  wire convolution_filtejbC_U3_n_11;
  wire convolution_filtejbC_U3_n_12;
  wire convolution_filtejbC_U3_n_13;
  wire convolution_filtejbC_U3_n_14;
  wire convolution_filtejbC_U3_n_15;
  wire convolution_filtejbC_U3_n_16;
  wire convolution_filtejbC_U3_n_17;
  wire convolution_filtejbC_U3_n_18;
  wire convolution_filtejbC_U3_n_2;
  wire convolution_filtejbC_U3_n_20;
  wire convolution_filtejbC_U3_n_21;
  wire convolution_filtejbC_U3_n_23;
  wire convolution_filtejbC_U3_n_3;
  wire convolution_filtejbC_U3_n_4;
  wire convolution_filtejbC_U3_n_5;
  wire convolution_filtejbC_U3_n_6;
  wire convolution_filtejbC_U3_n_7;
  wire convolution_filtejbC_U3_n_8;
  wire convolution_filtejbC_U3_n_9;
  wire convolution_filtejbC_U5_n_10;
  wire convolution_filtejbC_U5_n_11;
  wire convolution_filtejbC_U5_n_12;
  wire convolution_filtejbC_U5_n_13;
  wire convolution_filtejbC_U5_n_14;
  wire convolution_filtejbC_U5_n_15;
  wire convolution_filtejbC_U5_n_16;
  wire convolution_filtejbC_U5_n_17;
  wire convolution_filtejbC_U5_n_18;
  wire convolution_filtejbC_U5_n_19;
  wire convolution_filtejbC_U5_n_2;
  wire convolution_filtejbC_U5_n_20;
  wire convolution_filtejbC_U5_n_3;
  wire convolution_filtejbC_U5_n_4;
  wire convolution_filtejbC_U5_n_5;
  wire convolution_filtejbC_U5_n_6;
  wire convolution_filtejbC_U5_n_7;
  wire convolution_filtejbC_U5_n_8;
  wire convolution_filtejbC_U5_n_9;
  wire convolution_filtejbC_U7_n_10;
  wire convolution_filtejbC_U7_n_11;
  wire convolution_filtejbC_U7_n_12;
  wire convolution_filtejbC_U7_n_13;
  wire convolution_filtejbC_U7_n_14;
  wire convolution_filtejbC_U7_n_15;
  wire convolution_filtejbC_U7_n_16;
  wire convolution_filtejbC_U7_n_17;
  wire convolution_filtejbC_U7_n_18;
  wire convolution_filtejbC_U7_n_2;
  wire convolution_filtejbC_U7_n_3;
  wire convolution_filtejbC_U7_n_4;
  wire convolution_filtejbC_U7_n_5;
  wire convolution_filtejbC_U7_n_6;
  wire convolution_filtejbC_U7_n_7;
  wire convolution_filtejbC_U7_n_8;
  wire convolution_filtejbC_U7_n_9;
  wire convolution_filtejbC_U9_n_10;
  wire convolution_filtejbC_U9_n_11;
  wire convolution_filtejbC_U9_n_12;
  wire convolution_filtejbC_U9_n_13;
  wire convolution_filtejbC_U9_n_14;
  wire convolution_filtejbC_U9_n_15;
  wire convolution_filtejbC_U9_n_16;
  wire convolution_filtejbC_U9_n_17;
  wire convolution_filtejbC_U9_n_18;
  wire convolution_filtejbC_U9_n_2;
  wire convolution_filtejbC_U9_n_3;
  wire convolution_filtejbC_U9_n_4;
  wire convolution_filtejbC_U9_n_5;
  wire convolution_filtejbC_U9_n_6;
  wire convolution_filtejbC_U9_n_7;
  wire convolution_filtejbC_U9_n_8;
  wire convolution_filtejbC_U9_n_9;
  wire convolution_filter_AXILiteS_s_axi_U_n_10;
  wire convolution_filter_AXILiteS_s_axi_U_n_11;
  wire convolution_filter_AXILiteS_s_axi_U_n_12;
  wire convolution_filter_AXILiteS_s_axi_U_n_13;
  wire convolution_filter_AXILiteS_s_axi_U_n_14;
  wire convolution_filter_AXILiteS_s_axi_U_n_15;
  wire convolution_filter_AXILiteS_s_axi_U_n_16;
  wire convolution_filter_AXILiteS_s_axi_U_n_17;
  wire convolution_filter_AXILiteS_s_axi_U_n_18;
  wire convolution_filter_AXILiteS_s_axi_U_n_19;
  wire convolution_filter_AXILiteS_s_axi_U_n_2;
  wire convolution_filter_AXILiteS_s_axi_U_n_20;
  wire convolution_filter_AXILiteS_s_axi_U_n_21;
  wire convolution_filter_AXILiteS_s_axi_U_n_22;
  wire convolution_filter_AXILiteS_s_axi_U_n_23;
  wire convolution_filter_AXILiteS_s_axi_U_n_24;
  wire convolution_filter_AXILiteS_s_axi_U_n_25;
  wire convolution_filter_AXILiteS_s_axi_U_n_26;
  wire convolution_filter_AXILiteS_s_axi_U_n_27;
  wire convolution_filter_AXILiteS_s_axi_U_n_28;
  wire convolution_filter_AXILiteS_s_axi_U_n_29;
  wire convolution_filter_AXILiteS_s_axi_U_n_3;
  wire convolution_filter_AXILiteS_s_axi_U_n_30;
  wire convolution_filter_AXILiteS_s_axi_U_n_31;
  wire convolution_filter_AXILiteS_s_axi_U_n_32;
  wire convolution_filter_AXILiteS_s_axi_U_n_33;
  wire convolution_filter_AXILiteS_s_axi_U_n_34;
  wire convolution_filter_AXILiteS_s_axi_U_n_35;
  wire convolution_filter_AXILiteS_s_axi_U_n_36;
  wire convolution_filter_AXILiteS_s_axi_U_n_37;
  wire convolution_filter_AXILiteS_s_axi_U_n_38;
  wire convolution_filter_AXILiteS_s_axi_U_n_39;
  wire convolution_filter_AXILiteS_s_axi_U_n_4;
  wire convolution_filter_AXILiteS_s_axi_U_n_40;
  wire convolution_filter_AXILiteS_s_axi_U_n_41;
  wire convolution_filter_AXILiteS_s_axi_U_n_42;
  wire convolution_filter_AXILiteS_s_axi_U_n_43;
  wire convolution_filter_AXILiteS_s_axi_U_n_44;
  wire convolution_filter_AXILiteS_s_axi_U_n_45;
  wire convolution_filter_AXILiteS_s_axi_U_n_46;
  wire convolution_filter_AXILiteS_s_axi_U_n_47;
  wire convolution_filter_AXILiteS_s_axi_U_n_48;
  wire convolution_filter_AXILiteS_s_axi_U_n_49;
  wire convolution_filter_AXILiteS_s_axi_U_n_5;
  wire convolution_filter_AXILiteS_s_axi_U_n_50;
  wire convolution_filter_AXILiteS_s_axi_U_n_51;
  wire convolution_filter_AXILiteS_s_axi_U_n_52;
  wire convolution_filter_AXILiteS_s_axi_U_n_53;
  wire convolution_filter_AXILiteS_s_axi_U_n_54;
  wire convolution_filter_AXILiteS_s_axi_U_n_55;
  wire convolution_filter_AXILiteS_s_axi_U_n_56;
  wire convolution_filter_AXILiteS_s_axi_U_n_57;
  wire convolution_filter_AXILiteS_s_axi_U_n_58;
  wire convolution_filter_AXILiteS_s_axi_U_n_59;
  wire convolution_filter_AXILiteS_s_axi_U_n_6;
  wire convolution_filter_AXILiteS_s_axi_U_n_60;
  wire convolution_filter_AXILiteS_s_axi_U_n_61;
  wire convolution_filter_AXILiteS_s_axi_U_n_62;
  wire convolution_filter_AXILiteS_s_axi_U_n_63;
  wire convolution_filter_AXILiteS_s_axi_U_n_64;
  wire convolution_filter_AXILiteS_s_axi_U_n_65;
  wire convolution_filter_AXILiteS_s_axi_U_n_67;
  wire convolution_filter_AXILiteS_s_axi_U_n_7;
  wire convolution_filter_AXILiteS_s_axi_U_n_70;
  wire convolution_filter_AXILiteS_s_axi_U_n_71;
  wire convolution_filter_AXILiteS_s_axi_U_n_72;
  wire convolution_filter_AXILiteS_s_axi_U_n_73;
  wire convolution_filter_AXILiteS_s_axi_U_n_8;
  wire convolution_filter_AXILiteS_s_axi_U_n_9;
  wire convolution_filter_AXILiteS_s_axi_U_n_92;
  wire convolution_filter_AXILiteS_s_axi_U_n_94;
  wire convolution_filter_AXILiteS_s_axi_U_n_95;
  wire grp_fu_2652_ce;
  wire [2:0]i_1_fu_306;
  wire \i_1_fu_306[2]_i_1_n_2 ;
  wire \i_1_fu_306[2]_i_3_n_2 ;
  wire \i_1_fu_306[2]_i_4_n_2 ;
  wire \i_1_fu_306[2]_i_5_n_2 ;
  wire \i_1_fu_306[2]_i_6_n_2 ;
  wire \i_1_fu_306_reg[2]_i_2_n_4 ;
  wire \i_1_fu_306_reg[2]_i_2_n_5 ;
  wire \i_1_fu_306_reg[2]_i_2_n_7 ;
  wire \i_1_fu_306_reg[2]_i_2_n_8 ;
  wire \i_1_fu_306_reg[2]_i_2_n_9 ;
  wire icmp_ln116_fu_631_p2;
  wire \icmp_ln116_reg_3026_reg_n_2_[0] ;
  wire icmp_ln123_fu_733_p263_in;
  wire icmp_ln123_reg_3050;
  wire icmp_ln133_reg_3054;
  wire \icmp_ln133_reg_3054[0]_i_1_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_3_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_9_n_2 ;
  wire icmp_ln135_fu_745_p2;
  wire icmp_ln135_reg_3058;
  wire \icmp_ln135_reg_3058[0]_i_1_n_2 ;
  wire icmp_ln145_fu_814_p2;
  wire icmp_ln145_reg_3075;
  wire [7:0]in_img_V_0_data_out;
  wire in_img_V_0_load_A;
  wire in_img_V_0_load_B;
  wire [7:0]in_img_V_0_payload_A;
  wire [7:0]in_img_V_0_payload_B;
  wire in_img_V_0_sel;
  wire in_img_V_0_sel_rd_i_1_n_2;
  wire in_img_V_0_sel_wr;
  wire in_img_V_0_sel_wr_i_1_n_2;
  wire [1:1]in_img_V_0_state;
  wire \in_img_V_0_state[0]_i_1_n_2 ;
  wire \in_img_V_0_state_reg_n_2_[0] ;
  wire [7:0]in_img_V_TDATA;
  wire in_img_V_TREADY;
  wire in_img_V_TVALID;
  wire [7:0]in_temp_V_1_fu_314;
  wire [7:0]in_temp_V_1_load_reg_3138;
  wire [7:0]in_temp_V_reg_3118;
  wire in_temp_V_reg_31180;
  wire \indvar_flatten_reg_503[0]_i_2_n_2 ;
  wire [18:0]indvar_flatten_reg_503_reg;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_503_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_503_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_503_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_503_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_503_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_503_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_503_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_503_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_503_reg[8]_i_1_n_9 ;
  wire iteration_0_reg_514;
  wire \iteration_0_reg_514[0]_i_2_n_2 ;
  wire \iteration_0_reg_514[4]_i_2_n_2 ;
  wire \iteration_0_reg_514[8]_i_2_n_2 ;
  wire [18:0]iteration_0_reg_514_reg;
  wire \iteration_0_reg_514_reg[0]_i_1_n_2 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_3 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_4 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_5 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_6 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_7 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_8 ;
  wire \iteration_0_reg_514_reg[0]_i_1_n_9 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_2 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_3 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_4 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_5 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_6 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_7 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_8 ;
  wire \iteration_0_reg_514_reg[12]_i_1_n_9 ;
  wire \iteration_0_reg_514_reg[16]_i_1_n_4 ;
  wire \iteration_0_reg_514_reg[16]_i_1_n_5 ;
  wire \iteration_0_reg_514_reg[16]_i_1_n_7 ;
  wire \iteration_0_reg_514_reg[16]_i_1_n_8 ;
  wire \iteration_0_reg_514_reg[16]_i_1_n_9 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_2 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_3 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_4 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_5 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_6 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_7 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_8 ;
  wire \iteration_0_reg_514_reg[4]_i_1_n_9 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_2 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_3 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_4 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_5 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_6 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_7 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_8 ;
  wire \iteration_0_reg_514_reg[8]_i_1_n_9 ;
  wire \iteration_1_reg_536[0]_i_2_n_2 ;
  wire \iteration_1_reg_536[0]_i_3_n_2 ;
  wire \iteration_1_reg_536[0]_i_4_n_2 ;
  wire \iteration_1_reg_536[0]_i_5_n_2 ;
  wire \iteration_1_reg_536[12]_i_2_n_2 ;
  wire \iteration_1_reg_536[12]_i_3_n_2 ;
  wire \iteration_1_reg_536[12]_i_4_n_2 ;
  wire \iteration_1_reg_536[12]_i_5_n_2 ;
  wire \iteration_1_reg_536[16]_i_2_n_2 ;
  wire \iteration_1_reg_536[16]_i_3_n_2 ;
  wire \iteration_1_reg_536[16]_i_4_n_2 ;
  wire \iteration_1_reg_536[4]_i_2_n_2 ;
  wire \iteration_1_reg_536[4]_i_3_n_2 ;
  wire \iteration_1_reg_536[4]_i_4_n_2 ;
  wire \iteration_1_reg_536[4]_i_5_n_2 ;
  wire \iteration_1_reg_536[8]_i_2_n_2 ;
  wire \iteration_1_reg_536[8]_i_3_n_2 ;
  wire \iteration_1_reg_536[8]_i_4_n_2 ;
  wire \iteration_1_reg_536[8]_i_5_n_2 ;
  wire [18:0]iteration_1_reg_536_reg;
  wire \iteration_1_reg_536_reg[0]_i_1_n_2 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_3 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_4 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_5 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_6 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_7 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_8 ;
  wire \iteration_1_reg_536_reg[0]_i_1_n_9 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_2 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_3 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_4 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_5 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_6 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_7 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_8 ;
  wire \iteration_1_reg_536_reg[12]_i_1_n_9 ;
  wire \iteration_1_reg_536_reg[16]_i_1_n_4 ;
  wire \iteration_1_reg_536_reg[16]_i_1_n_5 ;
  wire \iteration_1_reg_536_reg[16]_i_1_n_7 ;
  wire \iteration_1_reg_536_reg[16]_i_1_n_8 ;
  wire \iteration_1_reg_536_reg[16]_i_1_n_9 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_2 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_3 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_4 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_5 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_6 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_7 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_8 ;
  wire \iteration_1_reg_536_reg[4]_i_1_n_9 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_2 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_3 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_4 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_5 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_6 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_7 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_8 ;
  wire \iteration_1_reg_536_reg[8]_i_1_n_9 ;
  wire j_1_fu_310;
  wire \j_1_fu_310[0]_i_10_n_2 ;
  wire \j_1_fu_310[0]_i_11_n_2 ;
  wire \j_1_fu_310[0]_i_13_n_2 ;
  wire \j_1_fu_310[0]_i_14_n_2 ;
  wire \j_1_fu_310[0]_i_15_n_2 ;
  wire \j_1_fu_310[0]_i_16_n_2 ;
  wire \j_1_fu_310[0]_i_17_n_2 ;
  wire \j_1_fu_310[0]_i_18_n_2 ;
  wire \j_1_fu_310[0]_i_19_n_2 ;
  wire \j_1_fu_310[0]_i_20_n_2 ;
  wire \j_1_fu_310[0]_i_22_n_2 ;
  wire \j_1_fu_310[0]_i_23_n_2 ;
  wire \j_1_fu_310[0]_i_24_n_2 ;
  wire \j_1_fu_310[0]_i_25_n_2 ;
  wire \j_1_fu_310[0]_i_26_n_2 ;
  wire \j_1_fu_310[0]_i_27_n_2 ;
  wire \j_1_fu_310[0]_i_28_n_2 ;
  wire \j_1_fu_310[0]_i_29_n_2 ;
  wire \j_1_fu_310[0]_i_30_n_2 ;
  wire \j_1_fu_310[0]_i_31_n_2 ;
  wire \j_1_fu_310[0]_i_32_n_2 ;
  wire \j_1_fu_310[0]_i_33_n_2 ;
  wire \j_1_fu_310[0]_i_34_n_2 ;
  wire \j_1_fu_310[0]_i_35_n_2 ;
  wire \j_1_fu_310[0]_i_36_n_2 ;
  wire \j_1_fu_310[0]_i_4_n_2 ;
  wire \j_1_fu_310[0]_i_5_n_2 ;
  wire \j_1_fu_310[0]_i_6_n_2 ;
  wire \j_1_fu_310[0]_i_7_n_2 ;
  wire \j_1_fu_310[0]_i_8_n_2 ;
  wire \j_1_fu_310[0]_i_9_n_2 ;
  wire \j_1_fu_310[31]_i_2_n_2 ;
  wire \j_1_fu_310[4]_i_4_n_2 ;
  wire \j_1_fu_310[4]_i_5_n_2 ;
  wire \j_1_fu_310_reg[0]_i_12_n_2 ;
  wire \j_1_fu_310_reg[0]_i_12_n_3 ;
  wire \j_1_fu_310_reg[0]_i_12_n_4 ;
  wire \j_1_fu_310_reg[0]_i_12_n_5 ;
  wire \j_1_fu_310_reg[0]_i_21_n_2 ;
  wire \j_1_fu_310_reg[0]_i_21_n_3 ;
  wire \j_1_fu_310_reg[0]_i_21_n_4 ;
  wire \j_1_fu_310_reg[0]_i_21_n_5 ;
  wire \j_1_fu_310_reg[0]_i_2_n_3 ;
  wire \j_1_fu_310_reg[0]_i_2_n_4 ;
  wire \j_1_fu_310_reg[0]_i_2_n_5 ;
  wire \j_1_fu_310_reg[0]_i_3_n_2 ;
  wire \j_1_fu_310_reg[0]_i_3_n_3 ;
  wire \j_1_fu_310_reg[0]_i_3_n_4 ;
  wire \j_1_fu_310_reg[0]_i_3_n_5 ;
  wire \j_1_fu_310_reg[12]_i_1_n_2 ;
  wire \j_1_fu_310_reg[12]_i_1_n_3 ;
  wire \j_1_fu_310_reg[12]_i_1_n_4 ;
  wire \j_1_fu_310_reg[12]_i_1_n_5 ;
  wire \j_1_fu_310_reg[16]_i_1_n_2 ;
  wire \j_1_fu_310_reg[16]_i_1_n_3 ;
  wire \j_1_fu_310_reg[16]_i_1_n_4 ;
  wire \j_1_fu_310_reg[16]_i_1_n_5 ;
  wire \j_1_fu_310_reg[20]_i_1_n_2 ;
  wire \j_1_fu_310_reg[20]_i_1_n_3 ;
  wire \j_1_fu_310_reg[20]_i_1_n_4 ;
  wire \j_1_fu_310_reg[20]_i_1_n_5 ;
  wire \j_1_fu_310_reg[24]_i_1_n_2 ;
  wire \j_1_fu_310_reg[24]_i_1_n_3 ;
  wire \j_1_fu_310_reg[24]_i_1_n_4 ;
  wire \j_1_fu_310_reg[24]_i_1_n_5 ;
  wire \j_1_fu_310_reg[28]_i_1_n_2 ;
  wire \j_1_fu_310_reg[28]_i_1_n_3 ;
  wire \j_1_fu_310_reg[28]_i_1_n_4 ;
  wire \j_1_fu_310_reg[28]_i_1_n_5 ;
  wire \j_1_fu_310_reg[31]_i_3_n_4 ;
  wire \j_1_fu_310_reg[31]_i_3_n_5 ;
  wire \j_1_fu_310_reg[4]_i_1_n_2 ;
  wire \j_1_fu_310_reg[4]_i_1_n_3 ;
  wire \j_1_fu_310_reg[4]_i_1_n_4 ;
  wire \j_1_fu_310_reg[4]_i_1_n_5 ;
  wire \j_1_fu_310_reg[8]_i_1_n_2 ;
  wire \j_1_fu_310_reg[8]_i_1_n_3 ;
  wire \j_1_fu_310_reg[8]_i_1_n_4 ;
  wire \j_1_fu_310_reg[8]_i_1_n_5 ;
  wire \j_1_fu_310_reg_n_2_[0] ;
  wire \j_1_fu_310_reg_n_2_[10] ;
  wire \j_1_fu_310_reg_n_2_[11] ;
  wire \j_1_fu_310_reg_n_2_[12] ;
  wire \j_1_fu_310_reg_n_2_[13] ;
  wire \j_1_fu_310_reg_n_2_[14] ;
  wire \j_1_fu_310_reg_n_2_[15] ;
  wire \j_1_fu_310_reg_n_2_[16] ;
  wire \j_1_fu_310_reg_n_2_[17] ;
  wire \j_1_fu_310_reg_n_2_[18] ;
  wire \j_1_fu_310_reg_n_2_[19] ;
  wire \j_1_fu_310_reg_n_2_[1] ;
  wire \j_1_fu_310_reg_n_2_[20] ;
  wire \j_1_fu_310_reg_n_2_[21] ;
  wire \j_1_fu_310_reg_n_2_[22] ;
  wire \j_1_fu_310_reg_n_2_[23] ;
  wire \j_1_fu_310_reg_n_2_[24] ;
  wire \j_1_fu_310_reg_n_2_[25] ;
  wire \j_1_fu_310_reg_n_2_[26] ;
  wire \j_1_fu_310_reg_n_2_[27] ;
  wire \j_1_fu_310_reg_n_2_[28] ;
  wire \j_1_fu_310_reg_n_2_[29] ;
  wire \j_1_fu_310_reg_n_2_[2] ;
  wire \j_1_fu_310_reg_n_2_[30] ;
  wire \j_1_fu_310_reg_n_2_[31] ;
  wire \j_1_fu_310_reg_n_2_[3] ;
  wire \j_1_fu_310_reg_n_2_[4] ;
  wire \j_1_fu_310_reg_n_2_[5] ;
  wire \j_1_fu_310_reg_n_2_[6] ;
  wire \j_1_fu_310_reg_n_2_[7] ;
  wire \j_1_fu_310_reg_n_2_[8] ;
  wire \j_1_fu_310_reg_n_2_[9] ;
  wire kernel_V_0_00;
  wire kernel_V_0_20;
  wire kernel_V_0_30;
  wire kernel_V_0_50;
  wire kernel_V_0_60;
  wire kernel_V_1_10;
  wire kernel_V_1_20;
  wire kernel_V_1_40;
  wire kernel_V_1_50;
  wire kernel_V_2_00;
  wire kernel_V_2_10;
  wire kernel_V_2_30;
  wire kernel_V_2_40;
  wire kernel_V_2_60;
  wire kernel_V_3_00;
  wire kernel_V_3_20;
  wire kernel_V_3_30;
  wire kernel_V_3_50;
  wire kernel_V_3_60;
  wire kernel_V_4_10;
  wire kernel_V_4_20;
  wire kernel_V_4_40;
  wire kernel_V_5_00;
  wire kernel_V_5_30;
  wire kernel_V_5_60;
  wire kernel_V_6_00;
  wire kernel_V_6_40;
  wire kernel_V_6_60;
  wire kernel_config_V_ce0;
  wire [7:0]kernel_config_V_q0;
  wire [7:0]kernel_off_V;
  wire kernel_off_V0;
  wire [7:0]kernel_off_V_load_reg_3185;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26_n_2 ;
  wire \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26_n_2 ;
  wire [7:0]kernel_off_V_load_reg_3185_pp0_iter29_reg;
  wire \kernel_off_V_reg[0]_i_4_n_2 ;
  wire \kernel_off_V_reg[0]_i_5_n_2 ;
  wire \kernel_off_V_reg[0]_i_6_n_2 ;
  wire \kernel_off_V_reg[0]_i_7_n_2 ;
  wire \kernel_off_V_reg[1]_i_4_n_2 ;
  wire \kernel_off_V_reg[1]_i_5_n_2 ;
  wire \kernel_off_V_reg[1]_i_6_n_2 ;
  wire \kernel_off_V_reg[1]_i_7_n_2 ;
  wire \kernel_off_V_reg[2]_i_4_n_2 ;
  wire \kernel_off_V_reg[2]_i_5_n_2 ;
  wire \kernel_off_V_reg[2]_i_6_n_2 ;
  wire \kernel_off_V_reg[2]_i_7_n_2 ;
  wire \kernel_off_V_reg[3]_i_4_n_2 ;
  wire \kernel_off_V_reg[3]_i_5_n_2 ;
  wire \kernel_off_V_reg[3]_i_6_n_2 ;
  wire \kernel_off_V_reg[3]_i_7_n_2 ;
  wire \kernel_off_V_reg[4]_i_4_n_2 ;
  wire \kernel_off_V_reg[4]_i_5_n_2 ;
  wire \kernel_off_V_reg[4]_i_6_n_2 ;
  wire \kernel_off_V_reg[4]_i_7_n_2 ;
  wire \kernel_off_V_reg[5]_i_4_n_2 ;
  wire \kernel_off_V_reg[5]_i_5_n_2 ;
  wire \kernel_off_V_reg[5]_i_6_n_2 ;
  wire \kernel_off_V_reg[5]_i_7_n_2 ;
  wire \kernel_off_V_reg[6]_i_4_n_2 ;
  wire \kernel_off_V_reg[6]_i_5_n_2 ;
  wire \kernel_off_V_reg[6]_i_6_n_2 ;
  wire \kernel_off_V_reg[6]_i_7_n_2 ;
  wire \kernel_off_V_reg[7]_i_5_n_2 ;
  wire \kernel_off_V_reg[7]_i_6_n_2 ;
  wire \kernel_off_V_reg[7]_i_7_n_2 ;
  wire \kernel_off_V_reg[7]_i_8_n_2 ;
  wire \kernel_off_V_reg[7]_i_9_n_2 ;
  wire [7:0]kernel_sum_V;
  wire kernel_sum_V0;
  wire [7:0]kernel_sum_V_load_reg_3180;
  wire [7:0]kernel_sum_V_load_reg_3180_pp0_iter3_reg;
  wire line_buffer_V_0_U_n_10;
  wire line_buffer_V_0_U_n_11;
  wire line_buffer_V_0_U_n_12;
  wire line_buffer_V_0_U_n_13;
  wire line_buffer_V_0_U_n_14;
  wire line_buffer_V_0_U_n_15;
  wire line_buffer_V_0_U_n_16;
  wire line_buffer_V_0_U_n_17;
  wire line_buffer_V_0_addr_reg_30790;
  wire line_buffer_V_0_ce0;
  wire line_buffer_V_0_ce1;
  wire [7:0]line_buffer_V_0_q0;
  wire line_buffer_V_0_we1;
  wire line_buffer_V_1_U_n_10;
  wire line_buffer_V_1_U_n_11;
  wire line_buffer_V_1_U_n_12;
  wire line_buffer_V_1_U_n_13;
  wire line_buffer_V_1_U_n_14;
  wire line_buffer_V_1_U_n_15;
  wire line_buffer_V_1_U_n_16;
  wire line_buffer_V_1_U_n_17;
  wire [7:0]line_buffer_V_1_q0;
  wire line_buffer_V_2_U_n_10;
  wire line_buffer_V_2_U_n_11;
  wire line_buffer_V_2_U_n_12;
  wire line_buffer_V_2_U_n_13;
  wire line_buffer_V_2_U_n_14;
  wire line_buffer_V_2_U_n_15;
  wire line_buffer_V_2_U_n_16;
  wire line_buffer_V_2_U_n_17;
  wire [7:0]line_buffer_V_2_q0;
  wire line_buffer_V_3_U_n_10;
  wire line_buffer_V_3_U_n_11;
  wire line_buffer_V_3_U_n_12;
  wire line_buffer_V_3_U_n_13;
  wire line_buffer_V_3_U_n_14;
  wire line_buffer_V_3_U_n_15;
  wire line_buffer_V_3_U_n_16;
  wire line_buffer_V_3_U_n_17;
  wire [7:0]line_buffer_V_3_q0;
  wire line_buffer_V_4_U_n_11;
  wire line_buffer_V_4_U_n_12;
  wire line_buffer_V_4_U_n_13;
  wire line_buffer_V_4_U_n_14;
  wire line_buffer_V_4_U_n_15;
  wire line_buffer_V_4_U_n_16;
  wire line_buffer_V_4_U_n_17;
  wire line_buffer_V_4_U_n_18;
  wire [9:0]line_buffer_V_4_addr_reg_3103;
  wire [7:0]line_buffer_V_4_q0;
  wire line_buffer_V_5_U_n_16;
  wire line_buffer_V_5_U_n_17;
  wire line_buffer_V_5_U_n_18;
  wire line_buffer_V_5_U_n_19;
  wire line_buffer_V_5_U_n_20;
  wire line_buffer_V_5_U_n_21;
  wire line_buffer_V_5_U_n_22;
  wire line_buffer_V_5_U_n_23;
  wire [7:0]line_buffer_V_5_q0;
  wire out_img_V_1_ack_in;
  wire out_img_V_1_load_A;
  wire out_img_V_1_load_B;
  wire [7:0]out_img_V_1_payload_A;
  wire [7:0]out_img_V_1_payload_B;
  wire out_img_V_1_sel;
  wire out_img_V_1_sel_rd_i_1_n_2;
  wire out_img_V_1_sel_wr;
  wire out_img_V_1_sel_wr047_out;
  wire out_img_V_1_sel_wr_i_1_n_2;
  wire \out_img_V_1_state[0]_i_1_n_2 ;
  wire \out_img_V_1_state[1]_i_1_n_2 ;
  wire [7:0]out_img_V_TDATA;
  wire out_img_V_TREADY;
  wire out_img_V_TVALID;
  wire p_0_in;
  wire [7:0]p_1_in__0;
  wire p_42_in;
  wire p_60_in;
  wire p_85_in;
  wire \rdata_reg[0]_i_2_n_2 ;
  wire \rdata_reg[10]_i_2_n_2 ;
  wire \rdata_reg[11]_i_2_n_2 ;
  wire \rdata_reg[12]_i_2_n_2 ;
  wire \rdata_reg[13]_i_2_n_2 ;
  wire \rdata_reg[14]_i_2_n_2 ;
  wire \rdata_reg[15]_i_2_n_2 ;
  wire \rdata_reg[16]_i_2_n_2 ;
  wire \rdata_reg[17]_i_2_n_2 ;
  wire \rdata_reg[18]_i_2_n_2 ;
  wire \rdata_reg[19]_i_2_n_2 ;
  wire \rdata_reg[1]_i_2_n_2 ;
  wire \rdata_reg[20]_i_2_n_2 ;
  wire \rdata_reg[21]_i_2_n_2 ;
  wire \rdata_reg[22]_i_2_n_2 ;
  wire \rdata_reg[23]_i_2_n_2 ;
  wire \rdata_reg[24]_i_2_n_2 ;
  wire \rdata_reg[25]_i_2_n_2 ;
  wire \rdata_reg[26]_i_2_n_2 ;
  wire \rdata_reg[27]_i_2_n_2 ;
  wire \rdata_reg[28]_i_2_n_2 ;
  wire \rdata_reg[29]_i_2_n_2 ;
  wire \rdata_reg[2]_i_2_n_2 ;
  wire \rdata_reg[30]_i_2_n_2 ;
  wire \rdata_reg[31]_i_3_n_2 ;
  wire \rdata_reg[31]_i_4_n_2 ;
  wire \rdata_reg[3]_i_2_n_2 ;
  wire \rdata_reg[4]_i_2_n_2 ;
  wire \rdata_reg[5]_i_2_n_2 ;
  wire \rdata_reg[6]_i_2_n_2 ;
  wire \rdata_reg[7]_i_2_n_2 ;
  wire \rdata_reg[8]_i_2_n_2 ;
  wire \rdata_reg[9]_i_2_n_2 ;
  wire [8:0]row_0_reg_525_reg;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [2:0]select_ln125_1_fu_777_p3;
  wire [2:0]select_ln125_fu_769_p3;
  wire [31:3]select_ln125_fu_769_p3__0;
  wire [9:0]select_ln156_1_fu_663_p3;
  wire [9:0]select_ln156_1_reg_3035;
  wire [17:0]sext_ln68_10_fu_2480_p1;
  wire [18:0]sext_ln68_11_fu_2490_p1;
  wire [17:0]sext_ln68_16_fu_2506_p1;
  wire [17:0]sext_ln68_21_fu_2522_p1;
  wire [18:0]sext_ln68_22_fu_2532_p1;
  wire [19:0]sext_ln68_23_fu_2542_p1;
  wire [17:0]sext_ln68_28_fu_2558_p1;
  wire [17:0]sext_ln68_33_fu_2574_p1;
  wire [18:0]sext_ln68_34_fu_2584_p1;
  wire [17:0]sext_ln68_39_fu_2600_p1;
  wire [17:0]sext_ln68_45_fu_2616_p1;
  wire [18:0]sext_ln68_46_fu_2626_p1;
  wire [19:0]sext_ln68_47_fu_2636_p1;
  wire [17:0]sext_ln68_5_fu_2464_p1;
  wire temp_V_12_fu_1812_p2_n_100;
  wire temp_V_12_fu_1812_p2_n_101;
  wire temp_V_12_fu_1812_p2_n_102;
  wire temp_V_12_fu_1812_p2_n_103;
  wire temp_V_12_fu_1812_p2_n_104;
  wire temp_V_12_fu_1812_p2_n_105;
  wire temp_V_12_fu_1812_p2_n_106;
  wire temp_V_12_fu_1812_p2_n_107;
  wire temp_V_12_fu_1812_p2_n_91;
  wire temp_V_12_fu_1812_p2_n_92;
  wire temp_V_12_fu_1812_p2_n_93;
  wire temp_V_12_fu_1812_p2_n_94;
  wire temp_V_12_fu_1812_p2_n_95;
  wire temp_V_12_fu_1812_p2_n_96;
  wire temp_V_12_fu_1812_p2_n_97;
  wire temp_V_12_fu_1812_p2_n_98;
  wire temp_V_12_fu_1812_p2_n_99;
  wire temp_V_15_fu_1857_p2_n_100;
  wire temp_V_15_fu_1857_p2_n_101;
  wire temp_V_15_fu_1857_p2_n_102;
  wire temp_V_15_fu_1857_p2_n_103;
  wire temp_V_15_fu_1857_p2_n_104;
  wire temp_V_15_fu_1857_p2_n_105;
  wire temp_V_15_fu_1857_p2_n_106;
  wire temp_V_15_fu_1857_p2_n_107;
  wire temp_V_15_fu_1857_p2_n_91;
  wire temp_V_15_fu_1857_p2_n_92;
  wire temp_V_15_fu_1857_p2_n_93;
  wire temp_V_15_fu_1857_p2_n_94;
  wire temp_V_15_fu_1857_p2_n_95;
  wire temp_V_15_fu_1857_p2_n_96;
  wire temp_V_15_fu_1857_p2_n_97;
  wire temp_V_15_fu_1857_p2_n_98;
  wire temp_V_15_fu_1857_p2_n_99;
  wire temp_V_18_fu_1903_p2_n_100;
  wire temp_V_18_fu_1903_p2_n_101;
  wire temp_V_18_fu_1903_p2_n_102;
  wire temp_V_18_fu_1903_p2_n_103;
  wire temp_V_18_fu_1903_p2_n_104;
  wire temp_V_18_fu_1903_p2_n_105;
  wire temp_V_18_fu_1903_p2_n_106;
  wire temp_V_18_fu_1903_p2_n_107;
  wire temp_V_18_fu_1903_p2_n_91;
  wire temp_V_18_fu_1903_p2_n_92;
  wire temp_V_18_fu_1903_p2_n_93;
  wire temp_V_18_fu_1903_p2_n_94;
  wire temp_V_18_fu_1903_p2_n_95;
  wire temp_V_18_fu_1903_p2_n_96;
  wire temp_V_18_fu_1903_p2_n_97;
  wire temp_V_18_fu_1903_p2_n_98;
  wire temp_V_18_fu_1903_p2_n_99;
  wire temp_V_21_fu_1948_p2_n_100;
  wire temp_V_21_fu_1948_p2_n_101;
  wire temp_V_21_fu_1948_p2_n_102;
  wire temp_V_21_fu_1948_p2_n_103;
  wire temp_V_21_fu_1948_p2_n_104;
  wire temp_V_21_fu_1948_p2_n_105;
  wire temp_V_21_fu_1948_p2_n_106;
  wire temp_V_21_fu_1948_p2_n_107;
  wire temp_V_21_fu_1948_p2_n_91;
  wire temp_V_21_fu_1948_p2_n_92;
  wire temp_V_21_fu_1948_p2_n_93;
  wire temp_V_21_fu_1948_p2_n_94;
  wire temp_V_21_fu_1948_p2_n_95;
  wire temp_V_21_fu_1948_p2_n_96;
  wire temp_V_21_fu_1948_p2_n_97;
  wire temp_V_21_fu_1948_p2_n_98;
  wire temp_V_21_fu_1948_p2_n_99;
  wire temp_V_24_fu_1994_p2_n_100;
  wire temp_V_24_fu_1994_p2_n_101;
  wire temp_V_24_fu_1994_p2_n_102;
  wire temp_V_24_fu_1994_p2_n_103;
  wire temp_V_24_fu_1994_p2_n_104;
  wire temp_V_24_fu_1994_p2_n_105;
  wire temp_V_24_fu_1994_p2_n_106;
  wire temp_V_24_fu_1994_p2_n_107;
  wire temp_V_24_fu_1994_p2_n_91;
  wire temp_V_24_fu_1994_p2_n_92;
  wire temp_V_24_fu_1994_p2_n_93;
  wire temp_V_24_fu_1994_p2_n_94;
  wire temp_V_24_fu_1994_p2_n_95;
  wire temp_V_24_fu_1994_p2_n_96;
  wire temp_V_24_fu_1994_p2_n_97;
  wire temp_V_24_fu_1994_p2_n_98;
  wire temp_V_24_fu_1994_p2_n_99;
  wire temp_V_27_fu_2039_p2_n_100;
  wire temp_V_27_fu_2039_p2_n_101;
  wire temp_V_27_fu_2039_p2_n_102;
  wire temp_V_27_fu_2039_p2_n_103;
  wire temp_V_27_fu_2039_p2_n_104;
  wire temp_V_27_fu_2039_p2_n_105;
  wire temp_V_27_fu_2039_p2_n_106;
  wire temp_V_27_fu_2039_p2_n_107;
  wire temp_V_27_fu_2039_p2_n_91;
  wire temp_V_27_fu_2039_p2_n_92;
  wire temp_V_27_fu_2039_p2_n_93;
  wire temp_V_27_fu_2039_p2_n_94;
  wire temp_V_27_fu_2039_p2_n_95;
  wire temp_V_27_fu_2039_p2_n_96;
  wire temp_V_27_fu_2039_p2_n_97;
  wire temp_V_27_fu_2039_p2_n_98;
  wire temp_V_27_fu_2039_p2_n_99;
  wire temp_V_30_fu_2085_p2_n_100;
  wire temp_V_30_fu_2085_p2_n_101;
  wire temp_V_30_fu_2085_p2_n_102;
  wire temp_V_30_fu_2085_p2_n_103;
  wire temp_V_30_fu_2085_p2_n_104;
  wire temp_V_30_fu_2085_p2_n_105;
  wire temp_V_30_fu_2085_p2_n_106;
  wire temp_V_30_fu_2085_p2_n_107;
  wire temp_V_30_fu_2085_p2_n_91;
  wire temp_V_30_fu_2085_p2_n_92;
  wire temp_V_30_fu_2085_p2_n_93;
  wire temp_V_30_fu_2085_p2_n_94;
  wire temp_V_30_fu_2085_p2_n_95;
  wire temp_V_30_fu_2085_p2_n_96;
  wire temp_V_30_fu_2085_p2_n_97;
  wire temp_V_30_fu_2085_p2_n_98;
  wire temp_V_30_fu_2085_p2_n_99;
  wire temp_V_33_fu_2131_p2_n_100;
  wire temp_V_33_fu_2131_p2_n_101;
  wire temp_V_33_fu_2131_p2_n_102;
  wire temp_V_33_fu_2131_p2_n_103;
  wire temp_V_33_fu_2131_p2_n_104;
  wire temp_V_33_fu_2131_p2_n_105;
  wire temp_V_33_fu_2131_p2_n_106;
  wire temp_V_33_fu_2131_p2_n_107;
  wire temp_V_33_fu_2131_p2_n_91;
  wire temp_V_33_fu_2131_p2_n_92;
  wire temp_V_33_fu_2131_p2_n_93;
  wire temp_V_33_fu_2131_p2_n_94;
  wire temp_V_33_fu_2131_p2_n_95;
  wire temp_V_33_fu_2131_p2_n_96;
  wire temp_V_33_fu_2131_p2_n_97;
  wire temp_V_33_fu_2131_p2_n_98;
  wire temp_V_33_fu_2131_p2_n_99;
  wire temp_V_36_fu_2176_p2_n_100;
  wire temp_V_36_fu_2176_p2_n_101;
  wire temp_V_36_fu_2176_p2_n_102;
  wire temp_V_36_fu_2176_p2_n_103;
  wire temp_V_36_fu_2176_p2_n_104;
  wire temp_V_36_fu_2176_p2_n_105;
  wire temp_V_36_fu_2176_p2_n_106;
  wire temp_V_36_fu_2176_p2_n_107;
  wire temp_V_36_fu_2176_p2_n_91;
  wire temp_V_36_fu_2176_p2_n_92;
  wire temp_V_36_fu_2176_p2_n_93;
  wire temp_V_36_fu_2176_p2_n_94;
  wire temp_V_36_fu_2176_p2_n_95;
  wire temp_V_36_fu_2176_p2_n_96;
  wire temp_V_36_fu_2176_p2_n_97;
  wire temp_V_36_fu_2176_p2_n_98;
  wire temp_V_36_fu_2176_p2_n_99;
  wire temp_V_39_fu_2222_p2_n_100;
  wire temp_V_39_fu_2222_p2_n_101;
  wire temp_V_39_fu_2222_p2_n_102;
  wire temp_V_39_fu_2222_p2_n_103;
  wire temp_V_39_fu_2222_p2_n_104;
  wire temp_V_39_fu_2222_p2_n_105;
  wire temp_V_39_fu_2222_p2_n_106;
  wire temp_V_39_fu_2222_p2_n_107;
  wire temp_V_39_fu_2222_p2_n_91;
  wire temp_V_39_fu_2222_p2_n_92;
  wire temp_V_39_fu_2222_p2_n_93;
  wire temp_V_39_fu_2222_p2_n_94;
  wire temp_V_39_fu_2222_p2_n_95;
  wire temp_V_39_fu_2222_p2_n_96;
  wire temp_V_39_fu_2222_p2_n_97;
  wire temp_V_39_fu_2222_p2_n_98;
  wire temp_V_39_fu_2222_p2_n_99;
  wire temp_V_3_fu_1675_p2_n_100;
  wire temp_V_3_fu_1675_p2_n_101;
  wire temp_V_3_fu_1675_p2_n_102;
  wire temp_V_3_fu_1675_p2_n_103;
  wire temp_V_3_fu_1675_p2_n_104;
  wire temp_V_3_fu_1675_p2_n_105;
  wire temp_V_3_fu_1675_p2_n_106;
  wire temp_V_3_fu_1675_p2_n_107;
  wire temp_V_3_fu_1675_p2_n_91;
  wire temp_V_3_fu_1675_p2_n_92;
  wire temp_V_3_fu_1675_p2_n_93;
  wire temp_V_3_fu_1675_p2_n_94;
  wire temp_V_3_fu_1675_p2_n_95;
  wire temp_V_3_fu_1675_p2_n_96;
  wire temp_V_3_fu_1675_p2_n_97;
  wire temp_V_3_fu_1675_p2_n_98;
  wire temp_V_3_fu_1675_p2_n_99;
  wire temp_V_42_fu_2267_p2_n_100;
  wire temp_V_42_fu_2267_p2_n_101;
  wire temp_V_42_fu_2267_p2_n_102;
  wire temp_V_42_fu_2267_p2_n_103;
  wire temp_V_42_fu_2267_p2_n_104;
  wire temp_V_42_fu_2267_p2_n_105;
  wire temp_V_42_fu_2267_p2_n_106;
  wire temp_V_42_fu_2267_p2_n_107;
  wire temp_V_42_fu_2267_p2_n_91;
  wire temp_V_42_fu_2267_p2_n_92;
  wire temp_V_42_fu_2267_p2_n_93;
  wire temp_V_42_fu_2267_p2_n_94;
  wire temp_V_42_fu_2267_p2_n_95;
  wire temp_V_42_fu_2267_p2_n_96;
  wire temp_V_42_fu_2267_p2_n_97;
  wire temp_V_42_fu_2267_p2_n_98;
  wire temp_V_42_fu_2267_p2_n_99;
  wire temp_V_45_fu_2313_p2_i_1_n_2;
  wire temp_V_45_fu_2313_p2_i_2_n_2;
  wire temp_V_45_fu_2313_p2_n_100;
  wire temp_V_45_fu_2313_p2_n_101;
  wire temp_V_45_fu_2313_p2_n_102;
  wire temp_V_45_fu_2313_p2_n_103;
  wire temp_V_45_fu_2313_p2_n_104;
  wire temp_V_45_fu_2313_p2_n_105;
  wire temp_V_45_fu_2313_p2_n_106;
  wire temp_V_45_fu_2313_p2_n_107;
  wire temp_V_45_fu_2313_p2_n_91;
  wire temp_V_45_fu_2313_p2_n_92;
  wire temp_V_45_fu_2313_p2_n_93;
  wire temp_V_45_fu_2313_p2_n_94;
  wire temp_V_45_fu_2313_p2_n_95;
  wire temp_V_45_fu_2313_p2_n_96;
  wire temp_V_45_fu_2313_p2_n_97;
  wire temp_V_45_fu_2313_p2_n_98;
  wire temp_V_45_fu_2313_p2_n_99;
  wire temp_V_47_fu_2347_p2_n_100;
  wire temp_V_47_fu_2347_p2_n_101;
  wire temp_V_47_fu_2347_p2_n_102;
  wire temp_V_47_fu_2347_p2_n_103;
  wire temp_V_47_fu_2347_p2_n_104;
  wire temp_V_47_fu_2347_p2_n_105;
  wire temp_V_47_fu_2347_p2_n_106;
  wire temp_V_47_fu_2347_p2_n_107;
  wire temp_V_47_fu_2347_p2_n_91;
  wire temp_V_47_fu_2347_p2_n_92;
  wire temp_V_47_fu_2347_p2_n_93;
  wire temp_V_47_fu_2347_p2_n_94;
  wire temp_V_47_fu_2347_p2_n_95;
  wire temp_V_47_fu_2347_p2_n_96;
  wire temp_V_47_fu_2347_p2_n_97;
  wire temp_V_47_fu_2347_p2_n_98;
  wire temp_V_47_fu_2347_p2_n_99;
  wire temp_V_49_fu_2380_p2_i_11_n_2;
  wire temp_V_49_fu_2380_p2_n_100;
  wire temp_V_49_fu_2380_p2_n_101;
  wire temp_V_49_fu_2380_p2_n_102;
  wire temp_V_49_fu_2380_p2_n_103;
  wire temp_V_49_fu_2380_p2_n_104;
  wire temp_V_49_fu_2380_p2_n_105;
  wire temp_V_49_fu_2380_p2_n_106;
  wire temp_V_49_fu_2380_p2_n_107;
  wire temp_V_49_fu_2380_p2_n_91;
  wire temp_V_49_fu_2380_p2_n_92;
  wire temp_V_49_fu_2380_p2_n_93;
  wire temp_V_49_fu_2380_p2_n_94;
  wire temp_V_49_fu_2380_p2_n_95;
  wire temp_V_49_fu_2380_p2_n_96;
  wire temp_V_49_fu_2380_p2_n_97;
  wire temp_V_49_fu_2380_p2_n_98;
  wire temp_V_49_fu_2380_p2_n_99;
  wire temp_V_6_fu_1720_p2_n_100;
  wire temp_V_6_fu_1720_p2_n_101;
  wire temp_V_6_fu_1720_p2_n_102;
  wire temp_V_6_fu_1720_p2_n_103;
  wire temp_V_6_fu_1720_p2_n_104;
  wire temp_V_6_fu_1720_p2_n_105;
  wire temp_V_6_fu_1720_p2_n_106;
  wire temp_V_6_fu_1720_p2_n_107;
  wire temp_V_6_fu_1720_p2_n_91;
  wire temp_V_6_fu_1720_p2_n_92;
  wire temp_V_6_fu_1720_p2_n_93;
  wire temp_V_6_fu_1720_p2_n_94;
  wire temp_V_6_fu_1720_p2_n_95;
  wire temp_V_6_fu_1720_p2_n_96;
  wire temp_V_6_fu_1720_p2_n_97;
  wire temp_V_6_fu_1720_p2_n_98;
  wire temp_V_6_fu_1720_p2_n_99;
  wire temp_V_9_fu_1766_p2_n_100;
  wire temp_V_9_fu_1766_p2_n_101;
  wire temp_V_9_fu_1766_p2_n_102;
  wire temp_V_9_fu_1766_p2_n_103;
  wire temp_V_9_fu_1766_p2_n_104;
  wire temp_V_9_fu_1766_p2_n_105;
  wire temp_V_9_fu_1766_p2_n_106;
  wire temp_V_9_fu_1766_p2_n_107;
  wire temp_V_9_fu_1766_p2_n_91;
  wire temp_V_9_fu_1766_p2_n_92;
  wire temp_V_9_fu_1766_p2_n_93;
  wire temp_V_9_fu_1766_p2_n_94;
  wire temp_V_9_fu_1766_p2_n_95;
  wire temp_V_9_fu_1766_p2_n_96;
  wire temp_V_9_fu_1766_p2_n_97;
  wire temp_V_9_fu_1766_p2_n_98;
  wire temp_V_9_fu_1766_p2_n_99;
  wire [2:0]trunc_ln180_1_reg_3071;
  wire \trunc_ln180_1_reg_3071[2]_i_1_n_2 ;
  wire [2:0]trunc_ln180_reg_3067;
  wire window_V_0_10;
  wire [7:0]window_V_0_3;
  wire [7:0]window_V_0_4;
  wire [7:0]window_V_0_5;
  wire [7:0]window_V_0_6;
  wire [7:0]window_V_0_6_loc_1_fu_338;
  wire [7:0]window_V_0_6_loc_1_l_reg_3174;
  wire [7:0]window_V_1_3;
  wire [7:0]window_V_1_4;
  wire [7:0]window_V_1_5;
  wire [7:0]window_V_1_6;
  wire [7:0]window_V_1_6_loc_1_fu_334;
  wire [7:0]window_V_1_6_loc_1_l_reg_3168;
  wire [7:0]window_V_2_3;
  wire [7:0]window_V_2_4;
  wire [7:0]window_V_2_5;
  wire [7:0]window_V_2_6;
  wire [7:0]window_V_2_6_loc_1_fu_330;
  wire [7:0]window_V_2_6_loc_1_l_reg_3162;
  wire [7:0]window_V_3_3;
  wire [7:0]window_V_3_4;
  wire [7:0]window_V_3_5;
  wire [7:0]window_V_3_6;
  wire [7:0]window_V_3_6_loc_1_fu_326;
  wire [7:0]window_V_3_6_loc_1_l_reg_3156;
  wire [7:0]window_V_4_3;
  wire [7:0]window_V_4_4;
  wire [7:0]window_V_4_5;
  wire [7:0]window_V_4_6;
  wire [7:0]window_V_4_6_loc_1_fu_322;
  wire [7:0]window_V_4_6_loc_1_l_reg_3150;
  wire [7:0]window_V_5_3;
  wire [7:0]window_V_5_4;
  wire [7:0]window_V_5_5;
  wire [7:0]window_V_5_6;
  wire [7:0]window_V_5_6_loc_1_fu_318;
  wire [7:0]window_V_5_6_loc_1_l_reg_3144;
  wire [7:0]window_V_6_3;
  wire [7:0]window_V_6_4;
  wire [7:0]window_V_6_5;
  wire [7:0]window_V_6_6;
  wire NLW_add_ln68_12_reg_3210_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_12_reg_3210_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_12_reg_3210_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_12_reg_3210_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_12_reg_3210_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_12_reg_3210_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_12_reg_3210_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_12_reg_3210_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_12_reg_3210_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_12_reg_3210_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_12_reg_3210_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_14_reg_3215_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_14_reg_3215_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_14_reg_3215_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_14_reg_3215_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_14_reg_3215_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_14_reg_3215_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_17_reg_3220_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_17_reg_3220_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_17_reg_3220_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_17_reg_3220_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_17_reg_3220_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_17_reg_3220_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_19_reg_3225_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_19_reg_3225_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_19_reg_3225_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_19_reg_3225_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_19_reg_3225_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_19_reg_3225_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_1_reg_3190_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_1_reg_3190_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_1_reg_3190_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_1_reg_3190_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_1_reg_3190_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_1_reg_3190_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_24_reg_3230_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_24_reg_3230_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_24_reg_3230_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_24_reg_3230_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_24_reg_3230_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_24_reg_3230_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_26_reg_3235_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_26_reg_3235_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_26_reg_3235_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_26_reg_3235_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_26_reg_3235_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_26_reg_3235_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_29_reg_3240_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_29_reg_3240_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_29_reg_3240_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_29_reg_3240_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_29_reg_3240_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_29_reg_3240_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_31_reg_3245_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_31_reg_3245_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_31_reg_3245_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_31_reg_3245_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_31_reg_3245_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_31_reg_3245_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_35_reg_3250_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_35_reg_3250_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_35_reg_3250_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_35_reg_3250_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_35_reg_3250_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_35_reg_3250_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_37_reg_3255_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_37_reg_3255_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_37_reg_3255_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_37_reg_3255_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_37_reg_3255_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_37_reg_3255_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_3_reg_3195_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_3_reg_3195_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_3_reg_3195_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_3_reg_3195_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_3_reg_3195_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_3_reg_3195_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_40_reg_3260_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_40_reg_3260_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_40_reg_3260_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_40_reg_3260_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_40_reg_3260_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_40_reg_3260_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_13_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_17_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_47_reg_3270_reg[19]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_47_reg_3270_reg[19]_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_26_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_26_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_27_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_31_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_31_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_35_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_47_reg_3270_reg[19]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_42_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_42_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_46_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_46_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_47_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_47_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[19]_i_60_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_60_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln68_47_reg_3270_reg[19]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln68_47_reg_3270_reg[19]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln68_47_reg_3270_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln68_47_reg_3270_reg[21]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln68_47_reg_3270_reg[21]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln68_47_reg_3270_reg[21]_i_5_O_UNCONNECTED ;
  wire NLW_add_ln68_6_reg_3200_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_6_reg_3200_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_6_reg_3200_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_6_reg_3200_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_6_reg_3200_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_6_reg_3200_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_6_reg_3200_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_6_reg_3200_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_6_reg_3200_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_6_reg_3200_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_6_reg_3200_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln68_8_reg_3205_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln68_8_reg_3205_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln68_8_reg_3205_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln68_8_reg_3205_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_add_ln68_8_reg_3205_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln68_8_reg_3205_reg_PCOUT_UNCONNECTED;
  wire \NLW_and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26_Q31_UNCONNECTED ;
  wire [3:2]\NLW_i_1_fu_306_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_fu_306_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_503_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_503_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_iteration_0_reg_514_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_iteration_0_reg_514_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_iteration_1_reg_536_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_iteration_1_reg_536_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_j_1_fu_310_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_j_1_fu_310_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_j_1_fu_310_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_j_1_fu_310_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_j_1_fu_310_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_1_fu_310_reg[31]_i_3_O_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26_Q31_UNCONNECTED ;
  wire \NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26_Q31_UNCONNECTED ;
  wire NLW_temp_V_12_fu_1812_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_12_fu_1812_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_12_fu_1812_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_12_fu_1812_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_12_fu_1812_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_12_fu_1812_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_12_fu_1812_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_12_fu_1812_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_12_fu_1812_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_12_fu_1812_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_12_fu_1812_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_15_fu_1857_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_15_fu_1857_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_15_fu_1857_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_15_fu_1857_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_15_fu_1857_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_15_fu_1857_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_18_fu_1903_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_18_fu_1903_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_18_fu_1903_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_18_fu_1903_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_18_fu_1903_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_18_fu_1903_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_21_fu_1948_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_21_fu_1948_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_21_fu_1948_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_21_fu_1948_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_21_fu_1948_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_21_fu_1948_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_24_fu_1994_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_24_fu_1994_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_24_fu_1994_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_24_fu_1994_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_24_fu_1994_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_24_fu_1994_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_27_fu_2039_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_27_fu_2039_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_27_fu_2039_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_27_fu_2039_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_27_fu_2039_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_27_fu_2039_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_30_fu_2085_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_30_fu_2085_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_30_fu_2085_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_30_fu_2085_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_30_fu_2085_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_30_fu_2085_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_33_fu_2131_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_33_fu_2131_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_33_fu_2131_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_33_fu_2131_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_33_fu_2131_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_33_fu_2131_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_36_fu_2176_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_36_fu_2176_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_36_fu_2176_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_36_fu_2176_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_36_fu_2176_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_36_fu_2176_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_39_fu_2222_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_39_fu_2222_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_39_fu_2222_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_39_fu_2222_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_39_fu_2222_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_39_fu_2222_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_3_fu_1675_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_3_fu_1675_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_3_fu_1675_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_3_fu_1675_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_3_fu_1675_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_3_fu_1675_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_42_fu_2267_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_42_fu_2267_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_42_fu_2267_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_42_fu_2267_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_42_fu_2267_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_42_fu_2267_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_45_fu_2313_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_45_fu_2313_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_45_fu_2313_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_45_fu_2313_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_45_fu_2313_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_45_fu_2313_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_47_fu_2347_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_47_fu_2347_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_47_fu_2347_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_47_fu_2347_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_47_fu_2347_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_47_fu_2347_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_49_fu_2380_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_49_fu_2380_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_49_fu_2380_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_49_fu_2380_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_49_fu_2380_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_49_fu_2380_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_6_fu_1720_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_6_fu_1720_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_6_fu_1720_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_6_fu_1720_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_6_fu_1720_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_6_fu_1720_p2_PCOUT_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_OVERFLOW_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_V_9_fu_1766_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_V_9_fu_1766_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_V_9_fu_1766_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_V_9_fu_1766_p2_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_temp_V_9_fu_1766_p2_P_UNCONNECTED;
  wire [47:0]NLW_temp_V_9_fu_1766_p2_PCOUT_UNCONNECTED;

  assign ap_done = ap_ready;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_12_reg_3210_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_1_U_n_10,line_buffer_V_1_U_n_11,line_buffer_V_1_U_n_12,line_buffer_V_1_U_n_13,line_buffer_V_1_U_n_14,line_buffer_V_1_U_n_15,line_buffer_V_1_U_n_16,line_buffer_V_1_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_12_reg_3210_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_12_reg_3210_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_3,convolution_filtejbC_U11_n_4,convolution_filtejbC_U11_n_5,convolution_filtejbC_U11_n_6,convolution_filtejbC_U11_n_7,convolution_filtejbC_U11_n_8,convolution_filtejbC_U11_n_9,convolution_filtejbC_U11_n_10,convolution_filtejbC_U11_n_11,convolution_filtejbC_U11_n_12,convolution_filtejbC_U11_n_13,convolution_filtejbC_U11_n_14,convolution_filtejbC_U11_n_15,convolution_filtejbC_U11_n_16,convolution_filtejbC_U11_n_17,convolution_filtejbC_U11_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_12_reg_3210_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_12_reg_3210_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_12_reg_3210_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_12_reg_3210_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_12_reg_3210_reg_P_UNCONNECTED[47:18],add_ln68_12_reg_3210_reg_n_90,add_ln68_12_reg_3210_reg_n_91,add_ln68_12_reg_3210_reg_n_92,add_ln68_12_reg_3210_reg_n_93,add_ln68_12_reg_3210_reg_n_94,add_ln68_12_reg_3210_reg_n_95,add_ln68_12_reg_3210_reg_n_96,add_ln68_12_reg_3210_reg_n_97,add_ln68_12_reg_3210_reg_n_98,add_ln68_12_reg_3210_reg_n_99,add_ln68_12_reg_3210_reg_n_100,add_ln68_12_reg_3210_reg_n_101,add_ln68_12_reg_3210_reg_n_102,add_ln68_12_reg_3210_reg_n_103,add_ln68_12_reg_3210_reg_n_104,add_ln68_12_reg_3210_reg_n_105,add_ln68_12_reg_3210_reg_n_106,add_ln68_12_reg_3210_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_12_reg_3210_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_12_reg_3210_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_12_reg_3210_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_12_reg_3210_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    add_ln68_12_reg_3210_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[2]),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U11_n_20),
        .O(kernel_V_1_50));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_14_reg_3215_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_2_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_14_reg_3215_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_14_reg_3215_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_3,convolution_filtejbC_U13_n_4,convolution_filtejbC_U13_n_5,convolution_filtejbC_U13_n_6,convolution_filtejbC_U13_n_7,convolution_filtejbC_U13_n_8,convolution_filtejbC_U13_n_9,convolution_filtejbC_U13_n_10,convolution_filtejbC_U13_n_11,convolution_filtejbC_U13_n_12,convolution_filtejbC_U13_n_13,convolution_filtejbC_U13_n_14,convolution_filtejbC_U13_n_15,convolution_filtejbC_U13_n_16,convolution_filtejbC_U13_n_17,convolution_filtejbC_U13_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_14_reg_3215_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_14_reg_3215_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_14_reg_3215_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_14_reg_3215_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_14_reg_3215_reg_P_UNCONNECTED[47:18],add_ln68_14_reg_3215_reg_n_90,add_ln68_14_reg_3215_reg_n_91,add_ln68_14_reg_3215_reg_n_92,add_ln68_14_reg_3215_reg_n_93,add_ln68_14_reg_3215_reg_n_94,add_ln68_14_reg_3215_reg_n_95,add_ln68_14_reg_3215_reg_n_96,add_ln68_14_reg_3215_reg_n_97,add_ln68_14_reg_3215_reg_n_98,add_ln68_14_reg_3215_reg_n_99,add_ln68_14_reg_3215_reg_n_100,add_ln68_14_reg_3215_reg_n_101,add_ln68_14_reg_3215_reg_n_102,add_ln68_14_reg_3215_reg_n_103,add_ln68_14_reg_3215_reg_n_104,add_ln68_14_reg_3215_reg_n_105,add_ln68_14_reg_3215_reg_n_106,add_ln68_14_reg_3215_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_14_reg_3215_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_14_reg_3215_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_14_reg_3215_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_14_reg_3215_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    add_ln68_14_reg_3215_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(icmp_ln123_reg_3050),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U15_n_19),
        .O(kernel_V_2_10));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_17_reg_3220_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_2_6_loc_1_fu_330}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_17_reg_3220_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_17_reg_3220_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_3,convolution_filtejbC_U15_n_4,convolution_filtejbC_U15_n_5,convolution_filtejbC_U15_n_6,convolution_filtejbC_U15_n_7,convolution_filtejbC_U15_n_8,convolution_filtejbC_U15_n_9,convolution_filtejbC_U15_n_10,convolution_filtejbC_U15_n_11,convolution_filtejbC_U15_n_12,convolution_filtejbC_U15_n_13,convolution_filtejbC_U15_n_14,convolution_filtejbC_U15_n_15,convolution_filtejbC_U15_n_16,convolution_filtejbC_U15_n_17,convolution_filtejbC_U15_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_17_reg_3220_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_17_reg_3220_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_17_reg_3220_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_17_reg_3220_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_17_reg_3220_reg_P_UNCONNECTED[47:18],add_ln68_17_reg_3220_reg_n_90,add_ln68_17_reg_3220_reg_n_91,add_ln68_17_reg_3220_reg_n_92,add_ln68_17_reg_3220_reg_n_93,add_ln68_17_reg_3220_reg_n_94,add_ln68_17_reg_3220_reg_n_95,add_ln68_17_reg_3220_reg_n_96,add_ln68_17_reg_3220_reg_n_97,add_ln68_17_reg_3220_reg_n_98,add_ln68_17_reg_3220_reg_n_99,add_ln68_17_reg_3220_reg_n_100,add_ln68_17_reg_3220_reg_n_101,add_ln68_17_reg_3220_reg_n_102,add_ln68_17_reg_3220_reg_n_103,add_ln68_17_reg_3220_reg_n_104,add_ln68_17_reg_3220_reg_n_105,add_ln68_17_reg_3220_reg_n_106,add_ln68_17_reg_3220_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_17_reg_3220_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_17_reg_3220_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_17_reg_3220_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_17_reg_3220_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    add_ln68_17_reg_3220_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[2]),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U15_n_19),
        .O(kernel_V_2_40));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_19_reg_3225_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_3_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_19_reg_3225_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_19_reg_3225_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_3,convolution_filtejbC_U17_n_4,convolution_filtejbC_U17_n_5,convolution_filtejbC_U17_n_6,convolution_filtejbC_U17_n_7,convolution_filtejbC_U17_n_8,convolution_filtejbC_U17_n_9,convolution_filtejbC_U17_n_10,convolution_filtejbC_U17_n_11,convolution_filtejbC_U17_n_12,convolution_filtejbC_U17_n_13,convolution_filtejbC_U17_n_14,convolution_filtejbC_U17_n_15,convolution_filtejbC_U17_n_16,convolution_filtejbC_U17_n_17,convolution_filtejbC_U17_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_19_reg_3225_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_19_reg_3225_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_19_reg_3225_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_19_reg_3225_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_19_reg_3225_reg_P_UNCONNECTED[47:18],add_ln68_19_reg_3225_reg_n_90,add_ln68_19_reg_3225_reg_n_91,add_ln68_19_reg_3225_reg_n_92,add_ln68_19_reg_3225_reg_n_93,add_ln68_19_reg_3225_reg_n_94,add_ln68_19_reg_3225_reg_n_95,add_ln68_19_reg_3225_reg_n_96,add_ln68_19_reg_3225_reg_n_97,add_ln68_19_reg_3225_reg_n_98,add_ln68_19_reg_3225_reg_n_99,add_ln68_19_reg_3225_reg_n_100,add_ln68_19_reg_3225_reg_n_101,add_ln68_19_reg_3225_reg_n_102,add_ln68_19_reg_3225_reg_n_103,add_ln68_19_reg_3225_reg_n_104,add_ln68_19_reg_3225_reg_n_105,add_ln68_19_reg_3225_reg_n_106,add_ln68_19_reg_3225_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_19_reg_3225_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_19_reg_3225_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_19_reg_3225_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_19_reg_3225_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    add_ln68_19_reg_3225_reg_i_1
       (.I0(add_ln68_40_reg_3260_reg_i_3_n_2),
        .I1(trunc_ln180_reg_3067[1]),
        .I2(trunc_ln180_reg_3067[0]),
        .I3(convolution_filtejbC_U5_n_20),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_3_00));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_1_reg_3190_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_0_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_1_reg_3190_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_1_reg_3190_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_3,convolution_filtejbC_U3_n_4,convolution_filtejbC_U3_n_5,convolution_filtejbC_U3_n_6,convolution_filtejbC_U3_n_7,convolution_filtejbC_U3_n_8,convolution_filtejbC_U3_n_9,convolution_filtejbC_U3_n_10,convolution_filtejbC_U3_n_11,convolution_filtejbC_U3_n_12,convolution_filtejbC_U3_n_13,convolution_filtejbC_U3_n_14,convolution_filtejbC_U3_n_15,convolution_filtejbC_U3_n_16,convolution_filtejbC_U3_n_17,convolution_filtejbC_U3_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_1_reg_3190_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_1_reg_3190_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_1_reg_3190_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_1_reg_3190_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_1_reg_3190_reg_P_UNCONNECTED[47:18],add_ln68_1_reg_3190_reg_n_90,add_ln68_1_reg_3190_reg_n_91,add_ln68_1_reg_3190_reg_n_92,add_ln68_1_reg_3190_reg_n_93,add_ln68_1_reg_3190_reg_n_94,add_ln68_1_reg_3190_reg_n_95,add_ln68_1_reg_3190_reg_n_96,add_ln68_1_reg_3190_reg_n_97,add_ln68_1_reg_3190_reg_n_98,add_ln68_1_reg_3190_reg_n_99,add_ln68_1_reg_3190_reg_n_100,add_ln68_1_reg_3190_reg_n_101,add_ln68_1_reg_3190_reg_n_102,add_ln68_1_reg_3190_reg_n_103,add_ln68_1_reg_3190_reg_n_104,add_ln68_1_reg_3190_reg_n_105,add_ln68_1_reg_3190_reg_n_106,add_ln68_1_reg_3190_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_1_reg_3190_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_1_reg_3190_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_1_reg_3190_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_1_reg_3190_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    add_ln68_1_reg_3190_reg_i_1
       (.I0(add_ln68_40_reg_3260_reg_i_3_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U33_n_28),
        .I3(trunc_ln180_reg_3067[1]),
        .I4(trunc_ln180_reg_3067[0]),
        .I5(convolution_filtejbC_U5_n_20),
        .O(kernel_V_0_00));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_24_reg_3230_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_3_6_loc_1_l_reg_3156}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_24_reg_3230_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_24_reg_3230_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_3,convolution_filtejbC_U19_n_4,convolution_filtejbC_U19_n_5,convolution_filtejbC_U19_n_6,convolution_filtejbC_U19_n_7,convolution_filtejbC_U19_n_8,convolution_filtejbC_U19_n_9,convolution_filtejbC_U19_n_10,convolution_filtejbC_U19_n_11,convolution_filtejbC_U19_n_12,convolution_filtejbC_U19_n_13,convolution_filtejbC_U19_n_14,convolution_filtejbC_U19_n_15,convolution_filtejbC_U19_n_16,convolution_filtejbC_U19_n_17,convolution_filtejbC_U19_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_24_reg_3230_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_24_reg_3230_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_24_reg_3230_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_24_reg_3230_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_24_reg_3230_reg_P_UNCONNECTED[47:18],add_ln68_24_reg_3230_reg_n_90,add_ln68_24_reg_3230_reg_n_91,add_ln68_24_reg_3230_reg_n_92,add_ln68_24_reg_3230_reg_n_93,add_ln68_24_reg_3230_reg_n_94,add_ln68_24_reg_3230_reg_n_95,add_ln68_24_reg_3230_reg_n_96,add_ln68_24_reg_3230_reg_n_97,add_ln68_24_reg_3230_reg_n_98,add_ln68_24_reg_3230_reg_n_99,add_ln68_24_reg_3230_reg_n_100,add_ln68_24_reg_3230_reg_n_101,add_ln68_24_reg_3230_reg_n_102,add_ln68_24_reg_3230_reg_n_103,add_ln68_24_reg_3230_reg_n_104,add_ln68_24_reg_3230_reg_n_105,add_ln68_24_reg_3230_reg_n_106,add_ln68_24_reg_3230_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_24_reg_3230_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_24_reg_3230_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_24_reg_3230_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_24_reg_3230_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    add_ln68_24_reg_3230_reg_i_1
       (.I0(convolution_filtejbC_U32_n_2),
        .I1(trunc_ln180_reg_3067[1]),
        .I2(trunc_ln180_reg_3067[0]),
        .I3(convolution_filtejbC_U5_n_20),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_3_30));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_26_reg_3235_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_3_U_n_10,line_buffer_V_3_U_n_11,line_buffer_V_3_U_n_12,line_buffer_V_3_U_n_13,line_buffer_V_3_U_n_14,line_buffer_V_3_U_n_15,line_buffer_V_3_U_n_16,line_buffer_V_3_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_26_reg_3235_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_26_reg_3235_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_3,convolution_filtejbC_U21_n_4,convolution_filtejbC_U21_n_5,convolution_filtejbC_U21_n_6,convolution_filtejbC_U21_n_7,convolution_filtejbC_U21_n_8,convolution_filtejbC_U21_n_9,convolution_filtejbC_U21_n_10,convolution_filtejbC_U21_n_11,convolution_filtejbC_U21_n_12,convolution_filtejbC_U21_n_13,convolution_filtejbC_U21_n_14,convolution_filtejbC_U21_n_15,convolution_filtejbC_U21_n_16,convolution_filtejbC_U21_n_17,convolution_filtejbC_U21_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_26_reg_3235_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_26_reg_3235_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_26_reg_3235_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_26_reg_3235_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_26_reg_3235_reg_P_UNCONNECTED[47:18],add_ln68_26_reg_3235_reg_n_90,add_ln68_26_reg_3235_reg_n_91,add_ln68_26_reg_3235_reg_n_92,add_ln68_26_reg_3235_reg_n_93,add_ln68_26_reg_3235_reg_n_94,add_ln68_26_reg_3235_reg_n_95,add_ln68_26_reg_3235_reg_n_96,add_ln68_26_reg_3235_reg_n_97,add_ln68_26_reg_3235_reg_n_98,add_ln68_26_reg_3235_reg_n_99,add_ln68_26_reg_3235_reg_n_100,add_ln68_26_reg_3235_reg_n_101,add_ln68_26_reg_3235_reg_n_102,add_ln68_26_reg_3235_reg_n_103,add_ln68_26_reg_3235_reg_n_104,add_ln68_26_reg_3235_reg_n_105,add_ln68_26_reg_3235_reg_n_106,add_ln68_26_reg_3235_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_26_reg_3235_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_26_reg_3235_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_26_reg_3235_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_26_reg_3235_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    add_ln68_26_reg_3235_reg_i_1
       (.I0(temp_V_49_fu_2380_p2_i_11_n_2),
        .I1(trunc_ln180_reg_3067[1]),
        .I2(trunc_ln180_reg_3067[0]),
        .I3(convolution_filtejbC_U5_n_20),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_3_60));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_29_reg_3240_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_4_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_29_reg_3240_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_29_reg_3240_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_3,convolution_filtejbC_U23_n_4,convolution_filtejbC_U23_n_5,convolution_filtejbC_U23_n_6,convolution_filtejbC_U23_n_7,convolution_filtejbC_U23_n_8,convolution_filtejbC_U23_n_9,convolution_filtejbC_U23_n_10,convolution_filtejbC_U23_n_11,convolution_filtejbC_U23_n_12,convolution_filtejbC_U23_n_13,convolution_filtejbC_U23_n_14,convolution_filtejbC_U23_n_15,convolution_filtejbC_U23_n_16,convolution_filtejbC_U23_n_17,convolution_filtejbC_U23_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_29_reg_3240_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_29_reg_3240_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_29_reg_3240_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_29_reg_3240_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_29_reg_3240_reg_P_UNCONNECTED[47:18],add_ln68_29_reg_3240_reg_n_90,add_ln68_29_reg_3240_reg_n_91,add_ln68_29_reg_3240_reg_n_92,add_ln68_29_reg_3240_reg_n_93,add_ln68_29_reg_3240_reg_n_94,add_ln68_29_reg_3240_reg_n_95,add_ln68_29_reg_3240_reg_n_96,add_ln68_29_reg_3240_reg_n_97,add_ln68_29_reg_3240_reg_n_98,add_ln68_29_reg_3240_reg_n_99,add_ln68_29_reg_3240_reg_n_100,add_ln68_29_reg_3240_reg_n_101,add_ln68_29_reg_3240_reg_n_102,add_ln68_29_reg_3240_reg_n_103,add_ln68_29_reg_3240_reg_n_104,add_ln68_29_reg_3240_reg_n_105,add_ln68_29_reg_3240_reg_n_106,add_ln68_29_reg_3240_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_29_reg_3240_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_29_reg_3240_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_29_reg_3240_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_29_reg_3240_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    add_ln68_29_reg_3240_reg_i_1
       (.I0(convolution_filtejbC_U21_n_19),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(trunc_ln180_1_reg_3071[1]),
        .I3(trunc_ln180_1_reg_3071[2]),
        .I4(icmp_ln123_reg_3050),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_4_20));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_31_reg_3245_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_4_U_n_11,line_buffer_V_4_U_n_12,line_buffer_V_4_U_n_13,line_buffer_V_4_U_n_14,line_buffer_V_4_U_n_15,line_buffer_V_4_U_n_16,line_buffer_V_4_U_n_17,line_buffer_V_4_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_31_reg_3245_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_31_reg_3245_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_3,convolution_filtejbC_U25_n_4,convolution_filtejbC_U25_n_5,convolution_filtejbC_U25_n_6,convolution_filtejbC_U25_n_7,convolution_filtejbC_U25_n_8,convolution_filtejbC_U25_n_9,convolution_filtejbC_U25_n_10,convolution_filtejbC_U25_n_11,convolution_filtejbC_U25_n_12,convolution_filtejbC_U25_n_13,convolution_filtejbC_U25_n_14,convolution_filtejbC_U25_n_15,convolution_filtejbC_U25_n_16,convolution_filtejbC_U25_n_17,convolution_filtejbC_U25_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_31_reg_3245_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_31_reg_3245_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln68_31_reg_3245_reg_i_1_n_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_31_reg_3245_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_31_reg_3245_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_31_reg_3245_reg_P_UNCONNECTED[47:18],add_ln68_31_reg_3245_reg_n_90,add_ln68_31_reg_3245_reg_n_91,add_ln68_31_reg_3245_reg_n_92,add_ln68_31_reg_3245_reg_n_93,add_ln68_31_reg_3245_reg_n_94,add_ln68_31_reg_3245_reg_n_95,add_ln68_31_reg_3245_reg_n_96,add_ln68_31_reg_3245_reg_n_97,add_ln68_31_reg_3245_reg_n_98,add_ln68_31_reg_3245_reg_n_99,add_ln68_31_reg_3245_reg_n_100,add_ln68_31_reg_3245_reg_n_101,add_ln68_31_reg_3245_reg_n_102,add_ln68_31_reg_3245_reg_n_103,add_ln68_31_reg_3245_reg_n_104,add_ln68_31_reg_3245_reg_n_105,add_ln68_31_reg_3245_reg_n_106,add_ln68_31_reg_3245_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_31_reg_3245_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_31_reg_3245_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_31_reg_3245_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_31_reg_3245_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    add_ln68_31_reg_3245_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[2]),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U21_n_19),
        .O(add_ln68_31_reg_3245_reg_i_1_n_2));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_35_reg_3250_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_5_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_35_reg_3250_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_35_reg_3250_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_3,convolution_filtejbC_U27_n_4,convolution_filtejbC_U27_n_5,convolution_filtejbC_U27_n_6,convolution_filtejbC_U27_n_7,convolution_filtejbC_U27_n_8,convolution_filtejbC_U27_n_9,convolution_filtejbC_U27_n_10,convolution_filtejbC_U27_n_11,convolution_filtejbC_U27_n_12,convolution_filtejbC_U27_n_13,convolution_filtejbC_U27_n_14,convolution_filtejbC_U27_n_15,convolution_filtejbC_U27_n_16,convolution_filtejbC_U27_n_17,convolution_filtejbC_U27_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_35_reg_3250_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_35_reg_3250_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln68_35_reg_3250_reg_i_1_n_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_35_reg_3250_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_35_reg_3250_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_35_reg_3250_reg_P_UNCONNECTED[47:18],add_ln68_35_reg_3250_reg_n_90,add_ln68_35_reg_3250_reg_n_91,add_ln68_35_reg_3250_reg_n_92,add_ln68_35_reg_3250_reg_n_93,add_ln68_35_reg_3250_reg_n_94,add_ln68_35_reg_3250_reg_n_95,add_ln68_35_reg_3250_reg_n_96,add_ln68_35_reg_3250_reg_n_97,add_ln68_35_reg_3250_reg_n_98,add_ln68_35_reg_3250_reg_n_99,add_ln68_35_reg_3250_reg_n_100,add_ln68_35_reg_3250_reg_n_101,add_ln68_35_reg_3250_reg_n_102,add_ln68_35_reg_3250_reg_n_103,add_ln68_35_reg_3250_reg_n_104,add_ln68_35_reg_3250_reg_n_105,add_ln68_35_reg_3250_reg_n_106,add_ln68_35_reg_3250_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_35_reg_3250_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_35_reg_3250_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_35_reg_3250_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_35_reg_3250_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    add_ln68_35_reg_3250_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(icmp_ln123_reg_3050),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U29_n_19),
        .O(add_ln68_35_reg_3250_reg_i_1_n_2));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_37_reg_3255_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_5_6_loc_1_fu_318}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_37_reg_3255_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_37_reg_3255_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_3,convolution_filtejbC_U29_n_4,convolution_filtejbC_U29_n_5,convolution_filtejbC_U29_n_6,convolution_filtejbC_U29_n_7,convolution_filtejbC_U29_n_8,convolution_filtejbC_U29_n_9,convolution_filtejbC_U29_n_10,convolution_filtejbC_U29_n_11,convolution_filtejbC_U29_n_12,convolution_filtejbC_U29_n_13,convolution_filtejbC_U29_n_14,convolution_filtejbC_U29_n_15,convolution_filtejbC_U29_n_16,convolution_filtejbC_U29_n_17,convolution_filtejbC_U29_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_37_reg_3255_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_37_reg_3255_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln68_37_reg_3255_reg_i_1_n_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_37_reg_3255_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_37_reg_3255_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_37_reg_3255_reg_P_UNCONNECTED[47:18],add_ln68_37_reg_3255_reg_n_90,add_ln68_37_reg_3255_reg_n_91,add_ln68_37_reg_3255_reg_n_92,add_ln68_37_reg_3255_reg_n_93,add_ln68_37_reg_3255_reg_n_94,add_ln68_37_reg_3255_reg_n_95,add_ln68_37_reg_3255_reg_n_96,add_ln68_37_reg_3255_reg_n_97,add_ln68_37_reg_3255_reg_n_98,add_ln68_37_reg_3255_reg_n_99,add_ln68_37_reg_3255_reg_n_100,add_ln68_37_reg_3255_reg_n_101,add_ln68_37_reg_3255_reg_n_102,add_ln68_37_reg_3255_reg_n_103,add_ln68_37_reg_3255_reg_n_104,add_ln68_37_reg_3255_reg_n_105,add_ln68_37_reg_3255_reg_n_106,add_ln68_37_reg_3255_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_37_reg_3255_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_37_reg_3255_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_37_reg_3255_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_37_reg_3255_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    add_ln68_37_reg_3255_reg_i_1
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(trunc_ln180_1_reg_3071[0]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[2]),
        .I4(trunc_ln180_1_reg_3071[1]),
        .I5(convolution_filtejbC_U29_n_19),
        .O(add_ln68_37_reg_3255_reg_i_1_n_2));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_3_reg_3195_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_0_6_loc_1_l_reg_3174}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_3_reg_3195_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_3_reg_3195_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_3,convolution_filtejbC_U5_n_4,convolution_filtejbC_U5_n_5,convolution_filtejbC_U5_n_6,convolution_filtejbC_U5_n_7,convolution_filtejbC_U5_n_8,convolution_filtejbC_U5_n_9,convolution_filtejbC_U5_n_10,convolution_filtejbC_U5_n_11,convolution_filtejbC_U5_n_12,convolution_filtejbC_U5_n_13,convolution_filtejbC_U5_n_14,convolution_filtejbC_U5_n_15,convolution_filtejbC_U5_n_16,convolution_filtejbC_U5_n_17,convolution_filtejbC_U5_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_3_reg_3195_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_3_reg_3195_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_3_reg_3195_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_3_reg_3195_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_3_reg_3195_reg_P_UNCONNECTED[47:18],add_ln68_3_reg_3195_reg_n_90,add_ln68_3_reg_3195_reg_n_91,add_ln68_3_reg_3195_reg_n_92,add_ln68_3_reg_3195_reg_n_93,add_ln68_3_reg_3195_reg_n_94,add_ln68_3_reg_3195_reg_n_95,add_ln68_3_reg_3195_reg_n_96,add_ln68_3_reg_3195_reg_n_97,add_ln68_3_reg_3195_reg_n_98,add_ln68_3_reg_3195_reg_n_99,add_ln68_3_reg_3195_reg_n_100,add_ln68_3_reg_3195_reg_n_101,add_ln68_3_reg_3195_reg_n_102,add_ln68_3_reg_3195_reg_n_103,add_ln68_3_reg_3195_reg_n_104,add_ln68_3_reg_3195_reg_n_105,add_ln68_3_reg_3195_reg_n_106,add_ln68_3_reg_3195_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_3_reg_3195_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_3_reg_3195_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_3_reg_3195_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_3_reg_3195_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    add_ln68_3_reg_3195_reg_i_1
       (.I0(convolution_filtejbC_U32_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U33_n_28),
        .I3(trunc_ln180_reg_3067[1]),
        .I4(trunc_ln180_reg_3067[0]),
        .I5(convolution_filtejbC_U5_n_20),
        .O(kernel_V_0_30));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_40_reg_3260_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_6_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_40_reg_3260_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_40_reg_3260_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_3,convolution_filtejbC_U31_n_4,convolution_filtejbC_U31_n_5,convolution_filtejbC_U31_n_6,convolution_filtejbC_U31_n_7,convolution_filtejbC_U31_n_8,convolution_filtejbC_U31_n_9,convolution_filtejbC_U31_n_10,convolution_filtejbC_U31_n_11,convolution_filtejbC_U31_n_12,convolution_filtejbC_U31_n_13,convolution_filtejbC_U31_n_14,convolution_filtejbC_U31_n_15,convolution_filtejbC_U31_n_16,convolution_filtejbC_U31_n_17,convolution_filtejbC_U31_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_40_reg_3260_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_40_reg_3260_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_40_reg_3260_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_40_reg_3260_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_40_reg_3260_reg_P_UNCONNECTED[47:18],add_ln68_40_reg_3260_reg_n_90,add_ln68_40_reg_3260_reg_n_91,add_ln68_40_reg_3260_reg_n_92,add_ln68_40_reg_3260_reg_n_93,add_ln68_40_reg_3260_reg_n_94,add_ln68_40_reg_3260_reg_n_95,add_ln68_40_reg_3260_reg_n_96,add_ln68_40_reg_3260_reg_n_97,add_ln68_40_reg_3260_reg_n_98,add_ln68_40_reg_3260_reg_n_99,add_ln68_40_reg_3260_reg_n_100,add_ln68_40_reg_3260_reg_n_101,add_ln68_40_reg_3260_reg_n_102,add_ln68_40_reg_3260_reg_n_103,add_ln68_40_reg_3260_reg_n_104,add_ln68_40_reg_3260_reg_n_105,add_ln68_40_reg_3260_reg_n_106,add_ln68_40_reg_3260_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_40_reg_3260_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_40_reg_3260_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_40_reg_3260_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_40_reg_3260_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    add_ln68_40_reg_3260_reg_i_1
       (.I0(trunc_ln180_reg_3067[2]),
        .I1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I2(trunc_ln180_reg_3067[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(convolution_filtejbC_U33_n_28),
        .I5(add_ln68_40_reg_3260_reg_i_3_n_2),
        .O(kernel_V_6_00));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln68_40_reg_3260_reg_i_2
       (.I0(and_ln164_reg_3124_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(convolution_filtejbC_U3_n_21),
        .O(add_ln68_12_reg_32100));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    add_ln68_40_reg_3260_reg_i_3
       (.I0(trunc_ln180_1_reg_3071[0]),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[1]),
        .O(add_ln68_40_reg_3260_reg_i_3_n_2));
  FDRE \add_ln68_43_reg_3265_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[0]),
        .Q(add_ln68_43_reg_3265[0]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[10] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[10]),
        .Q(add_ln68_43_reg_3265[10]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[11] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[11]),
        .Q(add_ln68_43_reg_3265[11]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[12] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[12]),
        .Q(add_ln68_43_reg_3265[12]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[13] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[13]),
        .Q(add_ln68_43_reg_3265[13]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[14] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[14]),
        .Q(add_ln68_43_reg_3265[14]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[15] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[15]),
        .Q(add_ln68_43_reg_3265[15]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[16] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[16]),
        .Q(add_ln68_43_reg_3265[16]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[17] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[17]),
        .Q(add_ln68_43_reg_3265[17]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[1] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[1]),
        .Q(add_ln68_43_reg_3265[1]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[2] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[2]),
        .Q(add_ln68_43_reg_3265[2]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[3] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[3]),
        .Q(add_ln68_43_reg_3265[3]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[4] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[4]),
        .Q(add_ln68_43_reg_3265[4]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[5] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[5]),
        .Q(add_ln68_43_reg_3265[5]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[6] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[6]),
        .Q(add_ln68_43_reg_3265[6]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[7] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[7]),
        .Q(add_ln68_43_reg_3265[7]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[8] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[8]),
        .Q(add_ln68_43_reg_3265[8]),
        .R(1'b0));
  FDRE \add_ln68_43_reg_3265_reg[9] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(add_ln68_43_fu_2446_p2[9]),
        .Q(add_ln68_43_reg_3265[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_10 
       (.I0(sext_ln68_11_fu_2490_p1[9]),
        .I1(sext_ln68_22_fu_2532_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_11 
       (.I0(sext_ln68_11_fu_2490_p1[8]),
        .I1(sext_ln68_22_fu_2532_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_14 
       (.I0(sext_ln68_5_fu_2464_p1[11]),
        .I1(sext_ln68_10_fu_2480_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_15 
       (.I0(sext_ln68_5_fu_2464_p1[10]),
        .I1(sext_ln68_10_fu_2480_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_16 
       (.I0(sext_ln68_5_fu_2464_p1[9]),
        .I1(sext_ln68_10_fu_2480_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_17 
       (.I0(sext_ln68_5_fu_2464_p1[8]),
        .I1(sext_ln68_10_fu_2480_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_20 
       (.I0(sext_ln68_34_fu_2584_p1[11]),
        .I1(sext_ln68_46_fu_2626_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_21 
       (.I0(sext_ln68_34_fu_2584_p1[10]),
        .I1(sext_ln68_46_fu_2626_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_22 
       (.I0(sext_ln68_34_fu_2584_p1[9]),
        .I1(sext_ln68_46_fu_2626_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_23 
       (.I0(sext_ln68_34_fu_2584_p1[8]),
        .I1(sext_ln68_46_fu_2626_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_24 
       (.I0(add_ln68_1_reg_3190_reg_n_96),
        .I1(add_ln68_3_reg_3195_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_25 
       (.I0(add_ln68_1_reg_3190_reg_n_97),
        .I1(add_ln68_3_reg_3195_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_26 
       (.I0(add_ln68_1_reg_3190_reg_n_98),
        .I1(add_ln68_3_reg_3195_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_27 
       (.I0(add_ln68_1_reg_3190_reg_n_99),
        .I1(add_ln68_3_reg_3195_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_3 
       (.I0(sext_ln68_23_fu_2542_p1[11]),
        .I1(sext_ln68_47_fu_2636_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_30 
       (.I0(sext_ln68_16_fu_2506_p1[11]),
        .I1(sext_ln68_21_fu_2522_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_31 
       (.I0(sext_ln68_16_fu_2506_p1[10]),
        .I1(sext_ln68_21_fu_2522_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_32 
       (.I0(sext_ln68_16_fu_2506_p1[9]),
        .I1(sext_ln68_21_fu_2522_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_33 
       (.I0(sext_ln68_16_fu_2506_p1[8]),
        .I1(sext_ln68_21_fu_2522_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_35 
       (.I0(sext_ln68_28_fu_2558_p1[11]),
        .I1(sext_ln68_33_fu_2574_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_36 
       (.I0(sext_ln68_28_fu_2558_p1[10]),
        .I1(sext_ln68_33_fu_2574_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_37 
       (.I0(sext_ln68_28_fu_2558_p1[9]),
        .I1(sext_ln68_33_fu_2574_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_38 
       (.I0(sext_ln68_28_fu_2558_p1[8]),
        .I1(sext_ln68_33_fu_2574_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_4 
       (.I0(sext_ln68_23_fu_2542_p1[10]),
        .I1(sext_ln68_47_fu_2636_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_40 
       (.I0(add_ln68_6_reg_3200_reg_n_96),
        .I1(add_ln68_8_reg_3205_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_41 
       (.I0(add_ln68_6_reg_3200_reg_n_97),
        .I1(add_ln68_8_reg_3205_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_42 
       (.I0(add_ln68_6_reg_3200_reg_n_98),
        .I1(add_ln68_8_reg_3205_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_43 
       (.I0(add_ln68_6_reg_3200_reg_n_99),
        .I1(add_ln68_8_reg_3205_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_44 
       (.I0(add_ln68_12_reg_3210_reg_n_96),
        .I1(add_ln68_14_reg_3215_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_45 
       (.I0(add_ln68_12_reg_3210_reg_n_97),
        .I1(add_ln68_14_reg_3215_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_46 
       (.I0(add_ln68_12_reg_3210_reg_n_98),
        .I1(add_ln68_14_reg_3215_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_47 
       (.I0(add_ln68_12_reg_3210_reg_n_99),
        .I1(add_ln68_14_reg_3215_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_49 
       (.I0(add_ln68_24_reg_3230_reg_n_96),
        .I1(add_ln68_26_reg_3235_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_5 
       (.I0(sext_ln68_23_fu_2542_p1[9]),
        .I1(sext_ln68_47_fu_2636_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_50 
       (.I0(add_ln68_24_reg_3230_reg_n_97),
        .I1(add_ln68_26_reg_3235_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_51 
       (.I0(add_ln68_24_reg_3230_reg_n_98),
        .I1(add_ln68_26_reg_3235_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_52 
       (.I0(add_ln68_24_reg_3230_reg_n_99),
        .I1(add_ln68_26_reg_3235_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_55 
       (.I0(sext_ln68_39_fu_2600_p1[11]),
        .I1(sext_ln68_45_fu_2616_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_56 
       (.I0(sext_ln68_39_fu_2600_p1[10]),
        .I1(sext_ln68_45_fu_2616_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_56_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_57 
       (.I0(sext_ln68_39_fu_2600_p1[9]),
        .I1(sext_ln68_45_fu_2616_p1[9]),
        .O(\add_ln68_47_reg_3270[11]_i_57_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_58 
       (.I0(sext_ln68_39_fu_2600_p1[8]),
        .I1(sext_ln68_45_fu_2616_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_58_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_59 
       (.I0(add_ln68_17_reg_3220_reg_n_96),
        .I1(add_ln68_19_reg_3225_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_59_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_6 
       (.I0(sext_ln68_23_fu_2542_p1[8]),
        .I1(sext_ln68_47_fu_2636_p1[8]),
        .O(\add_ln68_47_reg_3270[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_60 
       (.I0(add_ln68_17_reg_3220_reg_n_97),
        .I1(add_ln68_19_reg_3225_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_60_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_61 
       (.I0(add_ln68_17_reg_3220_reg_n_98),
        .I1(add_ln68_19_reg_3225_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_62 
       (.I0(add_ln68_17_reg_3220_reg_n_99),
        .I1(add_ln68_19_reg_3225_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_63 
       (.I0(add_ln68_29_reg_3240_reg_n_96),
        .I1(add_ln68_31_reg_3245_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_63_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_64 
       (.I0(add_ln68_29_reg_3240_reg_n_97),
        .I1(add_ln68_31_reg_3245_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_64_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_65 
       (.I0(add_ln68_29_reg_3240_reg_n_98),
        .I1(add_ln68_31_reg_3245_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_65_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_66 
       (.I0(add_ln68_29_reg_3240_reg_n_99),
        .I1(add_ln68_31_reg_3245_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_66_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_67 
       (.I0(add_ln68_35_reg_3250_reg_n_96),
        .I1(add_ln68_37_reg_3255_reg_n_96),
        .O(\add_ln68_47_reg_3270[11]_i_67_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_68 
       (.I0(add_ln68_35_reg_3250_reg_n_97),
        .I1(add_ln68_37_reg_3255_reg_n_97),
        .O(\add_ln68_47_reg_3270[11]_i_68_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_69 
       (.I0(add_ln68_35_reg_3250_reg_n_98),
        .I1(add_ln68_37_reg_3255_reg_n_98),
        .O(\add_ln68_47_reg_3270[11]_i_69_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_70 
       (.I0(add_ln68_35_reg_3250_reg_n_99),
        .I1(add_ln68_37_reg_3255_reg_n_99),
        .O(\add_ln68_47_reg_3270[11]_i_70_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_72 
       (.I0(add_ln68_40_reg_3260_reg_n_96),
        .I1(add_ln68_43_reg_3265[11]),
        .O(\add_ln68_47_reg_3270[11]_i_72_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_73 
       (.I0(add_ln68_40_reg_3260_reg_n_97),
        .I1(add_ln68_43_reg_3265[10]),
        .O(\add_ln68_47_reg_3270[11]_i_73_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_74 
       (.I0(add_ln68_40_reg_3260_reg_n_98),
        .I1(add_ln68_43_reg_3265[9]),
        .O(\add_ln68_47_reg_3270[11]_i_74_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_75 
       (.I0(add_ln68_40_reg_3260_reg_n_99),
        .I1(add_ln68_43_reg_3265[8]),
        .O(\add_ln68_47_reg_3270[11]_i_75_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_8 
       (.I0(sext_ln68_11_fu_2490_p1[11]),
        .I1(sext_ln68_22_fu_2532_p1[11]),
        .O(\add_ln68_47_reg_3270[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[11]_i_9 
       (.I0(sext_ln68_11_fu_2490_p1[10]),
        .I1(sext_ln68_22_fu_2532_p1[10]),
        .O(\add_ln68_47_reg_3270[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_10 
       (.I0(sext_ln68_11_fu_2490_p1[13]),
        .I1(sext_ln68_22_fu_2532_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_11 
       (.I0(sext_ln68_11_fu_2490_p1[12]),
        .I1(sext_ln68_22_fu_2532_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_14 
       (.I0(sext_ln68_5_fu_2464_p1[15]),
        .I1(sext_ln68_10_fu_2480_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_15 
       (.I0(sext_ln68_5_fu_2464_p1[14]),
        .I1(sext_ln68_10_fu_2480_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_16 
       (.I0(sext_ln68_5_fu_2464_p1[13]),
        .I1(sext_ln68_10_fu_2480_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_17 
       (.I0(sext_ln68_5_fu_2464_p1[12]),
        .I1(sext_ln68_10_fu_2480_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_20 
       (.I0(sext_ln68_34_fu_2584_p1[15]),
        .I1(sext_ln68_46_fu_2626_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_21 
       (.I0(sext_ln68_34_fu_2584_p1[14]),
        .I1(sext_ln68_46_fu_2626_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_22 
       (.I0(sext_ln68_34_fu_2584_p1[13]),
        .I1(sext_ln68_46_fu_2626_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_23 
       (.I0(sext_ln68_34_fu_2584_p1[12]),
        .I1(sext_ln68_46_fu_2626_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_24 
       (.I0(add_ln68_1_reg_3190_reg_n_92),
        .I1(add_ln68_3_reg_3195_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_25 
       (.I0(add_ln68_1_reg_3190_reg_n_93),
        .I1(add_ln68_3_reg_3195_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_26 
       (.I0(add_ln68_1_reg_3190_reg_n_94),
        .I1(add_ln68_3_reg_3195_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_27 
       (.I0(add_ln68_1_reg_3190_reg_n_95),
        .I1(add_ln68_3_reg_3195_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_3 
       (.I0(sext_ln68_23_fu_2542_p1[15]),
        .I1(sext_ln68_47_fu_2636_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_30 
       (.I0(sext_ln68_16_fu_2506_p1[15]),
        .I1(sext_ln68_21_fu_2522_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_31 
       (.I0(sext_ln68_16_fu_2506_p1[14]),
        .I1(sext_ln68_21_fu_2522_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_32 
       (.I0(sext_ln68_16_fu_2506_p1[13]),
        .I1(sext_ln68_21_fu_2522_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_33 
       (.I0(sext_ln68_16_fu_2506_p1[12]),
        .I1(sext_ln68_21_fu_2522_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_35 
       (.I0(sext_ln68_28_fu_2558_p1[15]),
        .I1(sext_ln68_33_fu_2574_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_36 
       (.I0(sext_ln68_28_fu_2558_p1[14]),
        .I1(sext_ln68_33_fu_2574_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_37 
       (.I0(sext_ln68_28_fu_2558_p1[13]),
        .I1(sext_ln68_33_fu_2574_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_38 
       (.I0(sext_ln68_28_fu_2558_p1[12]),
        .I1(sext_ln68_33_fu_2574_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_4 
       (.I0(sext_ln68_23_fu_2542_p1[14]),
        .I1(sext_ln68_47_fu_2636_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_40 
       (.I0(add_ln68_6_reg_3200_reg_n_92),
        .I1(add_ln68_8_reg_3205_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_41 
       (.I0(add_ln68_6_reg_3200_reg_n_93),
        .I1(add_ln68_8_reg_3205_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_42 
       (.I0(add_ln68_6_reg_3200_reg_n_94),
        .I1(add_ln68_8_reg_3205_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_43 
       (.I0(add_ln68_6_reg_3200_reg_n_95),
        .I1(add_ln68_8_reg_3205_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_44 
       (.I0(add_ln68_12_reg_3210_reg_n_92),
        .I1(add_ln68_14_reg_3215_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_45 
       (.I0(add_ln68_12_reg_3210_reg_n_93),
        .I1(add_ln68_14_reg_3215_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_46 
       (.I0(add_ln68_12_reg_3210_reg_n_94),
        .I1(add_ln68_14_reg_3215_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_47 
       (.I0(add_ln68_12_reg_3210_reg_n_95),
        .I1(add_ln68_14_reg_3215_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_49 
       (.I0(add_ln68_24_reg_3230_reg_n_92),
        .I1(add_ln68_26_reg_3235_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_5 
       (.I0(sext_ln68_23_fu_2542_p1[13]),
        .I1(sext_ln68_47_fu_2636_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_50 
       (.I0(add_ln68_24_reg_3230_reg_n_93),
        .I1(add_ln68_26_reg_3235_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_51 
       (.I0(add_ln68_24_reg_3230_reg_n_94),
        .I1(add_ln68_26_reg_3235_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_52 
       (.I0(add_ln68_24_reg_3230_reg_n_95),
        .I1(add_ln68_26_reg_3235_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_55 
       (.I0(sext_ln68_39_fu_2600_p1[15]),
        .I1(sext_ln68_45_fu_2616_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_56 
       (.I0(sext_ln68_39_fu_2600_p1[14]),
        .I1(sext_ln68_45_fu_2616_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_56_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_57 
       (.I0(sext_ln68_39_fu_2600_p1[13]),
        .I1(sext_ln68_45_fu_2616_p1[13]),
        .O(\add_ln68_47_reg_3270[15]_i_57_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_58 
       (.I0(sext_ln68_39_fu_2600_p1[12]),
        .I1(sext_ln68_45_fu_2616_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_58_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_59 
       (.I0(add_ln68_17_reg_3220_reg_n_92),
        .I1(add_ln68_19_reg_3225_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_59_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_6 
       (.I0(sext_ln68_23_fu_2542_p1[12]),
        .I1(sext_ln68_47_fu_2636_p1[12]),
        .O(\add_ln68_47_reg_3270[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_60 
       (.I0(add_ln68_17_reg_3220_reg_n_93),
        .I1(add_ln68_19_reg_3225_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_60_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_61 
       (.I0(add_ln68_17_reg_3220_reg_n_94),
        .I1(add_ln68_19_reg_3225_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_62 
       (.I0(add_ln68_17_reg_3220_reg_n_95),
        .I1(add_ln68_19_reg_3225_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_63 
       (.I0(add_ln68_29_reg_3240_reg_n_92),
        .I1(add_ln68_31_reg_3245_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_63_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_64 
       (.I0(add_ln68_29_reg_3240_reg_n_93),
        .I1(add_ln68_31_reg_3245_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_64_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_65 
       (.I0(add_ln68_29_reg_3240_reg_n_94),
        .I1(add_ln68_31_reg_3245_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_65_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_66 
       (.I0(add_ln68_29_reg_3240_reg_n_95),
        .I1(add_ln68_31_reg_3245_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_66_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_67 
       (.I0(add_ln68_35_reg_3250_reg_n_92),
        .I1(add_ln68_37_reg_3255_reg_n_92),
        .O(\add_ln68_47_reg_3270[15]_i_67_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_68 
       (.I0(add_ln68_35_reg_3250_reg_n_93),
        .I1(add_ln68_37_reg_3255_reg_n_93),
        .O(\add_ln68_47_reg_3270[15]_i_68_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_69 
       (.I0(add_ln68_35_reg_3250_reg_n_94),
        .I1(add_ln68_37_reg_3255_reg_n_94),
        .O(\add_ln68_47_reg_3270[15]_i_69_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_70 
       (.I0(add_ln68_35_reg_3250_reg_n_95),
        .I1(add_ln68_37_reg_3255_reg_n_95),
        .O(\add_ln68_47_reg_3270[15]_i_70_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_72 
       (.I0(add_ln68_40_reg_3260_reg_n_92),
        .I1(add_ln68_43_reg_3265[15]),
        .O(\add_ln68_47_reg_3270[15]_i_72_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_73 
       (.I0(add_ln68_40_reg_3260_reg_n_93),
        .I1(add_ln68_43_reg_3265[14]),
        .O(\add_ln68_47_reg_3270[15]_i_73_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_74 
       (.I0(add_ln68_40_reg_3260_reg_n_94),
        .I1(add_ln68_43_reg_3265[13]),
        .O(\add_ln68_47_reg_3270[15]_i_74_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_75 
       (.I0(add_ln68_40_reg_3260_reg_n_95),
        .I1(add_ln68_43_reg_3265[12]),
        .O(\add_ln68_47_reg_3270[15]_i_75_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_8 
       (.I0(sext_ln68_11_fu_2490_p1[15]),
        .I1(sext_ln68_22_fu_2532_p1[15]),
        .O(\add_ln68_47_reg_3270[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[15]_i_9 
       (.I0(sext_ln68_11_fu_2490_p1[14]),
        .I1(sext_ln68_22_fu_2532_p1[14]),
        .O(\add_ln68_47_reg_3270[15]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_10 
       (.I0(sext_ln68_11_fu_2490_p1[17]),
        .I1(sext_ln68_22_fu_2532_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_11 
       (.I0(sext_ln68_11_fu_2490_p1[16]),
        .I1(sext_ln68_22_fu_2532_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_14 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_13_n_3 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_26_n_3 ),
        .O(\add_ln68_47_reg_3270[19]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_15 
       (.I0(sext_ln68_5_fu_2464_p1[17]),
        .I1(sext_ln68_10_fu_2480_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_16 
       (.I0(sext_ln68_5_fu_2464_p1[16]),
        .I1(sext_ln68_10_fu_2480_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_19 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_18_n_2 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_35_n_2 ),
        .O(\add_ln68_47_reg_3270[19]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_20 
       (.I0(sext_ln68_34_fu_2584_p1[18]),
        .I1(sext_ln68_46_fu_2626_p1[18]),
        .O(\add_ln68_47_reg_3270[19]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_21 
       (.I0(sext_ln68_34_fu_2584_p1[17]),
        .I1(sext_ln68_46_fu_2626_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_22 
       (.I0(sext_ln68_34_fu_2584_p1[16]),
        .I1(sext_ln68_46_fu_2626_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_22_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_23 
       (.I0(add_ln68_1_reg_3190_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_24 
       (.I0(add_ln68_1_reg_3190_reg_n_90),
        .I1(add_ln68_3_reg_3195_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_25 
       (.I0(add_ln68_1_reg_3190_reg_n_91),
        .I1(add_ln68_3_reg_3195_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_28 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_27_n_3 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_42_n_3 ),
        .O(\add_ln68_47_reg_3270[19]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_29 
       (.I0(sext_ln68_16_fu_2506_p1[17]),
        .I1(sext_ln68_21_fu_2522_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_3 
       (.I0(sext_ln68_23_fu_2542_p1[19]),
        .I1(sext_ln68_47_fu_2636_p1[19]),
        .O(\add_ln68_47_reg_3270[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_30 
       (.I0(sext_ln68_16_fu_2506_p1[16]),
        .I1(sext_ln68_21_fu_2522_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_32 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_31_n_3 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_46_n_3 ),
        .O(\add_ln68_47_reg_3270[19]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_33 
       (.I0(sext_ln68_28_fu_2558_p1[17]),
        .I1(sext_ln68_33_fu_2574_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_34 
       (.I0(sext_ln68_28_fu_2558_p1[16]),
        .I1(sext_ln68_33_fu_2574_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_34_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_36 
       (.I0(add_ln68_6_reg_3200_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_37 
       (.I0(add_ln68_6_reg_3200_reg_n_90),
        .I1(add_ln68_8_reg_3205_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_38 
       (.I0(add_ln68_6_reg_3200_reg_n_91),
        .I1(add_ln68_8_reg_3205_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_38_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_39 
       (.I0(add_ln68_12_reg_3210_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_39_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_4 
       (.I0(sext_ln68_23_fu_2542_p1[18]),
        .I1(sext_ln68_47_fu_2636_p1[18]),
        .O(\add_ln68_47_reg_3270[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_40 
       (.I0(add_ln68_12_reg_3210_reg_n_90),
        .I1(add_ln68_14_reg_3215_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_41 
       (.I0(add_ln68_12_reg_3210_reg_n_91),
        .I1(add_ln68_14_reg_3215_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_41_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_43 
       (.I0(add_ln68_24_reg_3230_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_44 
       (.I0(add_ln68_24_reg_3230_reg_n_90),
        .I1(add_ln68_26_reg_3235_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_45 
       (.I0(add_ln68_24_reg_3230_reg_n_91),
        .I1(add_ln68_26_reg_3235_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_48 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_47_n_3 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_60_n_3 ),
        .O(\add_ln68_47_reg_3270[19]_i_48_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_49 
       (.I0(sext_ln68_39_fu_2600_p1[17]),
        .I1(sext_ln68_45_fu_2616_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_5 
       (.I0(sext_ln68_23_fu_2542_p1[17]),
        .I1(sext_ln68_47_fu_2636_p1[17]),
        .O(\add_ln68_47_reg_3270[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_50 
       (.I0(sext_ln68_39_fu_2600_p1[16]),
        .I1(sext_ln68_45_fu_2616_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_50_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_51 
       (.I0(add_ln68_17_reg_3220_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_52 
       (.I0(add_ln68_17_reg_3220_reg_n_90),
        .I1(add_ln68_19_reg_3225_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_53 
       (.I0(add_ln68_17_reg_3220_reg_n_91),
        .I1(add_ln68_19_reg_3225_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_53_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_54 
       (.I0(add_ln68_29_reg_3240_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_54_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_55 
       (.I0(add_ln68_29_reg_3240_reg_n_90),
        .I1(add_ln68_31_reg_3245_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_56 
       (.I0(add_ln68_29_reg_3240_reg_n_91),
        .I1(add_ln68_31_reg_3245_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_56_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_57 
       (.I0(add_ln68_35_reg_3250_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_57_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_58 
       (.I0(add_ln68_35_reg_3250_reg_n_90),
        .I1(add_ln68_37_reg_3255_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_58_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_59 
       (.I0(add_ln68_35_reg_3250_reg_n_91),
        .I1(add_ln68_37_reg_3255_reg_n_91),
        .O(\add_ln68_47_reg_3270[19]_i_59_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_6 
       (.I0(sext_ln68_23_fu_2542_p1[16]),
        .I1(sext_ln68_47_fu_2636_p1[16]),
        .O(\add_ln68_47_reg_3270[19]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln68_47_reg_3270[19]_i_61 
       (.I0(add_ln68_40_reg_3260_reg_n_90),
        .O(\add_ln68_47_reg_3270[19]_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_62 
       (.I0(add_ln68_40_reg_3260_reg_n_90),
        .I1(add_ln68_43_reg_3265[17]),
        .O(\add_ln68_47_reg_3270[19]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_63 
       (.I0(add_ln68_40_reg_3260_reg_n_91),
        .I1(add_ln68_43_reg_3265[16]),
        .O(\add_ln68_47_reg_3270[19]_i_63_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_8 
       (.I0(\add_ln68_47_reg_3270_reg[19]_i_7_n_2 ),
        .I1(\add_ln68_47_reg_3270_reg[19]_i_17_n_2 ),
        .O(\add_ln68_47_reg_3270[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[19]_i_9 
       (.I0(sext_ln68_11_fu_2490_p1[18]),
        .I1(sext_ln68_22_fu_2532_p1[18]),
        .O(\add_ln68_47_reg_3270[19]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln68_47_reg_3270[21]_i_1 
       (.I0(and_ln164_reg_3124_pp0_iter2_reg),
        .I1(convolution_filtejbC_U3_n_21),
        .O(add_ln68_47_reg_32700));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[21]_i_4 
       (.I0(\add_ln68_47_reg_3270_reg[21]_i_3_n_5 ),
        .I1(\add_ln68_47_reg_3270_reg[21]_i_5_n_5 ),
        .O(\add_ln68_47_reg_3270[21]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_10 
       (.I0(sext_ln68_11_fu_2490_p1[1]),
        .I1(sext_ln68_22_fu_2532_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_11 
       (.I0(sext_ln68_11_fu_2490_p1[0]),
        .I1(sext_ln68_22_fu_2532_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_14 
       (.I0(sext_ln68_5_fu_2464_p1[3]),
        .I1(sext_ln68_10_fu_2480_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_15 
       (.I0(sext_ln68_5_fu_2464_p1[2]),
        .I1(sext_ln68_10_fu_2480_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_16 
       (.I0(sext_ln68_5_fu_2464_p1[1]),
        .I1(sext_ln68_10_fu_2480_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_17 
       (.I0(sext_ln68_5_fu_2464_p1[0]),
        .I1(sext_ln68_10_fu_2480_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_20 
       (.I0(sext_ln68_34_fu_2584_p1[3]),
        .I1(sext_ln68_46_fu_2626_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_21 
       (.I0(sext_ln68_34_fu_2584_p1[2]),
        .I1(sext_ln68_46_fu_2626_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_22 
       (.I0(sext_ln68_34_fu_2584_p1[1]),
        .I1(sext_ln68_46_fu_2626_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_23 
       (.I0(sext_ln68_34_fu_2584_p1[0]),
        .I1(sext_ln68_46_fu_2626_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_24 
       (.I0(add_ln68_1_reg_3190_reg_n_104),
        .I1(add_ln68_3_reg_3195_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_25 
       (.I0(add_ln68_1_reg_3190_reg_n_105),
        .I1(add_ln68_3_reg_3195_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_26 
       (.I0(add_ln68_1_reg_3190_reg_n_106),
        .I1(add_ln68_3_reg_3195_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_27 
       (.I0(add_ln68_1_reg_3190_reg_n_107),
        .I1(add_ln68_3_reg_3195_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_3 
       (.I0(sext_ln68_23_fu_2542_p1[3]),
        .I1(sext_ln68_47_fu_2636_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_30 
       (.I0(sext_ln68_16_fu_2506_p1[3]),
        .I1(sext_ln68_21_fu_2522_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_31 
       (.I0(sext_ln68_16_fu_2506_p1[2]),
        .I1(sext_ln68_21_fu_2522_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_32 
       (.I0(sext_ln68_16_fu_2506_p1[1]),
        .I1(sext_ln68_21_fu_2522_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_33 
       (.I0(sext_ln68_16_fu_2506_p1[0]),
        .I1(sext_ln68_21_fu_2522_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_35 
       (.I0(sext_ln68_28_fu_2558_p1[3]),
        .I1(sext_ln68_33_fu_2574_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_36 
       (.I0(sext_ln68_28_fu_2558_p1[2]),
        .I1(sext_ln68_33_fu_2574_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_37 
       (.I0(sext_ln68_28_fu_2558_p1[1]),
        .I1(sext_ln68_33_fu_2574_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_38 
       (.I0(sext_ln68_28_fu_2558_p1[0]),
        .I1(sext_ln68_33_fu_2574_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_4 
       (.I0(sext_ln68_23_fu_2542_p1[2]),
        .I1(sext_ln68_47_fu_2636_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_40 
       (.I0(add_ln68_6_reg_3200_reg_n_104),
        .I1(add_ln68_8_reg_3205_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_41 
       (.I0(add_ln68_6_reg_3200_reg_n_105),
        .I1(add_ln68_8_reg_3205_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_42 
       (.I0(add_ln68_6_reg_3200_reg_n_106),
        .I1(add_ln68_8_reg_3205_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_43 
       (.I0(add_ln68_6_reg_3200_reg_n_107),
        .I1(add_ln68_8_reg_3205_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_44 
       (.I0(add_ln68_12_reg_3210_reg_n_104),
        .I1(add_ln68_14_reg_3215_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_45 
       (.I0(add_ln68_12_reg_3210_reg_n_105),
        .I1(add_ln68_14_reg_3215_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_46 
       (.I0(add_ln68_12_reg_3210_reg_n_106),
        .I1(add_ln68_14_reg_3215_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_47 
       (.I0(add_ln68_12_reg_3210_reg_n_107),
        .I1(add_ln68_14_reg_3215_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_49 
       (.I0(add_ln68_24_reg_3230_reg_n_104),
        .I1(add_ln68_26_reg_3235_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_5 
       (.I0(sext_ln68_23_fu_2542_p1[1]),
        .I1(sext_ln68_47_fu_2636_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_50 
       (.I0(add_ln68_24_reg_3230_reg_n_105),
        .I1(add_ln68_26_reg_3235_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_51 
       (.I0(add_ln68_24_reg_3230_reg_n_106),
        .I1(add_ln68_26_reg_3235_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_52 
       (.I0(add_ln68_24_reg_3230_reg_n_107),
        .I1(add_ln68_26_reg_3235_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_55 
       (.I0(sext_ln68_39_fu_2600_p1[3]),
        .I1(sext_ln68_45_fu_2616_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_56 
       (.I0(sext_ln68_39_fu_2600_p1[2]),
        .I1(sext_ln68_45_fu_2616_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_56_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_57 
       (.I0(sext_ln68_39_fu_2600_p1[1]),
        .I1(sext_ln68_45_fu_2616_p1[1]),
        .O(\add_ln68_47_reg_3270[3]_i_57_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_58 
       (.I0(sext_ln68_39_fu_2600_p1[0]),
        .I1(sext_ln68_45_fu_2616_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_58_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_59 
       (.I0(add_ln68_17_reg_3220_reg_n_104),
        .I1(add_ln68_19_reg_3225_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_59_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_6 
       (.I0(sext_ln68_23_fu_2542_p1[0]),
        .I1(sext_ln68_47_fu_2636_p1[0]),
        .O(\add_ln68_47_reg_3270[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_60 
       (.I0(add_ln68_17_reg_3220_reg_n_105),
        .I1(add_ln68_19_reg_3225_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_60_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_61 
       (.I0(add_ln68_17_reg_3220_reg_n_106),
        .I1(add_ln68_19_reg_3225_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_62 
       (.I0(add_ln68_17_reg_3220_reg_n_107),
        .I1(add_ln68_19_reg_3225_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_63 
       (.I0(add_ln68_29_reg_3240_reg_n_104),
        .I1(add_ln68_31_reg_3245_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_63_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_64 
       (.I0(add_ln68_29_reg_3240_reg_n_105),
        .I1(add_ln68_31_reg_3245_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_64_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_65 
       (.I0(add_ln68_29_reg_3240_reg_n_106),
        .I1(add_ln68_31_reg_3245_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_65_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_66 
       (.I0(add_ln68_29_reg_3240_reg_n_107),
        .I1(add_ln68_31_reg_3245_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_66_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_67 
       (.I0(add_ln68_35_reg_3250_reg_n_104),
        .I1(add_ln68_37_reg_3255_reg_n_104),
        .O(\add_ln68_47_reg_3270[3]_i_67_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_68 
       (.I0(add_ln68_35_reg_3250_reg_n_105),
        .I1(add_ln68_37_reg_3255_reg_n_105),
        .O(\add_ln68_47_reg_3270[3]_i_68_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_69 
       (.I0(add_ln68_35_reg_3250_reg_n_106),
        .I1(add_ln68_37_reg_3255_reg_n_106),
        .O(\add_ln68_47_reg_3270[3]_i_69_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_70 
       (.I0(add_ln68_35_reg_3250_reg_n_107),
        .I1(add_ln68_37_reg_3255_reg_n_107),
        .O(\add_ln68_47_reg_3270[3]_i_70_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_72 
       (.I0(add_ln68_40_reg_3260_reg_n_104),
        .I1(add_ln68_43_reg_3265[3]),
        .O(\add_ln68_47_reg_3270[3]_i_72_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_73 
       (.I0(add_ln68_40_reg_3260_reg_n_105),
        .I1(add_ln68_43_reg_3265[2]),
        .O(\add_ln68_47_reg_3270[3]_i_73_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_74 
       (.I0(add_ln68_40_reg_3260_reg_n_106),
        .I1(add_ln68_43_reg_3265[1]),
        .O(\add_ln68_47_reg_3270[3]_i_74_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_75 
       (.I0(add_ln68_40_reg_3260_reg_n_107),
        .I1(add_ln68_43_reg_3265[0]),
        .O(\add_ln68_47_reg_3270[3]_i_75_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_8 
       (.I0(sext_ln68_11_fu_2490_p1[3]),
        .I1(sext_ln68_22_fu_2532_p1[3]),
        .O(\add_ln68_47_reg_3270[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[3]_i_9 
       (.I0(sext_ln68_11_fu_2490_p1[2]),
        .I1(sext_ln68_22_fu_2532_p1[2]),
        .O(\add_ln68_47_reg_3270[3]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_10 
       (.I0(sext_ln68_11_fu_2490_p1[5]),
        .I1(sext_ln68_22_fu_2532_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_11 
       (.I0(sext_ln68_11_fu_2490_p1[4]),
        .I1(sext_ln68_22_fu_2532_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_14 
       (.I0(sext_ln68_5_fu_2464_p1[7]),
        .I1(sext_ln68_10_fu_2480_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_15 
       (.I0(sext_ln68_5_fu_2464_p1[6]),
        .I1(sext_ln68_10_fu_2480_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_16 
       (.I0(sext_ln68_5_fu_2464_p1[5]),
        .I1(sext_ln68_10_fu_2480_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_17 
       (.I0(sext_ln68_5_fu_2464_p1[4]),
        .I1(sext_ln68_10_fu_2480_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_20 
       (.I0(sext_ln68_34_fu_2584_p1[7]),
        .I1(sext_ln68_46_fu_2626_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_21 
       (.I0(sext_ln68_34_fu_2584_p1[6]),
        .I1(sext_ln68_46_fu_2626_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_22 
       (.I0(sext_ln68_34_fu_2584_p1[5]),
        .I1(sext_ln68_46_fu_2626_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_23 
       (.I0(sext_ln68_34_fu_2584_p1[4]),
        .I1(sext_ln68_46_fu_2626_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_24 
       (.I0(add_ln68_1_reg_3190_reg_n_100),
        .I1(add_ln68_3_reg_3195_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_25 
       (.I0(add_ln68_1_reg_3190_reg_n_101),
        .I1(add_ln68_3_reg_3195_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_26 
       (.I0(add_ln68_1_reg_3190_reg_n_102),
        .I1(add_ln68_3_reg_3195_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_27 
       (.I0(add_ln68_1_reg_3190_reg_n_103),
        .I1(add_ln68_3_reg_3195_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_3 
       (.I0(sext_ln68_23_fu_2542_p1[7]),
        .I1(sext_ln68_47_fu_2636_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_30 
       (.I0(sext_ln68_16_fu_2506_p1[7]),
        .I1(sext_ln68_21_fu_2522_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_31 
       (.I0(sext_ln68_16_fu_2506_p1[6]),
        .I1(sext_ln68_21_fu_2522_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_32 
       (.I0(sext_ln68_16_fu_2506_p1[5]),
        .I1(sext_ln68_21_fu_2522_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_33 
       (.I0(sext_ln68_16_fu_2506_p1[4]),
        .I1(sext_ln68_21_fu_2522_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_35 
       (.I0(sext_ln68_28_fu_2558_p1[7]),
        .I1(sext_ln68_33_fu_2574_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_36 
       (.I0(sext_ln68_28_fu_2558_p1[6]),
        .I1(sext_ln68_33_fu_2574_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_37 
       (.I0(sext_ln68_28_fu_2558_p1[5]),
        .I1(sext_ln68_33_fu_2574_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_38 
       (.I0(sext_ln68_28_fu_2558_p1[4]),
        .I1(sext_ln68_33_fu_2574_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_4 
       (.I0(sext_ln68_23_fu_2542_p1[6]),
        .I1(sext_ln68_47_fu_2636_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_40 
       (.I0(add_ln68_6_reg_3200_reg_n_100),
        .I1(add_ln68_8_reg_3205_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_41 
       (.I0(add_ln68_6_reg_3200_reg_n_101),
        .I1(add_ln68_8_reg_3205_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_42 
       (.I0(add_ln68_6_reg_3200_reg_n_102),
        .I1(add_ln68_8_reg_3205_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_43 
       (.I0(add_ln68_6_reg_3200_reg_n_103),
        .I1(add_ln68_8_reg_3205_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_44 
       (.I0(add_ln68_12_reg_3210_reg_n_100),
        .I1(add_ln68_14_reg_3215_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_45 
       (.I0(add_ln68_12_reg_3210_reg_n_101),
        .I1(add_ln68_14_reg_3215_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_46 
       (.I0(add_ln68_12_reg_3210_reg_n_102),
        .I1(add_ln68_14_reg_3215_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_47 
       (.I0(add_ln68_12_reg_3210_reg_n_103),
        .I1(add_ln68_14_reg_3215_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_49 
       (.I0(add_ln68_24_reg_3230_reg_n_100),
        .I1(add_ln68_26_reg_3235_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_5 
       (.I0(sext_ln68_23_fu_2542_p1[5]),
        .I1(sext_ln68_47_fu_2636_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_50 
       (.I0(add_ln68_24_reg_3230_reg_n_101),
        .I1(add_ln68_26_reg_3235_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_51 
       (.I0(add_ln68_24_reg_3230_reg_n_102),
        .I1(add_ln68_26_reg_3235_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_52 
       (.I0(add_ln68_24_reg_3230_reg_n_103),
        .I1(add_ln68_26_reg_3235_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_55 
       (.I0(sext_ln68_39_fu_2600_p1[7]),
        .I1(sext_ln68_45_fu_2616_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_56 
       (.I0(sext_ln68_39_fu_2600_p1[6]),
        .I1(sext_ln68_45_fu_2616_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_56_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_57 
       (.I0(sext_ln68_39_fu_2600_p1[5]),
        .I1(sext_ln68_45_fu_2616_p1[5]),
        .O(\add_ln68_47_reg_3270[7]_i_57_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_58 
       (.I0(sext_ln68_39_fu_2600_p1[4]),
        .I1(sext_ln68_45_fu_2616_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_58_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_59 
       (.I0(add_ln68_17_reg_3220_reg_n_100),
        .I1(add_ln68_19_reg_3225_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_59_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_6 
       (.I0(sext_ln68_23_fu_2542_p1[4]),
        .I1(sext_ln68_47_fu_2636_p1[4]),
        .O(\add_ln68_47_reg_3270[7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_60 
       (.I0(add_ln68_17_reg_3220_reg_n_101),
        .I1(add_ln68_19_reg_3225_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_60_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_61 
       (.I0(add_ln68_17_reg_3220_reg_n_102),
        .I1(add_ln68_19_reg_3225_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_61_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_62 
       (.I0(add_ln68_17_reg_3220_reg_n_103),
        .I1(add_ln68_19_reg_3225_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_63 
       (.I0(add_ln68_29_reg_3240_reg_n_100),
        .I1(add_ln68_31_reg_3245_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_63_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_64 
       (.I0(add_ln68_29_reg_3240_reg_n_101),
        .I1(add_ln68_31_reg_3245_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_64_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_65 
       (.I0(add_ln68_29_reg_3240_reg_n_102),
        .I1(add_ln68_31_reg_3245_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_65_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_66 
       (.I0(add_ln68_29_reg_3240_reg_n_103),
        .I1(add_ln68_31_reg_3245_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_66_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_67 
       (.I0(add_ln68_35_reg_3250_reg_n_100),
        .I1(add_ln68_37_reg_3255_reg_n_100),
        .O(\add_ln68_47_reg_3270[7]_i_67_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_68 
       (.I0(add_ln68_35_reg_3250_reg_n_101),
        .I1(add_ln68_37_reg_3255_reg_n_101),
        .O(\add_ln68_47_reg_3270[7]_i_68_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_69 
       (.I0(add_ln68_35_reg_3250_reg_n_102),
        .I1(add_ln68_37_reg_3255_reg_n_102),
        .O(\add_ln68_47_reg_3270[7]_i_69_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_70 
       (.I0(add_ln68_35_reg_3250_reg_n_103),
        .I1(add_ln68_37_reg_3255_reg_n_103),
        .O(\add_ln68_47_reg_3270[7]_i_70_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_72 
       (.I0(add_ln68_40_reg_3260_reg_n_100),
        .I1(add_ln68_43_reg_3265[7]),
        .O(\add_ln68_47_reg_3270[7]_i_72_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_73 
       (.I0(add_ln68_40_reg_3260_reg_n_101),
        .I1(add_ln68_43_reg_3265[6]),
        .O(\add_ln68_47_reg_3270[7]_i_73_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_74 
       (.I0(add_ln68_40_reg_3260_reg_n_102),
        .I1(add_ln68_43_reg_3265[5]),
        .O(\add_ln68_47_reg_3270[7]_i_74_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_75 
       (.I0(add_ln68_40_reg_3260_reg_n_103),
        .I1(add_ln68_43_reg_3265[4]),
        .O(\add_ln68_47_reg_3270[7]_i_75_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_8 
       (.I0(sext_ln68_11_fu_2490_p1[7]),
        .I1(sext_ln68_22_fu_2532_p1[7]),
        .O(\add_ln68_47_reg_3270[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln68_47_reg_3270[7]_i_9 
       (.I0(sext_ln68_11_fu_2490_p1[6]),
        .I1(sext_ln68_22_fu_2532_p1[6]),
        .O(\add_ln68_47_reg_3270[7]_i_9_n_2 ));
  FDRE \add_ln68_47_reg_3270_reg[0] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[0]),
        .Q(add_ln68_47_reg_3270[0]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[10] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[10]),
        .Q(add_ln68_47_reg_3270[10]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[11] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[11]),
        .Q(add_ln68_47_reg_3270[11]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_1 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_1_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_1_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_1_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_1_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_23_fu_2542_p1[11:8]),
        .O(add_ln68_47_fu_2640_p2[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_3_n_2 ,\add_ln68_47_reg_3270[11]_i_4_n_2 ,\add_ln68_47_reg_3270[11]_i_5_n_2 ,\add_ln68_47_reg_3270[11]_i_6_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_12 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_12_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_12_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_12_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_12_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_34_fu_2584_p1[11:8]),
        .O(sext_ln68_47_fu_2636_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_20_n_2 ,\add_ln68_47_reg_3270[11]_i_21_n_2 ,\add_ln68_47_reg_3270[11]_i_22_n_2 ,\add_ln68_47_reg_3270[11]_i_23_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_13 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_13_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_13_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_13_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_13_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_1_reg_3190_reg_n_96,add_ln68_1_reg_3190_reg_n_97,add_ln68_1_reg_3190_reg_n_98,add_ln68_1_reg_3190_reg_n_99}),
        .O(sext_ln68_5_fu_2464_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_24_n_2 ,\add_ln68_47_reg_3270[11]_i_25_n_2 ,\add_ln68_47_reg_3270[11]_i_26_n_2 ,\add_ln68_47_reg_3270[11]_i_27_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_18 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_18_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_18_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_18_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_18_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_16_fu_2506_p1[11:8]),
        .O(sext_ln68_22_fu_2532_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_30_n_2 ,\add_ln68_47_reg_3270[11]_i_31_n_2 ,\add_ln68_47_reg_3270[11]_i_32_n_2 ,\add_ln68_47_reg_3270[11]_i_33_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_19 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_19_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_19_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_19_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_19_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_19_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_28_fu_2558_p1[11:8]),
        .O(sext_ln68_34_fu_2584_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_35_n_2 ,\add_ln68_47_reg_3270[11]_i_36_n_2 ,\add_ln68_47_reg_3270[11]_i_37_n_2 ,\add_ln68_47_reg_3270[11]_i_38_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_2 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_2_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_2_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_2_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_2_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_11_fu_2490_p1[11:8]),
        .O(sext_ln68_23_fu_2542_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_8_n_2 ,\add_ln68_47_reg_3270[11]_i_9_n_2 ,\add_ln68_47_reg_3270[11]_i_10_n_2 ,\add_ln68_47_reg_3270[11]_i_11_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_28 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_28_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_28_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_28_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_28_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_28_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_6_reg_3200_reg_n_96,add_ln68_6_reg_3200_reg_n_97,add_ln68_6_reg_3200_reg_n_98,add_ln68_6_reg_3200_reg_n_99}),
        .O(sext_ln68_10_fu_2480_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_40_n_2 ,\add_ln68_47_reg_3270[11]_i_41_n_2 ,\add_ln68_47_reg_3270[11]_i_42_n_2 ,\add_ln68_47_reg_3270[11]_i_43_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_29 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_29_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_29_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_29_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_29_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_29_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_12_reg_3210_reg_n_96,add_ln68_12_reg_3210_reg_n_97,add_ln68_12_reg_3210_reg_n_98,add_ln68_12_reg_3210_reg_n_99}),
        .O(sext_ln68_16_fu_2506_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_44_n_2 ,\add_ln68_47_reg_3270[11]_i_45_n_2 ,\add_ln68_47_reg_3270[11]_i_46_n_2 ,\add_ln68_47_reg_3270[11]_i_47_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_34 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_34_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_34_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_34_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_34_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_34_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_24_reg_3230_reg_n_96,add_ln68_24_reg_3230_reg_n_97,add_ln68_24_reg_3230_reg_n_98,add_ln68_24_reg_3230_reg_n_99}),
        .O(sext_ln68_28_fu_2558_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_49_n_2 ,\add_ln68_47_reg_3270[11]_i_50_n_2 ,\add_ln68_47_reg_3270[11]_i_51_n_2 ,\add_ln68_47_reg_3270[11]_i_52_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_39 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_39_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_39_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_39_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_39_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_39_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_39_fu_2600_p1[11:8]),
        .O(sext_ln68_46_fu_2626_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_55_n_2 ,\add_ln68_47_reg_3270[11]_i_56_n_2 ,\add_ln68_47_reg_3270[11]_i_57_n_2 ,\add_ln68_47_reg_3270[11]_i_58_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_48 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_48_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_48_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_48_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_48_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_48_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_17_reg_3220_reg_n_96,add_ln68_17_reg_3220_reg_n_97,add_ln68_17_reg_3220_reg_n_98,add_ln68_17_reg_3220_reg_n_99}),
        .O(sext_ln68_21_fu_2522_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_59_n_2 ,\add_ln68_47_reg_3270[11]_i_60_n_2 ,\add_ln68_47_reg_3270[11]_i_61_n_2 ,\add_ln68_47_reg_3270[11]_i_62_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_53 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_53_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_53_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_53_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_53_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_53_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_29_reg_3240_reg_n_96,add_ln68_29_reg_3240_reg_n_97,add_ln68_29_reg_3240_reg_n_98,add_ln68_29_reg_3240_reg_n_99}),
        .O(sext_ln68_33_fu_2574_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_63_n_2 ,\add_ln68_47_reg_3270[11]_i_64_n_2 ,\add_ln68_47_reg_3270[11]_i_65_n_2 ,\add_ln68_47_reg_3270[11]_i_66_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_54 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_54_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_54_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_54_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_54_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_54_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_35_reg_3250_reg_n_96,add_ln68_35_reg_3250_reg_n_97,add_ln68_35_reg_3250_reg_n_98,add_ln68_35_reg_3250_reg_n_99}),
        .O(sext_ln68_39_fu_2600_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_67_n_2 ,\add_ln68_47_reg_3270[11]_i_68_n_2 ,\add_ln68_47_reg_3270[11]_i_69_n_2 ,\add_ln68_47_reg_3270[11]_i_70_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_7 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_7_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_7_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_7_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_7_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2464_p1[11:8]),
        .O(sext_ln68_11_fu_2490_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_14_n_2 ,\add_ln68_47_reg_3270[11]_i_15_n_2 ,\add_ln68_47_reg_3270[11]_i_16_n_2 ,\add_ln68_47_reg_3270[11]_i_17_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[11]_i_71 
       (.CI(\add_ln68_47_reg_3270_reg[7]_i_71_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[11]_i_71_n_2 ,\add_ln68_47_reg_3270_reg[11]_i_71_n_3 ,\add_ln68_47_reg_3270_reg[11]_i_71_n_4 ,\add_ln68_47_reg_3270_reg[11]_i_71_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_40_reg_3260_reg_n_96,add_ln68_40_reg_3260_reg_n_97,add_ln68_40_reg_3260_reg_n_98,add_ln68_40_reg_3260_reg_n_99}),
        .O(sext_ln68_45_fu_2616_p1[11:8]),
        .S({\add_ln68_47_reg_3270[11]_i_72_n_2 ,\add_ln68_47_reg_3270[11]_i_73_n_2 ,\add_ln68_47_reg_3270[11]_i_74_n_2 ,\add_ln68_47_reg_3270[11]_i_75_n_2 }));
  FDRE \add_ln68_47_reg_3270_reg[12] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[12]),
        .Q(add_ln68_47_reg_3270[12]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[13] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[13]),
        .Q(add_ln68_47_reg_3270[13]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[14] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[14]),
        .Q(add_ln68_47_reg_3270[14]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[15] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[15]),
        .Q(add_ln68_47_reg_3270[15]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_1 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_1_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_1_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_1_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_1_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_23_fu_2542_p1[15:12]),
        .O(add_ln68_47_fu_2640_p2[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_3_n_2 ,\add_ln68_47_reg_3270[15]_i_4_n_2 ,\add_ln68_47_reg_3270[15]_i_5_n_2 ,\add_ln68_47_reg_3270[15]_i_6_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_12 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_12_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_12_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_12_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_12_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_34_fu_2584_p1[15:12]),
        .O(sext_ln68_47_fu_2636_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_20_n_2 ,\add_ln68_47_reg_3270[15]_i_21_n_2 ,\add_ln68_47_reg_3270[15]_i_22_n_2 ,\add_ln68_47_reg_3270[15]_i_23_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_13 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_13_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_13_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_13_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_13_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_1_reg_3190_reg_n_92,add_ln68_1_reg_3190_reg_n_93,add_ln68_1_reg_3190_reg_n_94,add_ln68_1_reg_3190_reg_n_95}),
        .O(sext_ln68_5_fu_2464_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_24_n_2 ,\add_ln68_47_reg_3270[15]_i_25_n_2 ,\add_ln68_47_reg_3270[15]_i_26_n_2 ,\add_ln68_47_reg_3270[15]_i_27_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_18 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_18_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_18_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_18_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_18_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_16_fu_2506_p1[15:12]),
        .O(sext_ln68_22_fu_2532_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_30_n_2 ,\add_ln68_47_reg_3270[15]_i_31_n_2 ,\add_ln68_47_reg_3270[15]_i_32_n_2 ,\add_ln68_47_reg_3270[15]_i_33_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_19 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_19_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_19_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_19_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_19_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_19_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_28_fu_2558_p1[15:12]),
        .O(sext_ln68_34_fu_2584_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_35_n_2 ,\add_ln68_47_reg_3270[15]_i_36_n_2 ,\add_ln68_47_reg_3270[15]_i_37_n_2 ,\add_ln68_47_reg_3270[15]_i_38_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_2 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_2_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_2_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_2_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_2_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_11_fu_2490_p1[15:12]),
        .O(sext_ln68_23_fu_2542_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_8_n_2 ,\add_ln68_47_reg_3270[15]_i_9_n_2 ,\add_ln68_47_reg_3270[15]_i_10_n_2 ,\add_ln68_47_reg_3270[15]_i_11_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_28 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_28_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_28_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_28_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_28_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_28_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_6_reg_3200_reg_n_92,add_ln68_6_reg_3200_reg_n_93,add_ln68_6_reg_3200_reg_n_94,add_ln68_6_reg_3200_reg_n_95}),
        .O(sext_ln68_10_fu_2480_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_40_n_2 ,\add_ln68_47_reg_3270[15]_i_41_n_2 ,\add_ln68_47_reg_3270[15]_i_42_n_2 ,\add_ln68_47_reg_3270[15]_i_43_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_29 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_29_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_29_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_29_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_29_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_29_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_12_reg_3210_reg_n_92,add_ln68_12_reg_3210_reg_n_93,add_ln68_12_reg_3210_reg_n_94,add_ln68_12_reg_3210_reg_n_95}),
        .O(sext_ln68_16_fu_2506_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_44_n_2 ,\add_ln68_47_reg_3270[15]_i_45_n_2 ,\add_ln68_47_reg_3270[15]_i_46_n_2 ,\add_ln68_47_reg_3270[15]_i_47_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_34 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_34_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_34_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_34_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_34_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_34_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_24_reg_3230_reg_n_92,add_ln68_24_reg_3230_reg_n_93,add_ln68_24_reg_3230_reg_n_94,add_ln68_24_reg_3230_reg_n_95}),
        .O(sext_ln68_28_fu_2558_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_49_n_2 ,\add_ln68_47_reg_3270[15]_i_50_n_2 ,\add_ln68_47_reg_3270[15]_i_51_n_2 ,\add_ln68_47_reg_3270[15]_i_52_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_39 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_39_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_39_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_39_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_39_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_39_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_39_fu_2600_p1[15:12]),
        .O(sext_ln68_46_fu_2626_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_55_n_2 ,\add_ln68_47_reg_3270[15]_i_56_n_2 ,\add_ln68_47_reg_3270[15]_i_57_n_2 ,\add_ln68_47_reg_3270[15]_i_58_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_48 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_48_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_48_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_48_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_48_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_48_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_17_reg_3220_reg_n_92,add_ln68_17_reg_3220_reg_n_93,add_ln68_17_reg_3220_reg_n_94,add_ln68_17_reg_3220_reg_n_95}),
        .O(sext_ln68_21_fu_2522_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_59_n_2 ,\add_ln68_47_reg_3270[15]_i_60_n_2 ,\add_ln68_47_reg_3270[15]_i_61_n_2 ,\add_ln68_47_reg_3270[15]_i_62_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_53 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_53_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_53_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_53_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_53_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_53_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_29_reg_3240_reg_n_92,add_ln68_29_reg_3240_reg_n_93,add_ln68_29_reg_3240_reg_n_94,add_ln68_29_reg_3240_reg_n_95}),
        .O(sext_ln68_33_fu_2574_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_63_n_2 ,\add_ln68_47_reg_3270[15]_i_64_n_2 ,\add_ln68_47_reg_3270[15]_i_65_n_2 ,\add_ln68_47_reg_3270[15]_i_66_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_54 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_54_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_54_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_54_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_54_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_54_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_35_reg_3250_reg_n_92,add_ln68_35_reg_3250_reg_n_93,add_ln68_35_reg_3250_reg_n_94,add_ln68_35_reg_3250_reg_n_95}),
        .O(sext_ln68_39_fu_2600_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_67_n_2 ,\add_ln68_47_reg_3270[15]_i_68_n_2 ,\add_ln68_47_reg_3270[15]_i_69_n_2 ,\add_ln68_47_reg_3270[15]_i_70_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_7 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_7_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_7_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_7_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_7_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2464_p1[15:12]),
        .O(sext_ln68_11_fu_2490_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_14_n_2 ,\add_ln68_47_reg_3270[15]_i_15_n_2 ,\add_ln68_47_reg_3270[15]_i_16_n_2 ,\add_ln68_47_reg_3270[15]_i_17_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[15]_i_71 
       (.CI(\add_ln68_47_reg_3270_reg[11]_i_71_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[15]_i_71_n_2 ,\add_ln68_47_reg_3270_reg[15]_i_71_n_3 ,\add_ln68_47_reg_3270_reg[15]_i_71_n_4 ,\add_ln68_47_reg_3270_reg[15]_i_71_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_40_reg_3260_reg_n_92,add_ln68_40_reg_3260_reg_n_93,add_ln68_40_reg_3260_reg_n_94,add_ln68_40_reg_3260_reg_n_95}),
        .O(sext_ln68_45_fu_2616_p1[15:12]),
        .S({\add_ln68_47_reg_3270[15]_i_72_n_2 ,\add_ln68_47_reg_3270[15]_i_73_n_2 ,\add_ln68_47_reg_3270[15]_i_74_n_2 ,\add_ln68_47_reg_3270[15]_i_75_n_2 }));
  FDRE \add_ln68_47_reg_3270_reg[16] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[16]),
        .Q(add_ln68_47_reg_3270[16]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[17] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[17]),
        .Q(add_ln68_47_reg_3270[17]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[18] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[18]),
        .Q(add_ln68_47_reg_3270[18]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[19] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[19]),
        .Q(add_ln68_47_reg_3270[19]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_1 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_1_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_1_n_2 ,\add_ln68_47_reg_3270_reg[19]_i_1_n_3 ,\add_ln68_47_reg_3270_reg[19]_i_1_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_23_fu_2542_p1[19:16]),
        .O(add_ln68_47_fu_2640_p2[19:16]),
        .S({\add_ln68_47_reg_3270[19]_i_3_n_2 ,\add_ln68_47_reg_3270[19]_i_4_n_2 ,\add_ln68_47_reg_3270[19]_i_5_n_2 ,\add_ln68_47_reg_3270[19]_i_6_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_12 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_12_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_12_n_2 ,\add_ln68_47_reg_3270_reg[19]_i_12_n_3 ,\add_ln68_47_reg_3270_reg[19]_i_12_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln68_47_reg_3270_reg[19]_i_18_n_2 ,sext_ln68_34_fu_2584_p1[18:16]}),
        .O(sext_ln68_47_fu_2636_p1[19:16]),
        .S({\add_ln68_47_reg_3270[19]_i_19_n_2 ,\add_ln68_47_reg_3270[19]_i_20_n_2 ,\add_ln68_47_reg_3270[19]_i_21_n_2 ,\add_ln68_47_reg_3270[19]_i_22_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_13 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_13_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_13_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_13_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_13_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_23_n_2 ,add_ln68_1_reg_3190_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_13_O_UNCONNECTED [3:2],sext_ln68_5_fu_2464_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_24_n_2 ,\add_ln68_47_reg_3270[19]_i_25_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_17 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_18_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_17_n_2 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_17_CO_UNCONNECTED [2],\add_ln68_47_reg_3270_reg[19]_i_17_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_17_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln68_47_reg_3270_reg[19]_i_27_n_3 ,sext_ln68_16_fu_2506_p1[17:16]}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_17_O_UNCONNECTED [3],sext_ln68_22_fu_2532_p1[18:16]}),
        .S({1'b1,\add_ln68_47_reg_3270[19]_i_28_n_2 ,\add_ln68_47_reg_3270[19]_i_29_n_2 ,\add_ln68_47_reg_3270[19]_i_30_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_18 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_19_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_18_n_2 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_18_CO_UNCONNECTED [2],\add_ln68_47_reg_3270_reg[19]_i_18_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln68_47_reg_3270_reg[19]_i_31_n_3 ,sext_ln68_28_fu_2558_p1[17:16]}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_18_O_UNCONNECTED [3],sext_ln68_34_fu_2584_p1[18:16]}),
        .S({1'b1,\add_ln68_47_reg_3270[19]_i_32_n_2 ,\add_ln68_47_reg_3270[19]_i_33_n_2 ,\add_ln68_47_reg_3270[19]_i_34_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_2 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_2_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_2_n_2 ,\add_ln68_47_reg_3270_reg[19]_i_2_n_3 ,\add_ln68_47_reg_3270_reg[19]_i_2_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln68_47_reg_3270_reg[19]_i_7_n_2 ,sext_ln68_11_fu_2490_p1[18:16]}),
        .O(sext_ln68_23_fu_2542_p1[19:16]),
        .S({\add_ln68_47_reg_3270[19]_i_8_n_2 ,\add_ln68_47_reg_3270[19]_i_9_n_2 ,\add_ln68_47_reg_3270[19]_i_10_n_2 ,\add_ln68_47_reg_3270[19]_i_11_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_26 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_28_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_26_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_26_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_26_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_26_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_36_n_2 ,add_ln68_6_reg_3200_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_26_O_UNCONNECTED [3:2],sext_ln68_10_fu_2480_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_37_n_2 ,\add_ln68_47_reg_3270[19]_i_38_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_27 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_29_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_27_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_27_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_27_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_27_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_39_n_2 ,add_ln68_12_reg_3210_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_27_O_UNCONNECTED [3:2],sext_ln68_16_fu_2506_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_40_n_2 ,\add_ln68_47_reg_3270[19]_i_41_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_31 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_34_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_31_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_31_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_31_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_31_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_43_n_2 ,add_ln68_24_reg_3230_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_31_O_UNCONNECTED [3:2],sext_ln68_28_fu_2558_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_44_n_2 ,\add_ln68_47_reg_3270[19]_i_45_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_35 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_39_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_35_n_2 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_35_CO_UNCONNECTED [2],\add_ln68_47_reg_3270_reg[19]_i_35_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_35_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln68_47_reg_3270_reg[19]_i_47_n_3 ,sext_ln68_39_fu_2600_p1[17:16]}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_35_O_UNCONNECTED [3],sext_ln68_46_fu_2626_p1[18:16]}),
        .S({1'b1,\add_ln68_47_reg_3270[19]_i_48_n_2 ,\add_ln68_47_reg_3270[19]_i_49_n_2 ,\add_ln68_47_reg_3270[19]_i_50_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_42 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_48_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_42_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_42_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_42_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_42_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_51_n_2 ,add_ln68_17_reg_3220_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_42_O_UNCONNECTED [3:2],sext_ln68_21_fu_2522_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_52_n_2 ,\add_ln68_47_reg_3270[19]_i_53_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_46 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_53_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_46_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_46_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_46_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_46_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_54_n_2 ,add_ln68_29_reg_3240_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_46_O_UNCONNECTED [3:2],sext_ln68_33_fu_2574_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_55_n_2 ,\add_ln68_47_reg_3270[19]_i_56_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_47 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_54_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_47_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_47_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_47_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_47_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_57_n_2 ,add_ln68_35_reg_3250_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_47_O_UNCONNECTED [3:2],sext_ln68_39_fu_2600_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_58_n_2 ,\add_ln68_47_reg_3270[19]_i_59_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_60 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_71_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[19]_i_60_CO_UNCONNECTED [3],\add_ln68_47_reg_3270_reg[19]_i_60_n_3 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_60_CO_UNCONNECTED [1],\add_ln68_47_reg_3270_reg[19]_i_60_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln68_47_reg_3270[19]_i_61_n_2 ,add_ln68_40_reg_3260_reg_n_91}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_60_O_UNCONNECTED [3:2],sext_ln68_45_fu_2616_p1[17:16]}),
        .S({1'b0,1'b1,\add_ln68_47_reg_3270[19]_i_62_n_2 ,\add_ln68_47_reg_3270[19]_i_63_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[19]_i_7 
       (.CI(\add_ln68_47_reg_3270_reg[15]_i_7_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[19]_i_7_n_2 ,\NLW_add_ln68_47_reg_3270_reg[19]_i_7_CO_UNCONNECTED [2],\add_ln68_47_reg_3270_reg[19]_i_7_n_4 ,\add_ln68_47_reg_3270_reg[19]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln68_47_reg_3270_reg[19]_i_13_n_3 ,sext_ln68_5_fu_2464_p1[17:16]}),
        .O({\NLW_add_ln68_47_reg_3270_reg[19]_i_7_O_UNCONNECTED [3],sext_ln68_11_fu_2490_p1[18:16]}),
        .S({1'b1,\add_ln68_47_reg_3270[19]_i_14_n_2 ,\add_ln68_47_reg_3270[19]_i_15_n_2 ,\add_ln68_47_reg_3270[19]_i_16_n_2 }));
  FDRE \add_ln68_47_reg_3270_reg[1] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[1]),
        .Q(add_ln68_47_reg_3270[1]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[20] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[20]),
        .Q(add_ln68_47_reg_3270[20]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[21] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[21]),
        .Q(add_ln68_47_reg_3270[21]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[21]_i_2 
       (.CI(\add_ln68_47_reg_3270_reg[19]_i_1_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln68_47_reg_3270_reg[21]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln68_47_reg_3270_reg[21]_i_3_n_5 }),
        .O({\NLW_add_ln68_47_reg_3270_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln68_47_fu_2640_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln68_47_reg_3270[21]_i_4_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[21]_i_3 
       (.CI(\add_ln68_47_reg_3270_reg[19]_i_2_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[21]_i_3_CO_UNCONNECTED [3:1],\add_ln68_47_reg_3270_reg[21]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln68_47_reg_3270_reg[21]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln68_47_reg_3270_reg[21]_i_5 
       (.CI(\add_ln68_47_reg_3270_reg[19]_i_12_n_2 ),
        .CO({\NLW_add_ln68_47_reg_3270_reg[21]_i_5_CO_UNCONNECTED [3:1],\add_ln68_47_reg_3270_reg[21]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln68_47_reg_3270_reg[21]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln68_47_reg_3270_reg[2] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[2]),
        .Q(add_ln68_47_reg_3270[2]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[3] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[3]),
        .Q(add_ln68_47_reg_3270[3]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_1_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_1_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_1_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_23_fu_2542_p1[3:0]),
        .O(add_ln68_47_fu_2640_p2[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_3_n_2 ,\add_ln68_47_reg_3270[3]_i_4_n_2 ,\add_ln68_47_reg_3270[3]_i_5_n_2 ,\add_ln68_47_reg_3270[3]_i_6_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_12_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_12_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_12_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_34_fu_2584_p1[3:0]),
        .O(sext_ln68_47_fu_2636_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_20_n_2 ,\add_ln68_47_reg_3270[3]_i_21_n_2 ,\add_ln68_47_reg_3270[3]_i_22_n_2 ,\add_ln68_47_reg_3270[3]_i_23_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_13 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_13_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_13_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_13_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_1_reg_3190_reg_n_104,add_ln68_1_reg_3190_reg_n_105,add_ln68_1_reg_3190_reg_n_106,add_ln68_1_reg_3190_reg_n_107}),
        .O(sext_ln68_5_fu_2464_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_24_n_2 ,\add_ln68_47_reg_3270[3]_i_25_n_2 ,\add_ln68_47_reg_3270[3]_i_26_n_2 ,\add_ln68_47_reg_3270[3]_i_27_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_18 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_18_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_18_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_18_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_16_fu_2506_p1[3:0]),
        .O(sext_ln68_22_fu_2532_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_30_n_2 ,\add_ln68_47_reg_3270[3]_i_31_n_2 ,\add_ln68_47_reg_3270[3]_i_32_n_2 ,\add_ln68_47_reg_3270[3]_i_33_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_19 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_19_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_19_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_19_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_19_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_28_fu_2558_p1[3:0]),
        .O(sext_ln68_34_fu_2584_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_35_n_2 ,\add_ln68_47_reg_3270[3]_i_36_n_2 ,\add_ln68_47_reg_3270[3]_i_37_n_2 ,\add_ln68_47_reg_3270[3]_i_38_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_2_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_2_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_2_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_11_fu_2490_p1[3:0]),
        .O(sext_ln68_23_fu_2542_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_8_n_2 ,\add_ln68_47_reg_3270[3]_i_9_n_2 ,\add_ln68_47_reg_3270[3]_i_10_n_2 ,\add_ln68_47_reg_3270[3]_i_11_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_28 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_28_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_28_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_28_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_28_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_6_reg_3200_reg_n_104,add_ln68_6_reg_3200_reg_n_105,add_ln68_6_reg_3200_reg_n_106,add_ln68_6_reg_3200_reg_n_107}),
        .O(sext_ln68_10_fu_2480_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_40_n_2 ,\add_ln68_47_reg_3270[3]_i_41_n_2 ,\add_ln68_47_reg_3270[3]_i_42_n_2 ,\add_ln68_47_reg_3270[3]_i_43_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_29 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_29_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_29_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_29_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_29_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_12_reg_3210_reg_n_104,add_ln68_12_reg_3210_reg_n_105,add_ln68_12_reg_3210_reg_n_106,add_ln68_12_reg_3210_reg_n_107}),
        .O(sext_ln68_16_fu_2506_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_44_n_2 ,\add_ln68_47_reg_3270[3]_i_45_n_2 ,\add_ln68_47_reg_3270[3]_i_46_n_2 ,\add_ln68_47_reg_3270[3]_i_47_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_34 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_34_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_34_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_34_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_34_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_24_reg_3230_reg_n_104,add_ln68_24_reg_3230_reg_n_105,add_ln68_24_reg_3230_reg_n_106,add_ln68_24_reg_3230_reg_n_107}),
        .O(sext_ln68_28_fu_2558_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_49_n_2 ,\add_ln68_47_reg_3270[3]_i_50_n_2 ,\add_ln68_47_reg_3270[3]_i_51_n_2 ,\add_ln68_47_reg_3270[3]_i_52_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_39 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_39_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_39_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_39_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_39_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_39_fu_2600_p1[3:0]),
        .O(sext_ln68_46_fu_2626_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_55_n_2 ,\add_ln68_47_reg_3270[3]_i_56_n_2 ,\add_ln68_47_reg_3270[3]_i_57_n_2 ,\add_ln68_47_reg_3270[3]_i_58_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_48 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_48_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_48_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_48_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_48_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_17_reg_3220_reg_n_104,add_ln68_17_reg_3220_reg_n_105,add_ln68_17_reg_3220_reg_n_106,add_ln68_17_reg_3220_reg_n_107}),
        .O(sext_ln68_21_fu_2522_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_59_n_2 ,\add_ln68_47_reg_3270[3]_i_60_n_2 ,\add_ln68_47_reg_3270[3]_i_61_n_2 ,\add_ln68_47_reg_3270[3]_i_62_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_53 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_53_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_53_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_53_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_53_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_29_reg_3240_reg_n_104,add_ln68_29_reg_3240_reg_n_105,add_ln68_29_reg_3240_reg_n_106,add_ln68_29_reg_3240_reg_n_107}),
        .O(sext_ln68_33_fu_2574_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_63_n_2 ,\add_ln68_47_reg_3270[3]_i_64_n_2 ,\add_ln68_47_reg_3270[3]_i_65_n_2 ,\add_ln68_47_reg_3270[3]_i_66_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_54 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_54_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_54_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_54_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_54_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_35_reg_3250_reg_n_104,add_ln68_35_reg_3250_reg_n_105,add_ln68_35_reg_3250_reg_n_106,add_ln68_35_reg_3250_reg_n_107}),
        .O(sext_ln68_39_fu_2600_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_67_n_2 ,\add_ln68_47_reg_3270[3]_i_68_n_2 ,\add_ln68_47_reg_3270[3]_i_69_n_2 ,\add_ln68_47_reg_3270[3]_i_70_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_7_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_7_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_7_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2464_p1[3:0]),
        .O(sext_ln68_11_fu_2490_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_14_n_2 ,\add_ln68_47_reg_3270[3]_i_15_n_2 ,\add_ln68_47_reg_3270[3]_i_16_n_2 ,\add_ln68_47_reg_3270[3]_i_17_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[3]_i_71 
       (.CI(1'b0),
        .CO({\add_ln68_47_reg_3270_reg[3]_i_71_n_2 ,\add_ln68_47_reg_3270_reg[3]_i_71_n_3 ,\add_ln68_47_reg_3270_reg[3]_i_71_n_4 ,\add_ln68_47_reg_3270_reg[3]_i_71_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_40_reg_3260_reg_n_104,add_ln68_40_reg_3260_reg_n_105,add_ln68_40_reg_3260_reg_n_106,add_ln68_40_reg_3260_reg_n_107}),
        .O(sext_ln68_45_fu_2616_p1[3:0]),
        .S({\add_ln68_47_reg_3270[3]_i_72_n_2 ,\add_ln68_47_reg_3270[3]_i_73_n_2 ,\add_ln68_47_reg_3270[3]_i_74_n_2 ,\add_ln68_47_reg_3270[3]_i_75_n_2 }));
  FDRE \add_ln68_47_reg_3270_reg[4] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[4]),
        .Q(add_ln68_47_reg_3270[4]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[5] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[5]),
        .Q(add_ln68_47_reg_3270[5]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[6] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[6]),
        .Q(add_ln68_47_reg_3270[6]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[7] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[7]),
        .Q(add_ln68_47_reg_3270[7]),
        .R(1'b0));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_1 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_1_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_1_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_1_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_1_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_23_fu_2542_p1[7:4]),
        .O(add_ln68_47_fu_2640_p2[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_3_n_2 ,\add_ln68_47_reg_3270[7]_i_4_n_2 ,\add_ln68_47_reg_3270[7]_i_5_n_2 ,\add_ln68_47_reg_3270[7]_i_6_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_12 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_12_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_12_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_12_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_12_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_34_fu_2584_p1[7:4]),
        .O(sext_ln68_47_fu_2636_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_20_n_2 ,\add_ln68_47_reg_3270[7]_i_21_n_2 ,\add_ln68_47_reg_3270[7]_i_22_n_2 ,\add_ln68_47_reg_3270[7]_i_23_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_13 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_13_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_13_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_13_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_13_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_1_reg_3190_reg_n_100,add_ln68_1_reg_3190_reg_n_101,add_ln68_1_reg_3190_reg_n_102,add_ln68_1_reg_3190_reg_n_103}),
        .O(sext_ln68_5_fu_2464_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_24_n_2 ,\add_ln68_47_reg_3270[7]_i_25_n_2 ,\add_ln68_47_reg_3270[7]_i_26_n_2 ,\add_ln68_47_reg_3270[7]_i_27_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_18 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_18_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_18_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_18_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_18_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_16_fu_2506_p1[7:4]),
        .O(sext_ln68_22_fu_2532_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_30_n_2 ,\add_ln68_47_reg_3270[7]_i_31_n_2 ,\add_ln68_47_reg_3270[7]_i_32_n_2 ,\add_ln68_47_reg_3270[7]_i_33_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_19 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_19_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_19_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_19_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_19_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_19_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_28_fu_2558_p1[7:4]),
        .O(sext_ln68_34_fu_2584_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_35_n_2 ,\add_ln68_47_reg_3270[7]_i_36_n_2 ,\add_ln68_47_reg_3270[7]_i_37_n_2 ,\add_ln68_47_reg_3270[7]_i_38_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_2 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_2_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_2_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_2_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_2_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_11_fu_2490_p1[7:4]),
        .O(sext_ln68_23_fu_2542_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_8_n_2 ,\add_ln68_47_reg_3270[7]_i_9_n_2 ,\add_ln68_47_reg_3270[7]_i_10_n_2 ,\add_ln68_47_reg_3270[7]_i_11_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_28 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_28_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_28_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_28_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_28_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_28_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_6_reg_3200_reg_n_100,add_ln68_6_reg_3200_reg_n_101,add_ln68_6_reg_3200_reg_n_102,add_ln68_6_reg_3200_reg_n_103}),
        .O(sext_ln68_10_fu_2480_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_40_n_2 ,\add_ln68_47_reg_3270[7]_i_41_n_2 ,\add_ln68_47_reg_3270[7]_i_42_n_2 ,\add_ln68_47_reg_3270[7]_i_43_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_29 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_29_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_29_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_29_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_29_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_29_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_12_reg_3210_reg_n_100,add_ln68_12_reg_3210_reg_n_101,add_ln68_12_reg_3210_reg_n_102,add_ln68_12_reg_3210_reg_n_103}),
        .O(sext_ln68_16_fu_2506_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_44_n_2 ,\add_ln68_47_reg_3270[7]_i_45_n_2 ,\add_ln68_47_reg_3270[7]_i_46_n_2 ,\add_ln68_47_reg_3270[7]_i_47_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_34 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_34_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_34_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_34_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_34_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_34_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_24_reg_3230_reg_n_100,add_ln68_24_reg_3230_reg_n_101,add_ln68_24_reg_3230_reg_n_102,add_ln68_24_reg_3230_reg_n_103}),
        .O(sext_ln68_28_fu_2558_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_49_n_2 ,\add_ln68_47_reg_3270[7]_i_50_n_2 ,\add_ln68_47_reg_3270[7]_i_51_n_2 ,\add_ln68_47_reg_3270[7]_i_52_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_39 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_39_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_39_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_39_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_39_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_39_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_39_fu_2600_p1[7:4]),
        .O(sext_ln68_46_fu_2626_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_55_n_2 ,\add_ln68_47_reg_3270[7]_i_56_n_2 ,\add_ln68_47_reg_3270[7]_i_57_n_2 ,\add_ln68_47_reg_3270[7]_i_58_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_48 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_48_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_48_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_48_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_48_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_48_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_17_reg_3220_reg_n_100,add_ln68_17_reg_3220_reg_n_101,add_ln68_17_reg_3220_reg_n_102,add_ln68_17_reg_3220_reg_n_103}),
        .O(sext_ln68_21_fu_2522_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_59_n_2 ,\add_ln68_47_reg_3270[7]_i_60_n_2 ,\add_ln68_47_reg_3270[7]_i_61_n_2 ,\add_ln68_47_reg_3270[7]_i_62_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_53 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_53_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_53_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_53_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_53_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_53_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_29_reg_3240_reg_n_100,add_ln68_29_reg_3240_reg_n_101,add_ln68_29_reg_3240_reg_n_102,add_ln68_29_reg_3240_reg_n_103}),
        .O(sext_ln68_33_fu_2574_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_63_n_2 ,\add_ln68_47_reg_3270[7]_i_64_n_2 ,\add_ln68_47_reg_3270[7]_i_65_n_2 ,\add_ln68_47_reg_3270[7]_i_66_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_54 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_54_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_54_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_54_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_54_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_54_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_35_reg_3250_reg_n_100,add_ln68_35_reg_3250_reg_n_101,add_ln68_35_reg_3250_reg_n_102,add_ln68_35_reg_3250_reg_n_103}),
        .O(sext_ln68_39_fu_2600_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_67_n_2 ,\add_ln68_47_reg_3270[7]_i_68_n_2 ,\add_ln68_47_reg_3270[7]_i_69_n_2 ,\add_ln68_47_reg_3270[7]_i_70_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_7 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_7_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_7_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_7_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_7_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI(sext_ln68_5_fu_2464_p1[7:4]),
        .O(sext_ln68_11_fu_2490_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_14_n_2 ,\add_ln68_47_reg_3270[7]_i_15_n_2 ,\add_ln68_47_reg_3270[7]_i_16_n_2 ,\add_ln68_47_reg_3270[7]_i_17_n_2 }));
  CARRY4 \add_ln68_47_reg_3270_reg[7]_i_71 
       (.CI(\add_ln68_47_reg_3270_reg[3]_i_71_n_2 ),
        .CO({\add_ln68_47_reg_3270_reg[7]_i_71_n_2 ,\add_ln68_47_reg_3270_reg[7]_i_71_n_3 ,\add_ln68_47_reg_3270_reg[7]_i_71_n_4 ,\add_ln68_47_reg_3270_reg[7]_i_71_n_5 }),
        .CYINIT(1'b0),
        .DI({add_ln68_40_reg_3260_reg_n_100,add_ln68_40_reg_3260_reg_n_101,add_ln68_40_reg_3260_reg_n_102,add_ln68_40_reg_3260_reg_n_103}),
        .O(sext_ln68_45_fu_2616_p1[7:4]),
        .S({\add_ln68_47_reg_3270[7]_i_72_n_2 ,\add_ln68_47_reg_3270[7]_i_73_n_2 ,\add_ln68_47_reg_3270[7]_i_74_n_2 ,\add_ln68_47_reg_3270[7]_i_75_n_2 }));
  FDRE \add_ln68_47_reg_3270_reg[8] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[8]),
        .Q(add_ln68_47_reg_3270[8]),
        .R(1'b0));
  FDRE \add_ln68_47_reg_3270_reg[9] 
       (.C(ap_clk),
        .CE(add_ln68_47_reg_32700),
        .D(add_ln68_47_fu_2640_p2[9]),
        .Q(add_ln68_47_reg_3270[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_6_reg_3200_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_0_U_n_10,line_buffer_V_0_U_n_11,line_buffer_V_0_U_n_12,line_buffer_V_0_U_n_13,line_buffer_V_0_U_n_14,line_buffer_V_0_U_n_15,line_buffer_V_0_U_n_16,line_buffer_V_0_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_6_reg_3200_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_6_reg_3200_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_3,convolution_filtejbC_U7_n_4,convolution_filtejbC_U7_n_5,convolution_filtejbC_U7_n_6,convolution_filtejbC_U7_n_7,convolution_filtejbC_U7_n_8,convolution_filtejbC_U7_n_9,convolution_filtejbC_U7_n_10,convolution_filtejbC_U7_n_11,convolution_filtejbC_U7_n_12,convolution_filtejbC_U7_n_13,convolution_filtejbC_U7_n_14,convolution_filtejbC_U7_n_15,convolution_filtejbC_U7_n_16,convolution_filtejbC_U7_n_17,convolution_filtejbC_U7_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_6_reg_3200_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_6_reg_3200_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_6_reg_3200_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_6_reg_3200_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_6_reg_3200_reg_P_UNCONNECTED[47:18],add_ln68_6_reg_3200_reg_n_90,add_ln68_6_reg_3200_reg_n_91,add_ln68_6_reg_3200_reg_n_92,add_ln68_6_reg_3200_reg_n_93,add_ln68_6_reg_3200_reg_n_94,add_ln68_6_reg_3200_reg_n_95,add_ln68_6_reg_3200_reg_n_96,add_ln68_6_reg_3200_reg_n_97,add_ln68_6_reg_3200_reg_n_98,add_ln68_6_reg_3200_reg_n_99,add_ln68_6_reg_3200_reg_n_100,add_ln68_6_reg_3200_reg_n_101,add_ln68_6_reg_3200_reg_n_102,add_ln68_6_reg_3200_reg_n_103,add_ln68_6_reg_3200_reg_n_104,add_ln68_6_reg_3200_reg_n_105,add_ln68_6_reg_3200_reg_n_106,add_ln68_6_reg_3200_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_6_reg_3200_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_6_reg_3200_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_6_reg_3200_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_6_reg_3200_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    add_ln68_6_reg_3200_reg_i_1
       (.I0(temp_V_49_fu_2380_p2_i_11_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U33_n_28),
        .I3(trunc_ln180_reg_3067[1]),
        .I4(trunc_ln180_reg_3067[0]),
        .I5(convolution_filtejbC_U5_n_20),
        .O(kernel_V_0_60));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln68_8_reg_3205_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_1_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln68_8_reg_3205_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln68_8_reg_3205_reg_BCOUT_UNCONNECTED[17:0]),
        .C({convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_3,convolution_filtejbC_U9_n_4,convolution_filtejbC_U9_n_5,convolution_filtejbC_U9_n_6,convolution_filtejbC_U9_n_7,convolution_filtejbC_U9_n_8,convolution_filtejbC_U9_n_9,convolution_filtejbC_U9_n_10,convolution_filtejbC_U9_n_11,convolution_filtejbC_U9_n_12,convolution_filtejbC_U9_n_13,convolution_filtejbC_U9_n_14,convolution_filtejbC_U9_n_15,convolution_filtejbC_U9_n_16,convolution_filtejbC_U9_n_17,convolution_filtejbC_U9_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln68_8_reg_3205_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln68_8_reg_3205_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln68_12_reg_32100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln68_8_reg_3205_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln68_8_reg_3205_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln68_8_reg_3205_reg_P_UNCONNECTED[47:18],add_ln68_8_reg_3205_reg_n_90,add_ln68_8_reg_3205_reg_n_91,add_ln68_8_reg_3205_reg_n_92,add_ln68_8_reg_3205_reg_n_93,add_ln68_8_reg_3205_reg_n_94,add_ln68_8_reg_3205_reg_n_95,add_ln68_8_reg_3205_reg_n_96,add_ln68_8_reg_3205_reg_n_97,add_ln68_8_reg_3205_reg_n_98,add_ln68_8_reg_3205_reg_n_99,add_ln68_8_reg_3205_reg_n_100,add_ln68_8_reg_3205_reg_n_101,add_ln68_8_reg_3205_reg_n_102,add_ln68_8_reg_3205_reg_n_103,add_ln68_8_reg_3205_reg_n_104,add_ln68_8_reg_3205_reg_n_105,add_ln68_8_reg_3205_reg_n_106,add_ln68_8_reg_3205_reg_n_107}),
        .PATTERNBDETECT(NLW_add_ln68_8_reg_3205_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln68_8_reg_3205_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln68_8_reg_3205_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln68_8_reg_3205_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    add_ln68_8_reg_3205_reg_i_1
       (.I0(trunc_ln180_1_reg_3071[0]),
        .I1(trunc_ln180_1_reg_3071[1]),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(icmp_ln123_reg_3050),
        .I4(convolution_filtejbC_U33_n_28),
        .I5(convolution_filtejbC_U11_n_20),
        .O(kernel_V_1_20));
  LUT6 #(
    .INIT(64'hAA0AAA28AAAAAAAA)) 
    \and_ln156_reg_3114[0]_i_1 
       (.I0(icmp_ln145_fu_814_p2),
        .I1(convolution_filtejbC_U3_n_23),
        .I2(row_0_reg_525_reg[5]),
        .I3(\and_ln156_reg_3114[0]_i_3_n_2 ),
        .I4(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I5(row_0_reg_525_reg[8]),
        .O(p_60_in));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \and_ln156_reg_3114[0]_i_3 
       (.I0(row_0_reg_525_reg[6]),
        .I1(row_0_reg_525_reg[7]),
        .O(\and_ln156_reg_3114[0]_i_3_n_2 ));
  FDRE \and_ln156_reg_3114_reg[0] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(p_60_in),
        .Q(and_ln156_reg_3114),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \and_ln164_reg_3124[0]_i_1 
       (.I0(icmp_ln116_fu_631_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U3_n_21),
        .O(and_ln156_reg_31140));
  LUT6 #(
    .INIT(64'hAAAAAA80AAAAAAAA)) 
    \and_ln164_reg_3124[0]_i_2 
       (.I0(\and_ln164_reg_3124[0]_i_3_n_2 ),
        .I1(row_0_reg_525_reg[0]),
        .I2(row_0_reg_525_reg[1]),
        .I3(row_0_reg_525_reg[2]),
        .I4(\and_ln164_reg_3124[0]_i_4_n_2 ),
        .I5(convolution_filter_AXILiteS_s_axi_U_n_92),
        .O(and_ln164_fu_848_p2));
  LUT6 #(
    .INIT(64'hFFFCFEFCFEFCFEFC)) 
    \and_ln164_reg_3124[0]_i_3 
       (.I0(\col_0_reg_547_reg_n_2_[7] ),
        .I1(select_ln156_1_fu_663_p3[8]),
        .I2(\and_ln164_reg_3124[0]_i_5_n_2 ),
        .I3(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I4(\col_0_reg_547_reg_n_2_[0] ),
        .I5(\col_0_reg_547_reg_n_2_[1] ),
        .O(\and_ln164_reg_3124[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln164_reg_3124[0]_i_4 
       (.I0(row_0_reg_525_reg[8]),
        .I1(row_0_reg_525_reg[4]),
        .I2(row_0_reg_525_reg[3]),
        .I3(row_0_reg_525_reg[6]),
        .I4(row_0_reg_525_reg[5]),
        .I5(row_0_reg_525_reg[7]),
        .O(\and_ln164_reg_3124[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \and_ln164_reg_3124[0]_i_5 
       (.I0(\and_ln164_reg_3124[0]_i_6_n_2 ),
        .I1(select_ln156_1_fu_663_p3[5]),
        .I2(select_ln156_1_fu_663_p3[3]),
        .I3(select_ln156_1_fu_663_p3[4]),
        .I4(select_ln156_1_fu_663_p3[6]),
        .I5(select_ln156_1_fu_663_p3[2]),
        .O(\and_ln164_reg_3124[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \and_ln164_reg_3124[0]_i_6 
       (.I0(\col_0_reg_547_reg_n_2_[9] ),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .O(\and_ln164_reg_3124[0]_i_6_n_2 ));
  FDRE \and_ln164_reg_3124_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(and_ln164_reg_3124),
        .Q(and_ln164_reg_3124_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\and_ln164_reg_3124_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26 " *) 
  SRLC32E \and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(and_ln164_reg_3124_pp0_iter2_reg),
        .Q(\and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26_n_2 ),
        .Q31(\NLW_and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26_Q31_UNCONNECTED ));
  FDRE \and_ln164_reg_3124_pp0_iter29_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\and_ln164_reg_3124_pp0_iter28_reg_reg[0]_srl26_n_2 ),
        .Q(and_ln164_reg_3124_pp0_iter29_reg),
        .R(1'b0));
  FDRE \and_ln164_reg_3124_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(and_ln164_reg_3124_pp0_iter1_reg),
        .Q(and_ln164_reg_3124_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln164_reg_3124_pp0_iter30_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(and_ln164_reg_3124_pp0_iter29_reg),
        .Q(and_ln164_reg_3124_pp0_iter30_reg),
        .R(1'b0));
  FDRE \and_ln164_reg_3124_reg[0] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(and_ln164_fu_848_p2),
        .Q(and_ln164_reg_3124),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h1130)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_ready),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(\ap_CS_fsm[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hEEC0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_start),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0053)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_2 ),
        .I1(ap_ready),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(\ap_CS_fsm[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm[2]_i_3_n_2 ),
        .I5(convolution_filtejbC_U3_n_21),
        .O(\ap_CS_fsm[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter30),
        .I1(ap_enable_reg_pp0_iter31_reg_n_2),
        .O(\ap_CS_fsm[2]_i_3_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_2 ),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1_n_2 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1_n_2 ),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(icmp_ln116_fu_631_p2),
        .I1(convolution_filtehbi_U1_n_3),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(convolution_filtejbC_U3_n_21),
        .O(ap_block_pp0_stage0_subdone1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter28_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter27),
        .Q(ap_enable_reg_pp0_iter28),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter29_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter28),
        .Q(ap_enable_reg_pp0_iter29),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter29),
        .Q(ap_enable_reg_pp0_iter30),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter31_i_1
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter31_reg_n_2),
        .I3(convolution_filtejbC_U3_n_21),
        .I4(ap_enable_reg_pp0_iter30),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter31_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter31_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter31_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter31_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    ap_ready_INST_0
       (.I0(ap_CS_fsm_state34),
        .I1(out_img_V_TVALID),
        .I2(out_img_V_TREADY),
        .I3(out_img_V_1_ack_in),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \col_0_reg_547[0]_i_1 
       (.I0(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I1(\col_0_reg_547_reg_n_2_[0] ),
        .O(col_fu_860_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \col_0_reg_547[1]_i_1 
       (.I0(\col_0_reg_547_reg_n_2_[0] ),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(\col_0_reg_547_reg_n_2_[1] ),
        .O(col_fu_860_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_0_reg_547[2]_i_1 
       (.I0(select_ln156_1_fu_663_p3[2]),
        .I1(\col_0_reg_547_reg_n_2_[1] ),
        .I2(\col_0_reg_547_reg_n_2_[0] ),
        .I3(convolution_filter_AXILiteS_s_axi_U_n_92),
        .O(col_fu_860_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_0_reg_547[3]_i_1 
       (.I0(select_ln156_1_fu_663_p3[3]),
        .I1(\col_0_reg_547_reg_n_2_[1] ),
        .I2(\col_0_reg_547_reg_n_2_[0] ),
        .I3(select_ln156_1_fu_663_p3[2]),
        .O(col_fu_860_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_0_reg_547[4]_i_1 
       (.I0(select_ln156_1_fu_663_p3[4]),
        .I1(select_ln156_1_fu_663_p3[2]),
        .I2(\col_0_reg_547_reg_n_2_[0] ),
        .I3(\col_0_reg_547_reg_n_2_[1] ),
        .I4(select_ln156_1_fu_663_p3[3]),
        .O(col_fu_860_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_0_reg_547[5]_i_1 
       (.I0(select_ln156_1_fu_663_p3[5]),
        .I1(select_ln156_1_fu_663_p3[3]),
        .I2(\col_0_reg_547_reg_n_2_[1] ),
        .I3(\col_0_reg_547_reg_n_2_[0] ),
        .I4(select_ln156_1_fu_663_p3[2]),
        .I5(select_ln156_1_fu_663_p3[4]),
        .O(col_fu_860_p2[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \col_0_reg_547[6]_i_1 
       (.I0(select_ln156_1_fu_663_p3[6]),
        .I1(select_ln156_1_fu_663_p3[4]),
        .I2(select_ln156_1_fu_663_p3[2]),
        .I3(\col_0_reg_547[6]_i_2_n_2 ),
        .I4(select_ln156_1_fu_663_p3[3]),
        .I5(select_ln156_1_fu_663_p3[5]),
        .O(col_fu_860_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \col_0_reg_547[6]_i_2 
       (.I0(\col_0_reg_547_reg_n_2_[1] ),
        .I1(\col_0_reg_547_reg_n_2_[0] ),
        .O(\col_0_reg_547[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \col_0_reg_547[7]_i_1 
       (.I0(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I1(\col_0_reg_547_reg_n_2_[7] ),
        .I2(\col_0_reg_547[9]_i_4_n_2 ),
        .I3(select_ln156_1_fu_663_p3[6]),
        .O(col_fu_860_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_0_reg_547[8]_i_1 
       (.I0(select_ln156_1_fu_663_p3[8]),
        .I1(select_ln156_1_fu_663_p3[6]),
        .I2(\col_0_reg_547[9]_i_4_n_2 ),
        .I3(\col_0_reg_547_reg_n_2_[7] ),
        .I4(convolution_filter_AXILiteS_s_axi_U_n_92),
        .O(col_fu_860_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \col_0_reg_547[9]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(col_0_reg_5470),
        .O(col_0_reg_547));
  LUT6 #(
    .INIT(64'h4888888888888888)) 
    \col_0_reg_547[9]_i_3 
       (.I0(\col_0_reg_547_reg_n_2_[9] ),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(\col_0_reg_547_reg_n_2_[7] ),
        .I3(\col_0_reg_547[9]_i_4_n_2 ),
        .I4(select_ln156_1_fu_663_p3[6]),
        .I5(select_ln156_1_fu_663_p3[8]),
        .O(\col_0_reg_547[9]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_0_reg_547[9]_i_4 
       (.I0(select_ln156_1_fu_663_p3[5]),
        .I1(select_ln156_1_fu_663_p3[3]),
        .I2(\col_0_reg_547_reg_n_2_[1] ),
        .I3(\col_0_reg_547_reg_n_2_[0] ),
        .I4(select_ln156_1_fu_663_p3[2]),
        .I5(select_ln156_1_fu_663_p3[4]),
        .O(\col_0_reg_547[9]_i_4_n_2 ));
  FDRE \col_0_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[0]),
        .Q(\col_0_reg_547_reg_n_2_[0] ),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[1] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[1]),
        .Q(\col_0_reg_547_reg_n_2_[1] ),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[2] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[2]),
        .Q(select_ln156_1_fu_663_p3[2]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[3] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[3]),
        .Q(select_ln156_1_fu_663_p3[3]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[4] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[4]),
        .Q(select_ln156_1_fu_663_p3[4]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[5] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[5]),
        .Q(select_ln156_1_fu_663_p3[5]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[6] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[6]),
        .Q(select_ln156_1_fu_663_p3[6]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[7] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[7]),
        .Q(\col_0_reg_547_reg_n_2_[7] ),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[8] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(col_fu_860_p2[8]),
        .Q(select_ln156_1_fu_663_p3[8]),
        .R(col_0_reg_547));
  FDRE \col_0_reg_547_reg[9] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\col_0_reg_547[9]_i_3_n_2 ),
        .Q(\col_0_reg_547_reg_n_2_[9] ),
        .R(col_0_reg_547));
  design_1_convolution_filter_0_2_convolution_filtehbi convolution_filtehbi_U1
       (.Q(ap_CS_fsm_pp0_stage0),
        .add_ln647_fu_2662_p2(add_ln647_fu_2662_p2),
        .\ap_CS_fsm_reg[1] (convolution_filtehbi_U1_n_3),
        .ap_clk(ap_clk),
        .\dividend0_reg[22] (add_ln68_47_reg_3270),
        .\divisor0_reg[7] (kernel_sum_V_load_reg_3180_pp0_iter3_reg),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .kernel_off_V_load_reg_3185_pp0_iter29_reg(kernel_off_V_load_reg_3185_pp0_iter29_reg),
        .\loop[0].remd_tmp_reg[1][1] (convolution_filtejbC_U3_n_21));
  design_1_convolution_filter_0_2_convolution_filtejbC convolution_filtejbC_U11
       (.B(kernel_config_V_q0),
        .CEA1(CEA1),
        .D({line_buffer_V_1_U_n_10,line_buffer_V_1_U_n_11,line_buffer_V_1_U_n_12,line_buffer_V_1_U_n_13,line_buffer_V_1_U_n_14,line_buffer_V_1_U_n_15,line_buffer_V_1_U_n_16,line_buffer_V_1_U_n_17}),
        .P({convolution_filtejbC_U11_n_2,convolution_filtejbC_U11_n_3,convolution_filtejbC_U11_n_4,convolution_filtejbC_U11_n_5,convolution_filtejbC_U11_n_6,convolution_filtejbC_U11_n_7,convolution_filtejbC_U11_n_8,convolution_filtejbC_U11_n_9,convolution_filtejbC_U11_n_10,convolution_filtejbC_U11_n_11,convolution_filtejbC_U11_n_12,convolution_filtejbC_U11_n_13,convolution_filtejbC_U11_n_14,convolution_filtejbC_U11_n_15,convolution_filtejbC_U11_n_16,convolution_filtejbC_U11_n_17,convolution_filtejbC_U11_n_18}),
        .Q(trunc_ln180_1_reg_3071[2:1]),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .p({temp_V_15_fu_1857_p2_n_92,temp_V_15_fu_1857_p2_n_93,temp_V_15_fu_1857_p2_n_94,temp_V_15_fu_1857_p2_n_95,temp_V_15_fu_1857_p2_n_96,temp_V_15_fu_1857_p2_n_97,temp_V_15_fu_1857_p2_n_98,temp_V_15_fu_1857_p2_n_99,temp_V_15_fu_1857_p2_n_100,temp_V_15_fu_1857_p2_n_101,temp_V_15_fu_1857_p2_n_102,temp_V_15_fu_1857_p2_n_103,temp_V_15_fu_1857_p2_n_104,temp_V_15_fu_1857_p2_n_105,temp_V_15_fu_1857_p2_n_106,temp_V_15_fu_1857_p2_n_107}),
        .p_0(convolution_filtejbC_U33_n_28),
        .p_1({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_2_[0] }),
        .p_2(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_3(trunc_ln180_reg_3067),
        .\trunc_ln180_reg_3067_reg[2] (convolution_filtejbC_U11_n_20));
  design_1_convolution_filter_0_2_convolution_filtejbC_0 convolution_filtejbC_U13
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U13_n_2,convolution_filtejbC_U13_n_3,convolution_filtejbC_U13_n_4,convolution_filtejbC_U13_n_5,convolution_filtejbC_U13_n_6,convolution_filtejbC_U13_n_7,convolution_filtejbC_U13_n_8,convolution_filtejbC_U13_n_9,convolution_filtejbC_U13_n_10,convolution_filtejbC_U13_n_11,convolution_filtejbC_U13_n_12,convolution_filtejbC_U13_n_13,convolution_filtejbC_U13_n_14,convolution_filtejbC_U13_n_15,convolution_filtejbC_U13_n_16,convolution_filtejbC_U13_n_17,convolution_filtejbC_U13_n_18}),
        .Q(window_V_2_5),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_18_fu_1903_p2_n_92,temp_V_18_fu_1903_p2_n_93,temp_V_18_fu_1903_p2_n_94,temp_V_18_fu_1903_p2_n_95,temp_V_18_fu_1903_p2_n_96,temp_V_18_fu_1903_p2_n_97,temp_V_18_fu_1903_p2_n_98,temp_V_18_fu_1903_p2_n_99,temp_V_18_fu_1903_p2_n_100,temp_V_18_fu_1903_p2_n_101,temp_V_18_fu_1903_p2_n_102,temp_V_18_fu_1903_p2_n_103,temp_V_18_fu_1903_p2_n_104,temp_V_18_fu_1903_p2_n_105,temp_V_18_fu_1903_p2_n_106,temp_V_18_fu_1903_p2_n_107}),
        .p_0(trunc_ln180_1_reg_3071),
        .p_1(convolution_filtejbC_U15_n_19),
        .p_2(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_1 convolution_filtejbC_U15
       (.B(kernel_config_V_q0),
        .CEA1(CEA1),
        .D({line_buffer_V_2_U_n_10,line_buffer_V_2_U_n_11,line_buffer_V_2_U_n_12,line_buffer_V_2_U_n_13,line_buffer_V_2_U_n_14,line_buffer_V_2_U_n_15,line_buffer_V_2_U_n_16,line_buffer_V_2_U_n_17}),
        .P({convolution_filtejbC_U15_n_2,convolution_filtejbC_U15_n_3,convolution_filtejbC_U15_n_4,convolution_filtejbC_U15_n_5,convolution_filtejbC_U15_n_6,convolution_filtejbC_U15_n_7,convolution_filtejbC_U15_n_8,convolution_filtejbC_U15_n_9,convolution_filtejbC_U15_n_10,convolution_filtejbC_U15_n_11,convolution_filtejbC_U15_n_12,convolution_filtejbC_U15_n_13,convolution_filtejbC_U15_n_14,convolution_filtejbC_U15_n_15,convolution_filtejbC_U15_n_16,convolution_filtejbC_U15_n_17,convolution_filtejbC_U15_n_18}),
        .Q(trunc_ln180_1_reg_3071),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_21_fu_1948_p2_n_92,temp_V_21_fu_1948_p2_n_93,temp_V_21_fu_1948_p2_n_94,temp_V_21_fu_1948_p2_n_95,temp_V_21_fu_1948_p2_n_96,temp_V_21_fu_1948_p2_n_97,temp_V_21_fu_1948_p2_n_98,temp_V_21_fu_1948_p2_n_99,temp_V_21_fu_1948_p2_n_100,temp_V_21_fu_1948_p2_n_101,temp_V_21_fu_1948_p2_n_102,temp_V_21_fu_1948_p2_n_103,temp_V_21_fu_1948_p2_n_104,temp_V_21_fu_1948_p2_n_105,temp_V_21_fu_1948_p2_n_106,temp_V_21_fu_1948_p2_n_107}),
        .p_0(convolution_filtejbC_U33_n_28),
        .p_1(trunc_ln180_reg_3067),
        .p_2(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_3(ap_CS_fsm_pp0_stage0),
        .\trunc_ln180_reg_3067_reg[2] (convolution_filtejbC_U15_n_19));
  design_1_convolution_filter_0_2_convolution_filtejbC_2 convolution_filtejbC_U17
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U17_n_2,convolution_filtejbC_U17_n_3,convolution_filtejbC_U17_n_4,convolution_filtejbC_U17_n_5,convolution_filtejbC_U17_n_6,convolution_filtejbC_U17_n_7,convolution_filtejbC_U17_n_8,convolution_filtejbC_U17_n_9,convolution_filtejbC_U17_n_10,convolution_filtejbC_U17_n_11,convolution_filtejbC_U17_n_12,convolution_filtejbC_U17_n_13,convolution_filtejbC_U17_n_14,convolution_filtejbC_U17_n_15,convolution_filtejbC_U17_n_16,convolution_filtejbC_U17_n_17,convolution_filtejbC_U17_n_18}),
        .Q(window_V_3_4),
        .ap_clk(ap_clk),
        .p({temp_V_24_fu_1994_p2_n_92,temp_V_24_fu_1994_p2_n_93,temp_V_24_fu_1994_p2_n_94,temp_V_24_fu_1994_p2_n_95,temp_V_24_fu_1994_p2_n_96,temp_V_24_fu_1994_p2_n_97,temp_V_24_fu_1994_p2_n_98,temp_V_24_fu_1994_p2_n_99,temp_V_24_fu_1994_p2_n_100,temp_V_24_fu_1994_p2_n_101,temp_V_24_fu_1994_p2_n_102,temp_V_24_fu_1994_p2_n_103,temp_V_24_fu_1994_p2_n_104,temp_V_24_fu_1994_p2_n_105,temp_V_24_fu_1994_p2_n_106,temp_V_24_fu_1994_p2_n_107}),
        .p_0(convolution_filtejbC_U3_n_20),
        .p_1(trunc_ln180_reg_3067[1:0]),
        .p_2(convolution_filtejbC_U5_n_20),
        .p_3(ap_CS_fsm_pp0_stage0),
        .p_4(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_3 convolution_filtejbC_U19
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U19_n_2,convolution_filtejbC_U19_n_3,convolution_filtejbC_U19_n_4,convolution_filtejbC_U19_n_5,convolution_filtejbC_U19_n_6,convolution_filtejbC_U19_n_7,convolution_filtejbC_U19_n_8,convolution_filtejbC_U19_n_9,convolution_filtejbC_U19_n_10,convolution_filtejbC_U19_n_11,convolution_filtejbC_U19_n_12,convolution_filtejbC_U19_n_13,convolution_filtejbC_U19_n_14,convolution_filtejbC_U19_n_15,convolution_filtejbC_U19_n_16,convolution_filtejbC_U19_n_17,convolution_filtejbC_U19_n_18}),
        .Q(window_V_3_6_loc_1_fu_326),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .p({temp_V_27_fu_2039_p2_n_92,temp_V_27_fu_2039_p2_n_93,temp_V_27_fu_2039_p2_n_94,temp_V_27_fu_2039_p2_n_95,temp_V_27_fu_2039_p2_n_96,temp_V_27_fu_2039_p2_n_97,temp_V_27_fu_2039_p2_n_98,temp_V_27_fu_2039_p2_n_99,temp_V_27_fu_2039_p2_n_100,temp_V_27_fu_2039_p2_n_101,temp_V_27_fu_2039_p2_n_102,temp_V_27_fu_2039_p2_n_103,temp_V_27_fu_2039_p2_n_104,temp_V_27_fu_2039_p2_n_105,temp_V_27_fu_2039_p2_n_106,temp_V_27_fu_2039_p2_n_107}),
        .p_0(convolution_filtejbC_U5_n_19),
        .p_1(trunc_ln180_reg_3067[1:0]),
        .p_2(convolution_filtejbC_U5_n_20),
        .p_3(ap_CS_fsm_pp0_stage0),
        .p_4(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_4 convolution_filtejbC_U21
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U21_n_2,convolution_filtejbC_U21_n_3,convolution_filtejbC_U21_n_4,convolution_filtejbC_U21_n_5,convolution_filtejbC_U21_n_6,convolution_filtejbC_U21_n_7,convolution_filtejbC_U21_n_8,convolution_filtejbC_U21_n_9,convolution_filtejbC_U21_n_10,convolution_filtejbC_U21_n_11,convolution_filtejbC_U21_n_12,convolution_filtejbC_U21_n_13,convolution_filtejbC_U21_n_14,convolution_filtejbC_U21_n_15,convolution_filtejbC_U21_n_16,convolution_filtejbC_U21_n_17,convolution_filtejbC_U21_n_18}),
        .Q(window_V_4_3),
        .\ap_CS_fsm_reg[1] (convolution_filtejbC_U21_n_19),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_30_fu_2085_p2_n_92,temp_V_30_fu_2085_p2_n_93,temp_V_30_fu_2085_p2_n_94,temp_V_30_fu_2085_p2_n_95,temp_V_30_fu_2085_p2_n_96,temp_V_30_fu_2085_p2_n_97,temp_V_30_fu_2085_p2_n_98,temp_V_30_fu_2085_p2_n_99,temp_V_30_fu_2085_p2_n_100,temp_V_30_fu_2085_p2_n_101,temp_V_30_fu_2085_p2_n_102,temp_V_30_fu_2085_p2_n_103,temp_V_30_fu_2085_p2_n_104,temp_V_30_fu_2085_p2_n_105,temp_V_30_fu_2085_p2_n_106,temp_V_30_fu_2085_p2_n_107}),
        .p_0(trunc_ln180_1_reg_3071),
        .p_1(convolution_filtejbC_U33_n_28),
        .p_2(ap_CS_fsm_pp0_stage0),
        .p_3(trunc_ln180_reg_3067),
        .p_4(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_5 convolution_filtejbC_U23
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U23_n_2,convolution_filtejbC_U23_n_3,convolution_filtejbC_U23_n_4,convolution_filtejbC_U23_n_5,convolution_filtejbC_U23_n_6,convolution_filtejbC_U23_n_7,convolution_filtejbC_U23_n_8,convolution_filtejbC_U23_n_9,convolution_filtejbC_U23_n_10,convolution_filtejbC_U23_n_11,convolution_filtejbC_U23_n_12,convolution_filtejbC_U23_n_13,convolution_filtejbC_U23_n_14,convolution_filtejbC_U23_n_15,convolution_filtejbC_U23_n_16,convolution_filtejbC_U23_n_17,convolution_filtejbC_U23_n_18}),
        .Q(window_V_4_6_loc_1_l_reg_3150),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_33_fu_2131_p2_n_92,temp_V_33_fu_2131_p2_n_93,temp_V_33_fu_2131_p2_n_94,temp_V_33_fu_2131_p2_n_95,temp_V_33_fu_2131_p2_n_96,temp_V_33_fu_2131_p2_n_97,temp_V_33_fu_2131_p2_n_98,temp_V_33_fu_2131_p2_n_99,temp_V_33_fu_2131_p2_n_100,temp_V_33_fu_2131_p2_n_101,temp_V_33_fu_2131_p2_n_102,temp_V_33_fu_2131_p2_n_103,temp_V_33_fu_2131_p2_n_104,temp_V_33_fu_2131_p2_n_105,temp_V_33_fu_2131_p2_n_106,temp_V_33_fu_2131_p2_n_107}),
        .p_0(trunc_ln180_1_reg_3071),
        .p_1(convolution_filtejbC_U21_n_19),
        .p_2(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_6 convolution_filtejbC_U25
       (.B(kernel_config_V_q0),
        .CEA1(CEA1),
        .D({line_buffer_V_4_U_n_11,line_buffer_V_4_U_n_12,line_buffer_V_4_U_n_13,line_buffer_V_4_U_n_14,line_buffer_V_4_U_n_15,line_buffer_V_4_U_n_16,line_buffer_V_4_U_n_17,line_buffer_V_4_U_n_18}),
        .P({convolution_filtejbC_U25_n_2,convolution_filtejbC_U25_n_3,convolution_filtejbC_U25_n_4,convolution_filtejbC_U25_n_5,convolution_filtejbC_U25_n_6,convolution_filtejbC_U25_n_7,convolution_filtejbC_U25_n_8,convolution_filtejbC_U25_n_9,convolution_filtejbC_U25_n_10,convolution_filtejbC_U25_n_11,convolution_filtejbC_U25_n_12,convolution_filtejbC_U25_n_13,convolution_filtejbC_U25_n_14,convolution_filtejbC_U25_n_15,convolution_filtejbC_U25_n_16,convolution_filtejbC_U25_n_17,convolution_filtejbC_U25_n_18}),
        .Q(trunc_ln180_1_reg_3071[2:1]),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_36_fu_2176_p2_n_92,temp_V_36_fu_2176_p2_n_93,temp_V_36_fu_2176_p2_n_94,temp_V_36_fu_2176_p2_n_95,temp_V_36_fu_2176_p2_n_96,temp_V_36_fu_2176_p2_n_97,temp_V_36_fu_2176_p2_n_98,temp_V_36_fu_2176_p2_n_99,temp_V_36_fu_2176_p2_n_100,temp_V_36_fu_2176_p2_n_101,temp_V_36_fu_2176_p2_n_102,temp_V_36_fu_2176_p2_n_103,temp_V_36_fu_2176_p2_n_104,temp_V_36_fu_2176_p2_n_105,temp_V_36_fu_2176_p2_n_106,temp_V_36_fu_2176_p2_n_107}),
        .p_0(convolution_filtejbC_U21_n_19),
        .p_1(convolution_filtejbC_U33_n_28));
  design_1_convolution_filter_0_2_convolution_filtejbC_7 convolution_filtejbC_U27
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U27_n_2,convolution_filtejbC_U27_n_3,convolution_filtejbC_U27_n_4,convolution_filtejbC_U27_n_5,convolution_filtejbC_U27_n_6,convolution_filtejbC_U27_n_7,convolution_filtejbC_U27_n_8,convolution_filtejbC_U27_n_9,convolution_filtejbC_U27_n_10,convolution_filtejbC_U27_n_11,convolution_filtejbC_U27_n_12,convolution_filtejbC_U27_n_13,convolution_filtejbC_U27_n_14,convolution_filtejbC_U27_n_15,convolution_filtejbC_U27_n_16,convolution_filtejbC_U27_n_17,convolution_filtejbC_U27_n_18}),
        .Q(window_V_5_5),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_39_fu_2222_p2_n_92,temp_V_39_fu_2222_p2_n_93,temp_V_39_fu_2222_p2_n_94,temp_V_39_fu_2222_p2_n_95,temp_V_39_fu_2222_p2_n_96,temp_V_39_fu_2222_p2_n_97,temp_V_39_fu_2222_p2_n_98,temp_V_39_fu_2222_p2_n_99,temp_V_39_fu_2222_p2_n_100,temp_V_39_fu_2222_p2_n_101,temp_V_39_fu_2222_p2_n_102,temp_V_39_fu_2222_p2_n_103,temp_V_39_fu_2222_p2_n_104,temp_V_39_fu_2222_p2_n_105,temp_V_39_fu_2222_p2_n_106,temp_V_39_fu_2222_p2_n_107}),
        .p_0(convolution_filtejbC_U29_n_19),
        .p_1(trunc_ln180_1_reg_3071),
        .p_2(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_8 convolution_filtejbC_U29
       (.B(kernel_config_V_q0),
        .CEA1(CEA1),
        .D({line_buffer_V_5_U_n_16,line_buffer_V_5_U_n_17,line_buffer_V_5_U_n_18,line_buffer_V_5_U_n_19,line_buffer_V_5_U_n_20,line_buffer_V_5_U_n_21,line_buffer_V_5_U_n_22,line_buffer_V_5_U_n_23}),
        .P({convolution_filtejbC_U29_n_2,convolution_filtejbC_U29_n_3,convolution_filtejbC_U29_n_4,convolution_filtejbC_U29_n_5,convolution_filtejbC_U29_n_6,convolution_filtejbC_U29_n_7,convolution_filtejbC_U29_n_8,convolution_filtejbC_U29_n_9,convolution_filtejbC_U29_n_10,convolution_filtejbC_U29_n_11,convolution_filtejbC_U29_n_12,convolution_filtejbC_U29_n_13,convolution_filtejbC_U29_n_14,convolution_filtejbC_U29_n_15,convolution_filtejbC_U29_n_16,convolution_filtejbC_U29_n_17,convolution_filtejbC_U29_n_18}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\ap_CS_fsm_reg[1] (convolution_filtejbC_U29_n_19),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_42_fu_2267_p2_n_92,temp_V_42_fu_2267_p2_n_93,temp_V_42_fu_2267_p2_n_94,temp_V_42_fu_2267_p2_n_95,temp_V_42_fu_2267_p2_n_96,temp_V_42_fu_2267_p2_n_97,temp_V_42_fu_2267_p2_n_98,temp_V_42_fu_2267_p2_n_99,temp_V_42_fu_2267_p2_n_100,temp_V_42_fu_2267_p2_n_101,temp_V_42_fu_2267_p2_n_102,temp_V_42_fu_2267_p2_n_103,temp_V_42_fu_2267_p2_n_104,temp_V_42_fu_2267_p2_n_105,temp_V_42_fu_2267_p2_n_106,temp_V_42_fu_2267_p2_n_107}),
        .p_0(trunc_ln180_reg_3067),
        .p_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_2(convolution_filtejbC_U33_n_28),
        .p_3(trunc_ln180_1_reg_3071));
  design_1_convolution_filter_0_2_convolution_filtejbC_9 convolution_filtejbC_U3
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U3_n_2,convolution_filtejbC_U3_n_3,convolution_filtejbC_U3_n_4,convolution_filtejbC_U3_n_5,convolution_filtejbC_U3_n_6,convolution_filtejbC_U3_n_7,convolution_filtejbC_U3_n_8,convolution_filtejbC_U3_n_9,convolution_filtejbC_U3_n_10,convolution_filtejbC_U3_n_11,convolution_filtejbC_U3_n_12,convolution_filtejbC_U3_n_13,convolution_filtejbC_U3_n_14,convolution_filtejbC_U3_n_15,convolution_filtejbC_U3_n_16,convolution_filtejbC_U3_n_17,convolution_filtejbC_U3_n_18}),
        .Q(window_V_0_4),
        .and_ln164_reg_3124_pp0_iter29_reg(and_ln164_reg_3124_pp0_iter29_reg),
        .and_ln164_reg_3124_pp0_iter30_reg(and_ln164_reg_3124_pp0_iter30_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter30(ap_enable_reg_pp0_iter30),
        .icmp_ln116_fu_631_p2(icmp_ln116_fu_631_p2),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .\in_img_V_0_state_reg[0] (convolution_filtejbC_U3_n_21),
        .indvar_flatten_reg_503_reg(indvar_flatten_reg_503_reg),
        .out_img_V_1_ack_in(out_img_V_1_ack_in),
        .p({temp_V_3_fu_1675_p2_n_92,temp_V_3_fu_1675_p2_n_93,temp_V_3_fu_1675_p2_n_94,temp_V_3_fu_1675_p2_n_95,temp_V_3_fu_1675_p2_n_96,temp_V_3_fu_1675_p2_n_97,temp_V_3_fu_1675_p2_n_98,temp_V_3_fu_1675_p2_n_99,temp_V_3_fu_1675_p2_n_100,temp_V_3_fu_1675_p2_n_101,temp_V_3_fu_1675_p2_n_102,temp_V_3_fu_1675_p2_n_103,temp_V_3_fu_1675_p2_n_104,temp_V_3_fu_1675_p2_n_105,temp_V_3_fu_1675_p2_n_106,temp_V_3_fu_1675_p2_n_107}),
        .p_0(ap_CS_fsm_pp0_stage0),
        .p_1(convolution_filtejbC_U33_n_28),
        .p_2(trunc_ln180_reg_3067[1:0]),
        .p_3(convolution_filtejbC_U5_n_20),
        .p_4(\in_img_V_0_state_reg_n_2_[0] ),
        .p_5(trunc_ln180_1_reg_3071),
        .ram_reg_i_9(ap_enable_reg_pp0_iter31_reg_n_2),
        .ram_reg_i_9_0({\col_0_reg_547_reg_n_2_[9] ,select_ln156_1_fu_663_p3[8],\col_0_reg_547_reg_n_2_[7] }),
        .ram_reg_i_9_1(row_0_reg_525_reg),
        .ram_reg_i_9_2(convolution_filter_AXILiteS_s_axi_U_n_92),
        .\row_0_reg_525_reg[3] (convolution_filtejbC_U3_n_23),
        .\trunc_ln180_1_reg_3071_reg[0] (convolution_filtejbC_U3_n_20),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_10 convolution_filtejbC_U31
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U31_n_2,convolution_filtejbC_U31_n_3,convolution_filtejbC_U31_n_4,convolution_filtejbC_U31_n_5,convolution_filtejbC_U31_n_6,convolution_filtejbC_U31_n_7,convolution_filtejbC_U31_n_8,convolution_filtejbC_U31_n_9,convolution_filtejbC_U31_n_10,convolution_filtejbC_U31_n_11,convolution_filtejbC_U31_n_12,convolution_filtejbC_U31_n_13,convolution_filtejbC_U31_n_14,convolution_filtejbC_U31_n_15,convolution_filtejbC_U31_n_16,convolution_filtejbC_U31_n_17,convolution_filtejbC_U31_n_18}),
        .Q(window_V_6_4),
        .ap_clk(ap_clk),
        .p({temp_V_45_fu_2313_p2_n_92,temp_V_45_fu_2313_p2_n_93,temp_V_45_fu_2313_p2_n_94,temp_V_45_fu_2313_p2_n_95,temp_V_45_fu_2313_p2_n_96,temp_V_45_fu_2313_p2_n_97,temp_V_45_fu_2313_p2_n_98,temp_V_45_fu_2313_p2_n_99,temp_V_45_fu_2313_p2_n_100,temp_V_45_fu_2313_p2_n_101,temp_V_45_fu_2313_p2_n_102,temp_V_45_fu_2313_p2_n_103,temp_V_45_fu_2313_p2_n_104,temp_V_45_fu_2313_p2_n_105,temp_V_45_fu_2313_p2_n_106,temp_V_45_fu_2313_p2_n_107}),
        .p_0(trunc_ln180_reg_3067[2:1]),
        .p_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_2(ap_CS_fsm_pp0_stage0),
        .p_3(convolution_filtejbC_U33_n_28),
        .p_4(convolution_filtejbC_U3_n_20),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_11 convolution_filtejbC_U32
       (.B(kernel_config_V_q0),
        .P({temp_V_47_fu_2347_p2_n_92,temp_V_47_fu_2347_p2_n_93,temp_V_47_fu_2347_p2_n_94,temp_V_47_fu_2347_p2_n_95,temp_V_47_fu_2347_p2_n_96,temp_V_47_fu_2347_p2_n_97,temp_V_47_fu_2347_p2_n_98,temp_V_47_fu_2347_p2_n_99,temp_V_47_fu_2347_p2_n_100,temp_V_47_fu_2347_p2_n_101,temp_V_47_fu_2347_p2_n_102,temp_V_47_fu_2347_p2_n_103,temp_V_47_fu_2347_p2_n_104,temp_V_47_fu_2347_p2_n_105,temp_V_47_fu_2347_p2_n_106,temp_V_47_fu_2347_p2_n_107}),
        .Q(in_temp_V_1_load_reg_3138),
        .add_ln68_43_fu_2446_p2(add_ln68_43_fu_2446_p2),
        .\add_ln68_43_reg_3265_reg[17] ({convolution_filtejbC_U33_n_2,convolution_filtejbC_U33_n_3,convolution_filtejbC_U33_n_4,convolution_filtejbC_U33_n_5,convolution_filtejbC_U33_n_6,convolution_filtejbC_U33_n_7,convolution_filtejbC_U33_n_8,convolution_filtejbC_U33_n_9,convolution_filtejbC_U33_n_10,convolution_filtejbC_U33_n_11,convolution_filtejbC_U33_n_12,convolution_filtejbC_U33_n_13,convolution_filtejbC_U33_n_14,convolution_filtejbC_U33_n_15,convolution_filtejbC_U33_n_16,convolution_filtejbC_U33_n_17,convolution_filtejbC_U33_n_18}),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p(trunc_ln180_reg_3067[2:1]),
        .p_0(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_1(ap_CS_fsm_pp0_stage0),
        .p_2(convolution_filtejbC_U33_n_28),
        .p_3(trunc_ln180_1_reg_3071),
        .\trunc_ln180_1_reg_3071_reg[0] (convolution_filtejbC_U32_n_2),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_12 convolution_filtejbC_U33
       (.B(kernel_config_V_q0),
        .D(p_1_in__0),
        .E(CEA2),
        .P({temp_V_49_fu_2380_p2_n_92,temp_V_49_fu_2380_p2_n_93,temp_V_49_fu_2380_p2_n_94,temp_V_49_fu_2380_p2_n_95,temp_V_49_fu_2380_p2_n_96,temp_V_49_fu_2380_p2_n_97,temp_V_49_fu_2380_p2_n_98,temp_V_49_fu_2380_p2_n_99,temp_V_49_fu_2380_p2_n_100,temp_V_49_fu_2380_p2_n_101,temp_V_49_fu_2380_p2_n_102,temp_V_49_fu_2380_p2_n_103,temp_V_49_fu_2380_p2_n_104,temp_V_49_fu_2380_p2_n_105,temp_V_49_fu_2380_p2_n_106,temp_V_49_fu_2380_p2_n_107}),
        .Q({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_2_[0] }),
        .and_ln156_reg_3114(and_ln156_reg_3114),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(convolution_filtejbC_U33_n_28),
        .ap_start(ap_start),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({convolution_filtejbC_U33_n_2,convolution_filtejbC_U33_n_3,convolution_filtejbC_U33_n_4,convolution_filtejbC_U33_n_5,convolution_filtejbC_U33_n_6,convolution_filtejbC_U33_n_7,convolution_filtejbC_U33_n_8,convolution_filtejbC_U33_n_9,convolution_filtejbC_U33_n_10,convolution_filtejbC_U33_n_11,convolution_filtejbC_U33_n_12,convolution_filtejbC_U33_n_13,convolution_filtejbC_U33_n_14,convolution_filtejbC_U33_n_15,convolution_filtejbC_U33_n_16,convolution_filtejbC_U33_n_17,convolution_filtejbC_U33_n_18}),
        .p_0(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_1(in_temp_V_reg_3118),
        .p_2(window_V_6_6),
        .p_3(trunc_ln180_reg_3067[2:1]),
        .p_4(convolution_filtejbC_U3_n_21),
        .p_5(trunc_ln180_1_reg_3071),
        .\trunc_ln180_1_reg_3071_reg[0] (convolution_filtejbC_U33_n_29));
  design_1_convolution_filter_0_2_convolution_filtejbC_13 convolution_filtejbC_U5
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U5_n_2,convolution_filtejbC_U5_n_3,convolution_filtejbC_U5_n_4,convolution_filtejbC_U5_n_5,convolution_filtejbC_U5_n_6,convolution_filtejbC_U5_n_7,convolution_filtejbC_U5_n_8,convolution_filtejbC_U5_n_9,convolution_filtejbC_U5_n_10,convolution_filtejbC_U5_n_11,convolution_filtejbC_U5_n_12,convolution_filtejbC_U5_n_13,convolution_filtejbC_U5_n_14,convolution_filtejbC_U5_n_15,convolution_filtejbC_U5_n_16,convolution_filtejbC_U5_n_17,convolution_filtejbC_U5_n_18}),
        .Q(window_V_0_6_loc_1_fu_338),
        .ap_clk(ap_clk),
        .grp_fu_2652_ce(grp_fu_2652_ce),
        .\icmp_ln116_reg_3026_reg[0] (convolution_filtejbC_U5_n_20),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_6_fu_1720_p2_n_92,temp_V_6_fu_1720_p2_n_93,temp_V_6_fu_1720_p2_n_94,temp_V_6_fu_1720_p2_n_95,temp_V_6_fu_1720_p2_n_96,temp_V_6_fu_1720_p2_n_97,temp_V_6_fu_1720_p2_n_98,temp_V_6_fu_1720_p2_n_99,temp_V_6_fu_1720_p2_n_100,temp_V_6_fu_1720_p2_n_101,temp_V_6_fu_1720_p2_n_102,temp_V_6_fu_1720_p2_n_103,temp_V_6_fu_1720_p2_n_104,temp_V_6_fu_1720_p2_n_105,temp_V_6_fu_1720_p2_n_106,temp_V_6_fu_1720_p2_n_107}),
        .p_0(ap_CS_fsm_pp0_stage0),
        .p_1(convolution_filtejbC_U33_n_28),
        .p_2(trunc_ln180_reg_3067),
        .p_3(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_4(trunc_ln180_1_reg_3071),
        .\trunc_ln180_1_reg_3071_reg[0] (convolution_filtejbC_U5_n_19),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_14 convolution_filtejbC_U7
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U7_n_2,convolution_filtejbC_U7_n_3,convolution_filtejbC_U7_n_4,convolution_filtejbC_U7_n_5,convolution_filtejbC_U7_n_6,convolution_filtejbC_U7_n_7,convolution_filtejbC_U7_n_8,convolution_filtejbC_U7_n_9,convolution_filtejbC_U7_n_10,convolution_filtejbC_U7_n_11,convolution_filtejbC_U7_n_12,convolution_filtejbC_U7_n_13,convolution_filtejbC_U7_n_14,convolution_filtejbC_U7_n_15,convolution_filtejbC_U7_n_16,convolution_filtejbC_U7_n_17,convolution_filtejbC_U7_n_18}),
        .Q(window_V_1_3),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_9_fu_1766_p2_n_92,temp_V_9_fu_1766_p2_n_93,temp_V_9_fu_1766_p2_n_94,temp_V_9_fu_1766_p2_n_95,temp_V_9_fu_1766_p2_n_96,temp_V_9_fu_1766_p2_n_97,temp_V_9_fu_1766_p2_n_98,temp_V_9_fu_1766_p2_n_99,temp_V_9_fu_1766_p2_n_100,temp_V_9_fu_1766_p2_n_101,temp_V_9_fu_1766_p2_n_102,temp_V_9_fu_1766_p2_n_103,temp_V_9_fu_1766_p2_n_104,temp_V_9_fu_1766_p2_n_105,temp_V_9_fu_1766_p2_n_106,temp_V_9_fu_1766_p2_n_107}),
        .p_0(trunc_ln180_1_reg_3071),
        .p_1(convolution_filtejbC_U11_n_20),
        .p_2(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filtejbC_15 convolution_filtejbC_U9
       (.B(kernel_config_V_q0),
        .P({convolution_filtejbC_U9_n_2,convolution_filtejbC_U9_n_3,convolution_filtejbC_U9_n_4,convolution_filtejbC_U9_n_5,convolution_filtejbC_U9_n_6,convolution_filtejbC_U9_n_7,convolution_filtejbC_U9_n_8,convolution_filtejbC_U9_n_9,convolution_filtejbC_U9_n_10,convolution_filtejbC_U9_n_11,convolution_filtejbC_U9_n_12,convolution_filtejbC_U9_n_13,convolution_filtejbC_U9_n_14,convolution_filtejbC_U9_n_15,convolution_filtejbC_U9_n_16,convolution_filtejbC_U9_n_17,convolution_filtejbC_U9_n_18}),
        .Q(window_V_1_6_loc_1_l_reg_3168),
        .ap_clk(ap_clk),
        .icmp_ln123_reg_3050(icmp_ln123_reg_3050),
        .p({temp_V_12_fu_1812_p2_n_92,temp_V_12_fu_1812_p2_n_93,temp_V_12_fu_1812_p2_n_94,temp_V_12_fu_1812_p2_n_95,temp_V_12_fu_1812_p2_n_96,temp_V_12_fu_1812_p2_n_97,temp_V_12_fu_1812_p2_n_98,temp_V_12_fu_1812_p2_n_99,temp_V_12_fu_1812_p2_n_100,temp_V_12_fu_1812_p2_n_101,temp_V_12_fu_1812_p2_n_102,temp_V_12_fu_1812_p2_n_103,temp_V_12_fu_1812_p2_n_104,temp_V_12_fu_1812_p2_n_105,temp_V_12_fu_1812_p2_n_106,temp_V_12_fu_1812_p2_n_107}),
        .p_0(trunc_ln180_1_reg_3071),
        .p_1(convolution_filtejbC_U11_n_20),
        .p_2(convolution_filtejbC_U33_n_28),
        .window_V_0_10(window_V_0_10));
  design_1_convolution_filter_0_2_convolution_filter_AXILiteS_s_axi convolution_filter_AXILiteS_s_axi_U
       (.B(kernel_config_V_q0),
        .DOADO({convolution_filter_AXILiteS_s_axi_U_n_2,convolution_filter_AXILiteS_s_axi_U_n_3,convolution_filter_AXILiteS_s_axi_U_n_4,convolution_filter_AXILiteS_s_axi_U_n_5,convolution_filter_AXILiteS_s_axi_U_n_6,convolution_filter_AXILiteS_s_axi_U_n_7,convolution_filter_AXILiteS_s_axi_U_n_8,convolution_filter_AXILiteS_s_axi_U_n_9,convolution_filter_AXILiteS_s_axi_U_n_10,convolution_filter_AXILiteS_s_axi_U_n_11,convolution_filter_AXILiteS_s_axi_U_n_12,convolution_filter_AXILiteS_s_axi_U_n_13,convolution_filter_AXILiteS_s_axi_U_n_14,convolution_filter_AXILiteS_s_axi_U_n_15,convolution_filter_AXILiteS_s_axi_U_n_16,convolution_filter_AXILiteS_s_axi_U_n_17,convolution_filter_AXILiteS_s_axi_U_n_18,convolution_filter_AXILiteS_s_axi_U_n_19,convolution_filter_AXILiteS_s_axi_U_n_20,convolution_filter_AXILiteS_s_axi_U_n_21,convolution_filter_AXILiteS_s_axi_U_n_22,convolution_filter_AXILiteS_s_axi_U_n_23,convolution_filter_AXILiteS_s_axi_U_n_24,convolution_filter_AXILiteS_s_axi_U_n_25,convolution_filter_AXILiteS_s_axi_U_n_26,convolution_filter_AXILiteS_s_axi_U_n_27,convolution_filter_AXILiteS_s_axi_U_n_28,convolution_filter_AXILiteS_s_axi_U_n_29,convolution_filter_AXILiteS_s_axi_U_n_30,convolution_filter_AXILiteS_s_axi_U_n_31,convolution_filter_AXILiteS_s_axi_U_n_32,convolution_filter_AXILiteS_s_axi_U_n_33}),
        .DOBDO({convolution_filter_AXILiteS_s_axi_U_n_34,convolution_filter_AXILiteS_s_axi_U_n_35,convolution_filter_AXILiteS_s_axi_U_n_36,convolution_filter_AXILiteS_s_axi_U_n_37,convolution_filter_AXILiteS_s_axi_U_n_38,convolution_filter_AXILiteS_s_axi_U_n_39,convolution_filter_AXILiteS_s_axi_U_n_40,convolution_filter_AXILiteS_s_axi_U_n_41,convolution_filter_AXILiteS_s_axi_U_n_42,convolution_filter_AXILiteS_s_axi_U_n_43,convolution_filter_AXILiteS_s_axi_U_n_44,convolution_filter_AXILiteS_s_axi_U_n_45,convolution_filter_AXILiteS_s_axi_U_n_46,convolution_filter_AXILiteS_s_axi_U_n_47,convolution_filter_AXILiteS_s_axi_U_n_48,convolution_filter_AXILiteS_s_axi_U_n_49,convolution_filter_AXILiteS_s_axi_U_n_50,convolution_filter_AXILiteS_s_axi_U_n_51,convolution_filter_AXILiteS_s_axi_U_n_52,convolution_filter_AXILiteS_s_axi_U_n_53,convolution_filter_AXILiteS_s_axi_U_n_54,convolution_filter_AXILiteS_s_axi_U_n_55,convolution_filter_AXILiteS_s_axi_U_n_56,convolution_filter_AXILiteS_s_axi_U_n_57,convolution_filter_AXILiteS_s_axi_U_n_58,convolution_filter_AXILiteS_s_axi_U_n_59,convolution_filter_AXILiteS_s_axi_U_n_60,convolution_filter_AXILiteS_s_axi_U_n_61,convolution_filter_AXILiteS_s_axi_U_n_62,convolution_filter_AXILiteS_s_axi_U_n_63,convolution_filter_AXILiteS_s_axi_U_n_64,convolution_filter_AXILiteS_s_axi_U_n_65}),
        .Q(ap_CS_fsm_pp0_stage0),
        .add_ln117_fu_643_p2(add_ln117_fu_643_p2[18:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_0_reg_5470(col_0_reg_5470),
        .\col_0_reg_547_reg[8] (convolution_filter_AXILiteS_s_axi_U_n_92),
        .\gen_write[1].mem_reg ({\col_0_reg_547_reg_n_2_[9] ,select_ln156_1_fu_663_p3[8],\col_0_reg_547_reg_n_2_[7] ,select_ln156_1_fu_663_p3[6:2],\col_0_reg_547_reg_n_2_[1] ,\col_0_reg_547_reg_n_2_[0] }),
        .icmp_ln116_fu_631_p2(icmp_ln116_fu_631_p2),
        .icmp_ln123_fu_733_p263_in(icmp_ln123_fu_733_p263_in),
        .icmp_ln135_fu_745_p2(icmp_ln135_fu_745_p2),
        .\indvar_flatten_reg_503_reg[0] (convolution_filtejbC_U3_n_21),
        .iteration_1_reg_536_reg(iteration_1_reg_536_reg),
        .iteration_1_reg_536_reg_13_sp_1(convolution_filter_AXILiteS_s_axi_U_n_73),
        .iteration_1_reg_536_reg_1_sp_1(convolution_filter_AXILiteS_s_axi_U_n_94),
        .iteration_1_reg_536_reg_5_sp_1(convolution_filter_AXILiteS_s_axi_U_n_72),
        .iteration_1_reg_536_reg_7_sp_1(convolution_filter_AXILiteS_s_axi_U_n_71),
        .iteration_1_reg_536_reg_8_sp_1(convolution_filter_AXILiteS_s_axi_U_n_70),
        .iteration_1_reg_536_reg_9_sp_1(convolution_filter_AXILiteS_s_axi_U_n_95),
        .out(iteration_0_reg_514_reg),
        .p(\kernel_off_V_reg[0]_i_4_n_2 ),
        .p_0(\kernel_off_V_reg[7]_i_6_n_2 ),
        .p_1(\kernel_off_V_reg[0]_i_5_n_2 ),
        .p_10(\kernel_off_V_reg[5]_i_4_n_2 ),
        .p_11(\kernel_off_V_reg[5]_i_5_n_2 ),
        .p_12(\kernel_off_V_reg[6]_i_4_n_2 ),
        .p_13(\kernel_off_V_reg[6]_i_5_n_2 ),
        .p_14(\kernel_off_V_reg[7]_i_5_n_2 ),
        .p_15(\kernel_off_V_reg[7]_i_7_n_2 ),
        .p_16(\kernel_off_V_reg[0]_i_6_n_2 ),
        .p_17(\kernel_off_V_reg[0]_i_7_n_2 ),
        .p_18(\kernel_off_V_reg[1]_i_6_n_2 ),
        .p_19(\kernel_off_V_reg[1]_i_7_n_2 ),
        .p_2(\kernel_off_V_reg[1]_i_4_n_2 ),
        .p_20(\kernel_off_V_reg[2]_i_6_n_2 ),
        .p_21(\kernel_off_V_reg[2]_i_7_n_2 ),
        .p_22(\kernel_off_V_reg[3]_i_6_n_2 ),
        .p_23(\kernel_off_V_reg[3]_i_7_n_2 ),
        .p_24(\kernel_off_V_reg[4]_i_6_n_2 ),
        .p_25(\kernel_off_V_reg[4]_i_7_n_2 ),
        .p_26(\kernel_off_V_reg[5]_i_6_n_2 ),
        .p_27(\kernel_off_V_reg[5]_i_7_n_2 ),
        .p_28(\kernel_off_V_reg[6]_i_6_n_2 ),
        .p_29(\kernel_off_V_reg[6]_i_7_n_2 ),
        .p_3(\kernel_off_V_reg[1]_i_5_n_2 ),
        .p_30(\kernel_off_V_reg[7]_i_8_n_2 ),
        .p_31(\kernel_off_V_reg[7]_i_9_n_2 ),
        .p_4(\kernel_off_V_reg[2]_i_4_n_2 ),
        .p_5(\kernel_off_V_reg[2]_i_5_n_2 ),
        .p_6(\kernel_off_V_reg[3]_i_4_n_2 ),
        .p_7(\kernel_off_V_reg[3]_i_5_n_2 ),
        .p_8(\kernel_off_V_reg[4]_i_4_n_2 ),
        .p_9(\kernel_off_V_reg[4]_i_5_n_2 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_2_n_2 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_2_n_2 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_2_n_2 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_2_n_2 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_2_n_2 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_2_n_2 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_2_n_2 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_2_n_2 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_2_n_2 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_2_n_2 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_2_n_2 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_2_n_2 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_2_n_2 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_2_n_2 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_2_n_2 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_2_n_2 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_2_n_2 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_2_n_2 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_2_n_2 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_2_n_2 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_2_n_2 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_2_n_2 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_2_n_2 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_2_n_2 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_3_n_2 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_4_n_2 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_2_n_2 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_2_n_2 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_2_n_2 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_2_n_2 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_2_n_2 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_2_n_2 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_2_n_2 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR[6:2]),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR[6:2]),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .s_axi_AXILiteS_WVALID_0(convolution_filter_AXILiteS_s_axi_U_n_67));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_1_fu_306[2]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(icmp_ln123_fu_733_p263_in),
        .I3(col_0_reg_5470),
        .O(\i_1_fu_306[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_306[2]_i_3 
       (.I0(p_0_in),
        .I1(icmp_ln123_fu_733_p263_in),
        .I2(col_0_reg_5470),
        .O(\i_1_fu_306[2]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_306[2]_i_4 
       (.I0(icmp_ln123_fu_733_p263_in),
        .I1(col_0_reg_5470),
        .I2(i_1_fu_306[2]),
        .O(\i_1_fu_306[2]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_306[2]_i_5 
       (.I0(icmp_ln123_fu_733_p263_in),
        .I1(col_0_reg_5470),
        .I2(i_1_fu_306[1]),
        .O(\i_1_fu_306[2]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_306[2]_i_6 
       (.I0(icmp_ln123_fu_733_p263_in),
        .I1(col_0_reg_5470),
        .I2(i_1_fu_306[0]),
        .O(\i_1_fu_306[2]_i_6_n_2 ));
  FDRE \i_1_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_fu_306[2]_i_1_n_2 ),
        .D(\i_1_fu_306_reg[2]_i_2_n_9 ),
        .Q(i_1_fu_306[0]),
        .R(1'b0));
  FDRE \i_1_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_fu_306[2]_i_1_n_2 ),
        .D(\i_1_fu_306_reg[2]_i_2_n_8 ),
        .Q(i_1_fu_306[1]),
        .R(1'b0));
  FDRE \i_1_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_fu_306[2]_i_1_n_2 ),
        .D(\i_1_fu_306_reg[2]_i_2_n_7 ),
        .Q(i_1_fu_306[2]),
        .R(1'b0));
  CARRY4 \i_1_fu_306_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\NLW_i_1_fu_306_reg[2]_i_2_CO_UNCONNECTED [3:2],\i_1_fu_306_reg[2]_i_2_n_4 ,\i_1_fu_306_reg[2]_i_2_n_5 }),
        .CYINIT(\i_1_fu_306[2]_i_3_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_fu_306_reg[2]_i_2_O_UNCONNECTED [3],\i_1_fu_306_reg[2]_i_2_n_7 ,\i_1_fu_306_reg[2]_i_2_n_8 ,\i_1_fu_306_reg[2]_i_2_n_9 }),
        .S({1'b0,\i_1_fu_306[2]_i_4_n_2 ,\i_1_fu_306[2]_i_5_n_2 ,\i_1_fu_306[2]_i_6_n_2 }));
  FDRE \icmp_ln116_reg_3026_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(icmp_ln116_fu_631_p2),
        .Q(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln123_reg_3050_reg[0] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(icmp_ln123_fu_733_p263_in),
        .Q(icmp_ln123_reg_3050),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \icmp_ln133_reg_3054[0]_i_1 
       (.I0(convolution_filter_AXILiteS_s_axi_U_n_70),
        .I1(\icmp_ln133_reg_3054[0]_i_3_n_2 ),
        .I2(convolution_filter_AXILiteS_s_axi_U_n_73),
        .I3(and_ln156_reg_31140),
        .I4(icmp_ln123_fu_733_p263_in),
        .I5(icmp_ln133_reg_3054),
        .O(\icmp_ln133_reg_3054[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEFFFE)) 
    \icmp_ln133_reg_3054[0]_i_3 
       (.I0(convolution_filter_AXILiteS_s_axi_U_n_71),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_94),
        .I2(iteration_0_reg_514_reg[0]),
        .I3(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I4(iteration_1_reg_536_reg[0]),
        .I5(\icmp_ln133_reg_3054[0]_i_9_n_2 ),
        .O(\icmp_ln133_reg_3054[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \icmp_ln133_reg_3054[0]_i_9 
       (.I0(iteration_1_reg_536_reg[13]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[13]),
        .I3(iteration_1_reg_536_reg[14]),
        .I4(add_ln117_fu_643_p2[14]),
        .I5(convolution_filter_AXILiteS_s_axi_U_n_72),
        .O(\icmp_ln133_reg_3054[0]_i_9_n_2 ));
  FDRE \icmp_ln133_reg_3054_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln133_reg_3054[0]_i_1_n_2 ),
        .Q(icmp_ln133_reg_3054),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln135_reg_3058[0]_i_1 
       (.I0(icmp_ln135_fu_745_p2),
        .I1(and_ln156_reg_31140),
        .I2(convolution_filter_AXILiteS_s_axi_U_n_95),
        .I3(icmp_ln135_reg_3058),
        .O(\icmp_ln135_reg_3058[0]_i_1_n_2 ));
  FDRE \icmp_ln135_reg_3058_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln135_reg_3058[0]_i_1_n_2 ),
        .Q(icmp_ln135_reg_3058),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h5F7F)) 
    \icmp_ln145_reg_3075[0]_i_1 
       (.I0(\col_0_reg_547_reg_n_2_[9] ),
        .I1(\col_0_reg_547_reg_n_2_[7] ),
        .I2(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I3(select_ln156_1_fu_663_p3[8]),
        .O(icmp_ln145_fu_814_p2));
  FDRE \icmp_ln145_reg_3075_reg[0] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(icmp_ln145_fu_814_p2),
        .Q(icmp_ln145_reg_3075),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \in_img_V_0_payload_A[7]_i_1 
       (.I0(in_img_V_0_sel_wr),
        .I1(in_img_V_TREADY),
        .I2(\in_img_V_0_state_reg_n_2_[0] ),
        .O(in_img_V_0_load_A));
  FDRE \in_img_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[0]),
        .Q(in_img_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[1]),
        .Q(in_img_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[2]),
        .Q(in_img_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[3]),
        .Q(in_img_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[4]),
        .Q(in_img_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[5]),
        .Q(in_img_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[6]),
        .Q(in_img_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_A),
        .D(in_img_V_TDATA[7]),
        .Q(in_img_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \in_img_V_0_payload_B[7]_i_1 
       (.I0(in_img_V_0_sel_wr),
        .I1(in_img_V_TREADY),
        .I2(\in_img_V_0_state_reg_n_2_[0] ),
        .O(in_img_V_0_load_B));
  FDRE \in_img_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[0]),
        .Q(in_img_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[1]),
        .Q(in_img_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[2]),
        .Q(in_img_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[3]),
        .Q(in_img_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[4]),
        .Q(in_img_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[5]),
        .Q(in_img_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[6]),
        .Q(in_img_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_img_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_img_V_0_load_B),
        .D(in_img_V_TDATA[7]),
        .Q(in_img_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    in_img_V_0_sel_rd_i_1
       (.I0(in_temp_V_reg_31180),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    in_img_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_img_V_0_sel_rd_i_1_n_2),
        .Q(in_img_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    in_img_V_0_sel_wr_i_1
       (.I0(in_img_V_TREADY),
        .I1(in_img_V_TVALID),
        .I2(in_img_V_0_sel_wr),
        .O(in_img_V_0_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    in_img_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_img_V_0_sel_wr_i_1_n_2),
        .Q(in_img_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \in_img_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_img_V_TVALID),
        .I2(in_img_V_TREADY),
        .I3(\in_img_V_0_state_reg_n_2_[0] ),
        .I4(in_temp_V_reg_31180),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\in_img_V_0_state[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \in_img_V_0_state[1]_i_2 
       (.I0(\in_img_V_0_state_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(in_temp_V_reg_31180),
        .I3(in_img_V_TVALID),
        .I4(in_img_V_TREADY),
        .O(in_img_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \in_img_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_img_V_0_state[0]_i_1_n_2 ),
        .Q(\in_img_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_img_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_img_V_0_state),
        .Q(in_img_V_TREADY),
        .R(ap_rst_n_inv));
  FDRE \in_temp_V_1_fu_314_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[0]),
        .Q(in_temp_V_1_fu_314[0]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[1]),
        .Q(in_temp_V_1_fu_314[1]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[2]),
        .Q(in_temp_V_1_fu_314[2]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[3]),
        .Q(in_temp_V_1_fu_314[3]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[4]),
        .Q(in_temp_V_1_fu_314[4]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[5]),
        .Q(in_temp_V_1_fu_314[5]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[6]),
        .Q(in_temp_V_1_fu_314[6]),
        .R(1'b0));
  FDRE \in_temp_V_1_fu_314_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(p_1_in__0[7]),
        .Q(in_temp_V_1_fu_314[7]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[0]),
        .Q(in_temp_V_1_load_reg_3138[0]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[1]),
        .Q(in_temp_V_1_load_reg_3138[1]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[2]),
        .Q(in_temp_V_1_load_reg_3138[2]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[3]),
        .Q(in_temp_V_1_load_reg_3138[3]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[4]),
        .Q(in_temp_V_1_load_reg_3138[4]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[5]),
        .Q(in_temp_V_1_load_reg_3138[5]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[6]),
        .Q(in_temp_V_1_load_reg_3138[6]),
        .R(1'b0));
  FDRE \in_temp_V_1_load_reg_3138_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(in_temp_V_1_fu_314[7]),
        .Q(in_temp_V_1_load_reg_3138[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \in_temp_V_reg_3118[7]_i_1 
       (.I0(p_60_in),
        .I1(icmp_ln116_fu_631_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(convolution_filtejbC_U3_n_21),
        .O(in_temp_V_reg_31180));
  FDRE \in_temp_V_reg_3118_reg[0] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[0]),
        .Q(in_temp_V_reg_3118[0]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[1] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[1]),
        .Q(in_temp_V_reg_3118[1]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[2] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[2]),
        .Q(in_temp_V_reg_3118[2]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[3] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[3]),
        .Q(in_temp_V_reg_3118[3]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[4] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[4]),
        .Q(in_temp_V_reg_3118[4]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[5] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[5]),
        .Q(in_temp_V_reg_3118[5]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[6] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[6]),
        .Q(in_temp_V_reg_3118[6]),
        .R(1'b0));
  FDRE \in_temp_V_reg_3118_reg[7] 
       (.C(ap_clk),
        .CE(in_temp_V_reg_31180),
        .D(in_img_V_0_data_out[7]),
        .Q(in_temp_V_reg_3118[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_503[0]_i_2 
       (.I0(indvar_flatten_reg_503_reg[0]),
        .O(\indvar_flatten_reg_503[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_503_reg[0]),
        .R(col_0_reg_547));
  CARRY4 \indvar_flatten_reg_503_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_503_reg[0]_i_1_n_2 ,\indvar_flatten_reg_503_reg[0]_i_1_n_3 ,\indvar_flatten_reg_503_reg[0]_i_1_n_4 ,\indvar_flatten_reg_503_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_503_reg[0]_i_1_n_6 ,\indvar_flatten_reg_503_reg[0]_i_1_n_7 ,\indvar_flatten_reg_503_reg[0]_i_1_n_8 ,\indvar_flatten_reg_503_reg[0]_i_1_n_9 }),
        .S({indvar_flatten_reg_503_reg[3:1],\indvar_flatten_reg_503[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_503_reg[10] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_503_reg[10]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[11] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_reg_503_reg[11]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[12] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_503_reg[12]),
        .R(col_0_reg_547));
  CARRY4 \indvar_flatten_reg_503_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_503_reg[8]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_503_reg[12]_i_1_n_2 ,\indvar_flatten_reg_503_reg[12]_i_1_n_3 ,\indvar_flatten_reg_503_reg[12]_i_1_n_4 ,\indvar_flatten_reg_503_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_503_reg[12]_i_1_n_6 ,\indvar_flatten_reg_503_reg[12]_i_1_n_7 ,\indvar_flatten_reg_503_reg[12]_i_1_n_8 ,\indvar_flatten_reg_503_reg[12]_i_1_n_9 }),
        .S(indvar_flatten_reg_503_reg[15:12]));
  FDRE \indvar_flatten_reg_503_reg[13] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_503_reg[13]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[14] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_503_reg[14]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[15] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_reg_503_reg[15]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[16] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_503_reg[16]),
        .R(col_0_reg_547));
  CARRY4 \indvar_flatten_reg_503_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_503_reg[12]_i_1_n_2 ),
        .CO({\NLW_indvar_flatten_reg_503_reg[16]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten_reg_503_reg[16]_i_1_n_4 ,\indvar_flatten_reg_503_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_503_reg[16]_i_1_O_UNCONNECTED [3],\indvar_flatten_reg_503_reg[16]_i_1_n_7 ,\indvar_flatten_reg_503_reg[16]_i_1_n_8 ,\indvar_flatten_reg_503_reg[16]_i_1_n_9 }),
        .S({1'b0,indvar_flatten_reg_503_reg[18:16]}));
  FDRE \indvar_flatten_reg_503_reg[17] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_503_reg[17]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[18] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_503_reg[18]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[1] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_503_reg[1]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[2] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_reg_503_reg[2]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[3] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_reg_503_reg[3]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[4] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_503_reg[4]),
        .R(col_0_reg_547));
  CARRY4 \indvar_flatten_reg_503_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_503_reg[0]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_503_reg[4]_i_1_n_2 ,\indvar_flatten_reg_503_reg[4]_i_1_n_3 ,\indvar_flatten_reg_503_reg[4]_i_1_n_4 ,\indvar_flatten_reg_503_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_503_reg[4]_i_1_n_6 ,\indvar_flatten_reg_503_reg[4]_i_1_n_7 ,\indvar_flatten_reg_503_reg[4]_i_1_n_8 ,\indvar_flatten_reg_503_reg[4]_i_1_n_9 }),
        .S(indvar_flatten_reg_503_reg[7:4]));
  FDRE \indvar_flatten_reg_503_reg[5] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_503_reg[5]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[6] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_503_reg[6]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[7] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_reg_503_reg[7]),
        .R(col_0_reg_547));
  FDRE \indvar_flatten_reg_503_reg[8] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_503_reg[8]),
        .R(col_0_reg_547));
  CARRY4 \indvar_flatten_reg_503_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_503_reg[4]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_503_reg[8]_i_1_n_2 ,\indvar_flatten_reg_503_reg[8]_i_1_n_3 ,\indvar_flatten_reg_503_reg[8]_i_1_n_4 ,\indvar_flatten_reg_503_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_503_reg[8]_i_1_n_6 ,\indvar_flatten_reg_503_reg[8]_i_1_n_7 ,\indvar_flatten_reg_503_reg[8]_i_1_n_8 ,\indvar_flatten_reg_503_reg[8]_i_1_n_9 }),
        .S(indvar_flatten_reg_503_reg[11:8]));
  FDRE \indvar_flatten_reg_503_reg[9] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\indvar_flatten_reg_503_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_503_reg[9]),
        .R(col_0_reg_547));
  LUT1 #(
    .INIT(2'h1)) 
    \iteration_0_reg_514[0]_i_2 
       (.I0(iteration_0_reg_514_reg[1]),
        .O(\iteration_0_reg_514[0]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \iteration_0_reg_514[0]_i_3 
       (.I0(iteration_0_reg_514_reg[0]),
        .O(add_ln117_fu_643_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \iteration_0_reg_514[4]_i_2 
       (.I0(iteration_0_reg_514_reg[7]),
        .O(\iteration_0_reg_514[4]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \iteration_0_reg_514[8]_i_2 
       (.I0(iteration_0_reg_514_reg[9]),
        .O(\iteration_0_reg_514[8]_i_2_n_2 ));
  FDRE \iteration_0_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[0]_i_1_n_9 ),
        .Q(iteration_0_reg_514_reg[0]),
        .R(col_0_reg_547));
  CARRY4 \iteration_0_reg_514_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\iteration_0_reg_514_reg[0]_i_1_n_2 ,\iteration_0_reg_514_reg[0]_i_1_n_3 ,\iteration_0_reg_514_reg[0]_i_1_n_4 ,\iteration_0_reg_514_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\iteration_0_reg_514_reg[0]_i_1_n_6 ,\iteration_0_reg_514_reg[0]_i_1_n_7 ,\iteration_0_reg_514_reg[0]_i_1_n_8 ,\iteration_0_reg_514_reg[0]_i_1_n_9 }),
        .S({iteration_0_reg_514_reg[3:2],\iteration_0_reg_514[0]_i_2_n_2 ,add_ln117_fu_643_p2[0]}));
  FDRE \iteration_0_reg_514_reg[10] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[8]_i_1_n_7 ),
        .Q(iteration_0_reg_514_reg[10]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[11] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[8]_i_1_n_6 ),
        .Q(iteration_0_reg_514_reg[11]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[12] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[12]_i_1_n_9 ),
        .Q(iteration_0_reg_514_reg[12]),
        .R(col_0_reg_547));
  CARRY4 \iteration_0_reg_514_reg[12]_i_1 
       (.CI(\iteration_0_reg_514_reg[8]_i_1_n_2 ),
        .CO({\iteration_0_reg_514_reg[12]_i_1_n_2 ,\iteration_0_reg_514_reg[12]_i_1_n_3 ,\iteration_0_reg_514_reg[12]_i_1_n_4 ,\iteration_0_reg_514_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iteration_0_reg_514_reg[12]_i_1_n_6 ,\iteration_0_reg_514_reg[12]_i_1_n_7 ,\iteration_0_reg_514_reg[12]_i_1_n_8 ,\iteration_0_reg_514_reg[12]_i_1_n_9 }),
        .S(iteration_0_reg_514_reg[15:12]));
  FDRE \iteration_0_reg_514_reg[13] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[12]_i_1_n_8 ),
        .Q(iteration_0_reg_514_reg[13]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[14] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[12]_i_1_n_7 ),
        .Q(iteration_0_reg_514_reg[14]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[15] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[12]_i_1_n_6 ),
        .Q(iteration_0_reg_514_reg[15]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[16] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[16]_i_1_n_9 ),
        .Q(iteration_0_reg_514_reg[16]),
        .R(col_0_reg_547));
  CARRY4 \iteration_0_reg_514_reg[16]_i_1 
       (.CI(\iteration_0_reg_514_reg[12]_i_1_n_2 ),
        .CO({\NLW_iteration_0_reg_514_reg[16]_i_1_CO_UNCONNECTED [3:2],\iteration_0_reg_514_reg[16]_i_1_n_4 ,\iteration_0_reg_514_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iteration_0_reg_514_reg[16]_i_1_O_UNCONNECTED [3],\iteration_0_reg_514_reg[16]_i_1_n_7 ,\iteration_0_reg_514_reg[16]_i_1_n_8 ,\iteration_0_reg_514_reg[16]_i_1_n_9 }),
        .S({1'b0,iteration_0_reg_514_reg[18:16]}));
  FDRE \iteration_0_reg_514_reg[17] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[16]_i_1_n_8 ),
        .Q(iteration_0_reg_514_reg[17]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[18] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[16]_i_1_n_7 ),
        .Q(iteration_0_reg_514_reg[18]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[0]_i_1_n_8 ),
        .Q(iteration_0_reg_514_reg[1]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[0]_i_1_n_7 ),
        .Q(iteration_0_reg_514_reg[2]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[0]_i_1_n_6 ),
        .Q(iteration_0_reg_514_reg[3]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[4] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[4]_i_1_n_9 ),
        .Q(iteration_0_reg_514_reg[4]),
        .R(col_0_reg_547));
  CARRY4 \iteration_0_reg_514_reg[4]_i_1 
       (.CI(\iteration_0_reg_514_reg[0]_i_1_n_2 ),
        .CO({\iteration_0_reg_514_reg[4]_i_1_n_2 ,\iteration_0_reg_514_reg[4]_i_1_n_3 ,\iteration_0_reg_514_reg[4]_i_1_n_4 ,\iteration_0_reg_514_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\iteration_0_reg_514_reg[4]_i_1_n_6 ,\iteration_0_reg_514_reg[4]_i_1_n_7 ,\iteration_0_reg_514_reg[4]_i_1_n_8 ,\iteration_0_reg_514_reg[4]_i_1_n_9 }),
        .S({\iteration_0_reg_514[4]_i_2_n_2 ,iteration_0_reg_514_reg[6:4]}));
  FDRE \iteration_0_reg_514_reg[5] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[4]_i_1_n_8 ),
        .Q(iteration_0_reg_514_reg[5]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[6] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[4]_i_1_n_7 ),
        .Q(iteration_0_reg_514_reg[6]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[7] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[4]_i_1_n_6 ),
        .Q(iteration_0_reg_514_reg[7]),
        .R(col_0_reg_547));
  FDRE \iteration_0_reg_514_reg[8] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[8]_i_1_n_9 ),
        .Q(iteration_0_reg_514_reg[8]),
        .R(col_0_reg_547));
  CARRY4 \iteration_0_reg_514_reg[8]_i_1 
       (.CI(\iteration_0_reg_514_reg[4]_i_1_n_2 ),
        .CO({\iteration_0_reg_514_reg[8]_i_1_n_2 ,\iteration_0_reg_514_reg[8]_i_1_n_3 ,\iteration_0_reg_514_reg[8]_i_1_n_4 ,\iteration_0_reg_514_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\iteration_0_reg_514_reg[8]_i_1_n_6 ,\iteration_0_reg_514_reg[8]_i_1_n_7 ,\iteration_0_reg_514_reg[8]_i_1_n_8 ,\iteration_0_reg_514_reg[8]_i_1_n_9 }),
        .S({iteration_0_reg_514_reg[11:10],\iteration_0_reg_514[8]_i_2_n_2 ,iteration_0_reg_514_reg[8]}));
  FDRE \iteration_0_reg_514_reg[9] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(\iteration_0_reg_514_reg[8]_i_1_n_8 ),
        .Q(iteration_0_reg_514_reg[9]),
        .R(col_0_reg_547));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[0]_i_2 
       (.I0(iteration_1_reg_536_reg[3]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[3]),
        .O(\iteration_1_reg_536[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[0]_i_3 
       (.I0(iteration_1_reg_536_reg[2]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[2]),
        .O(\iteration_1_reg_536[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[0]_i_4 
       (.I0(iteration_1_reg_536_reg[1]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[1]),
        .O(\iteration_1_reg_536[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \iteration_1_reg_536[0]_i_5 
       (.I0(iteration_0_reg_514_reg[0]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(iteration_1_reg_536_reg[0]),
        .O(\iteration_1_reg_536[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[12]_i_2 
       (.I0(iteration_1_reg_536_reg[15]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[15]),
        .O(\iteration_1_reg_536[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[12]_i_3 
       (.I0(iteration_1_reg_536_reg[14]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[14]),
        .O(\iteration_1_reg_536[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[12]_i_4 
       (.I0(iteration_1_reg_536_reg[13]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[13]),
        .O(\iteration_1_reg_536[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[12]_i_5 
       (.I0(iteration_1_reg_536_reg[12]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[12]),
        .O(\iteration_1_reg_536[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[16]_i_2 
       (.I0(iteration_1_reg_536_reg[18]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[18]),
        .O(\iteration_1_reg_536[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[16]_i_3 
       (.I0(iteration_1_reg_536_reg[17]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[17]),
        .O(\iteration_1_reg_536[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[16]_i_4 
       (.I0(iteration_1_reg_536_reg[16]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[16]),
        .O(\iteration_1_reg_536[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[4]_i_2 
       (.I0(iteration_1_reg_536_reg[7]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[7]),
        .O(\iteration_1_reg_536[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[4]_i_3 
       (.I0(iteration_1_reg_536_reg[6]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[6]),
        .O(\iteration_1_reg_536[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \iteration_1_reg_536[4]_i_4 
       (.I0(add_ln117_fu_643_p2[5]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(iteration_1_reg_536_reg[5]),
        .O(\iteration_1_reg_536[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[4]_i_5 
       (.I0(iteration_1_reg_536_reg[4]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[4]),
        .O(\iteration_1_reg_536[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[8]_i_2 
       (.I0(iteration_1_reg_536_reg[11]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[11]),
        .O(\iteration_1_reg_536[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[8]_i_3 
       (.I0(iteration_1_reg_536_reg[10]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[10]),
        .O(\iteration_1_reg_536[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[8]_i_4 
       (.I0(iteration_1_reg_536_reg[9]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[9]),
        .O(\iteration_1_reg_536[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \iteration_1_reg_536[8]_i_5 
       (.I0(iteration_1_reg_536_reg[8]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(add_ln117_fu_643_p2[8]),
        .O(\iteration_1_reg_536[8]_i_5_n_2 ));
  FDRE \iteration_1_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[0]_i_1_n_9 ),
        .Q(iteration_1_reg_536_reg[0]),
        .R(col_0_reg_547));
  CARRY4 \iteration_1_reg_536_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\iteration_1_reg_536_reg[0]_i_1_n_2 ,\iteration_1_reg_536_reg[0]_i_1_n_3 ,\iteration_1_reg_536_reg[0]_i_1_n_4 ,\iteration_1_reg_536_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\iteration_1_reg_536_reg[0]_i_1_n_6 ,\iteration_1_reg_536_reg[0]_i_1_n_7 ,\iteration_1_reg_536_reg[0]_i_1_n_8 ,\iteration_1_reg_536_reg[0]_i_1_n_9 }),
        .S({\iteration_1_reg_536[0]_i_2_n_2 ,\iteration_1_reg_536[0]_i_3_n_2 ,\iteration_1_reg_536[0]_i_4_n_2 ,\iteration_1_reg_536[0]_i_5_n_2 }));
  FDRE \iteration_1_reg_536_reg[10] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[8]_i_1_n_7 ),
        .Q(iteration_1_reg_536_reg[10]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[11] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[8]_i_1_n_6 ),
        .Q(iteration_1_reg_536_reg[11]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[12] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[12]_i_1_n_9 ),
        .Q(iteration_1_reg_536_reg[12]),
        .R(col_0_reg_547));
  CARRY4 \iteration_1_reg_536_reg[12]_i_1 
       (.CI(\iteration_1_reg_536_reg[8]_i_1_n_2 ),
        .CO({\iteration_1_reg_536_reg[12]_i_1_n_2 ,\iteration_1_reg_536_reg[12]_i_1_n_3 ,\iteration_1_reg_536_reg[12]_i_1_n_4 ,\iteration_1_reg_536_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iteration_1_reg_536_reg[12]_i_1_n_6 ,\iteration_1_reg_536_reg[12]_i_1_n_7 ,\iteration_1_reg_536_reg[12]_i_1_n_8 ,\iteration_1_reg_536_reg[12]_i_1_n_9 }),
        .S({\iteration_1_reg_536[12]_i_2_n_2 ,\iteration_1_reg_536[12]_i_3_n_2 ,\iteration_1_reg_536[12]_i_4_n_2 ,\iteration_1_reg_536[12]_i_5_n_2 }));
  FDRE \iteration_1_reg_536_reg[13] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[12]_i_1_n_8 ),
        .Q(iteration_1_reg_536_reg[13]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[14] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[12]_i_1_n_7 ),
        .Q(iteration_1_reg_536_reg[14]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[15] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[12]_i_1_n_6 ),
        .Q(iteration_1_reg_536_reg[15]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[16] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[16]_i_1_n_9 ),
        .Q(iteration_1_reg_536_reg[16]),
        .R(col_0_reg_547));
  CARRY4 \iteration_1_reg_536_reg[16]_i_1 
       (.CI(\iteration_1_reg_536_reg[12]_i_1_n_2 ),
        .CO({\NLW_iteration_1_reg_536_reg[16]_i_1_CO_UNCONNECTED [3:2],\iteration_1_reg_536_reg[16]_i_1_n_4 ,\iteration_1_reg_536_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iteration_1_reg_536_reg[16]_i_1_O_UNCONNECTED [3],\iteration_1_reg_536_reg[16]_i_1_n_7 ,\iteration_1_reg_536_reg[16]_i_1_n_8 ,\iteration_1_reg_536_reg[16]_i_1_n_9 }),
        .S({1'b0,\iteration_1_reg_536[16]_i_2_n_2 ,\iteration_1_reg_536[16]_i_3_n_2 ,\iteration_1_reg_536[16]_i_4_n_2 }));
  FDRE \iteration_1_reg_536_reg[17] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[16]_i_1_n_8 ),
        .Q(iteration_1_reg_536_reg[17]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[18] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[16]_i_1_n_7 ),
        .Q(iteration_1_reg_536_reg[18]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[0]_i_1_n_8 ),
        .Q(iteration_1_reg_536_reg[1]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[0]_i_1_n_7 ),
        .Q(iteration_1_reg_536_reg[2]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[0]_i_1_n_6 ),
        .Q(iteration_1_reg_536_reg[3]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[4]_i_1_n_9 ),
        .Q(iteration_1_reg_536_reg[4]),
        .R(col_0_reg_547));
  CARRY4 \iteration_1_reg_536_reg[4]_i_1 
       (.CI(\iteration_1_reg_536_reg[0]_i_1_n_2 ),
        .CO({\iteration_1_reg_536_reg[4]_i_1_n_2 ,\iteration_1_reg_536_reg[4]_i_1_n_3 ,\iteration_1_reg_536_reg[4]_i_1_n_4 ,\iteration_1_reg_536_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iteration_1_reg_536_reg[4]_i_1_n_6 ,\iteration_1_reg_536_reg[4]_i_1_n_7 ,\iteration_1_reg_536_reg[4]_i_1_n_8 ,\iteration_1_reg_536_reg[4]_i_1_n_9 }),
        .S({\iteration_1_reg_536[4]_i_2_n_2 ,\iteration_1_reg_536[4]_i_3_n_2 ,\iteration_1_reg_536[4]_i_4_n_2 ,\iteration_1_reg_536[4]_i_5_n_2 }));
  FDRE \iteration_1_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[4]_i_1_n_8 ),
        .Q(iteration_1_reg_536_reg[5]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[4]_i_1_n_7 ),
        .Q(iteration_1_reg_536_reg[6]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[4]_i_1_n_6 ),
        .Q(iteration_1_reg_536_reg[7]),
        .R(col_0_reg_547));
  FDRE \iteration_1_reg_536_reg[8] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[8]_i_1_n_9 ),
        .Q(iteration_1_reg_536_reg[8]),
        .R(col_0_reg_547));
  CARRY4 \iteration_1_reg_536_reg[8]_i_1 
       (.CI(\iteration_1_reg_536_reg[4]_i_1_n_2 ),
        .CO({\iteration_1_reg_536_reg[8]_i_1_n_2 ,\iteration_1_reg_536_reg[8]_i_1_n_3 ,\iteration_1_reg_536_reg[8]_i_1_n_4 ,\iteration_1_reg_536_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iteration_1_reg_536_reg[8]_i_1_n_6 ,\iteration_1_reg_536_reg[8]_i_1_n_7 ,\iteration_1_reg_536_reg[8]_i_1_n_8 ,\iteration_1_reg_536_reg[8]_i_1_n_9 }),
        .S({\iteration_1_reg_536[8]_i_2_n_2 ,\iteration_1_reg_536[8]_i_3_n_2 ,\iteration_1_reg_536[8]_i_4_n_2 ,\iteration_1_reg_536[8]_i_5_n_2 }));
  FDRE \iteration_1_reg_536_reg[9] 
       (.C(ap_clk),
        .CE(col_0_reg_5470),
        .D(\iteration_1_reg_536_reg[8]_i_1_n_8 ),
        .Q(iteration_1_reg_536_reg[9]),
        .R(col_0_reg_547));
  LUT2 #(
    .INIT(4'hB)) 
    \j_1_fu_310[0]_i_1 
       (.I0(p_0_in),
        .I1(\j_1_fu_310_reg_n_2_[0] ),
        .O(add_ln131_fu_798_p2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_10 
       (.I0(\j_1_fu_310_reg_n_2_[26] ),
        .I1(\j_1_fu_310_reg_n_2_[27] ),
        .O(\j_1_fu_310[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_11 
       (.I0(\j_1_fu_310_reg_n_2_[24] ),
        .I1(\j_1_fu_310_reg_n_2_[25] ),
        .O(\j_1_fu_310[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_13 
       (.I0(\j_1_fu_310_reg_n_2_[22] ),
        .I1(\j_1_fu_310_reg_n_2_[23] ),
        .O(\j_1_fu_310[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_14 
       (.I0(\j_1_fu_310_reg_n_2_[20] ),
        .I1(\j_1_fu_310_reg_n_2_[21] ),
        .O(\j_1_fu_310[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_15 
       (.I0(\j_1_fu_310_reg_n_2_[18] ),
        .I1(\j_1_fu_310_reg_n_2_[19] ),
        .O(\j_1_fu_310[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_16 
       (.I0(\j_1_fu_310_reg_n_2_[16] ),
        .I1(\j_1_fu_310_reg_n_2_[17] ),
        .O(\j_1_fu_310[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_17 
       (.I0(\j_1_fu_310_reg_n_2_[22] ),
        .I1(\j_1_fu_310_reg_n_2_[23] ),
        .O(\j_1_fu_310[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_18 
       (.I0(\j_1_fu_310_reg_n_2_[20] ),
        .I1(\j_1_fu_310_reg_n_2_[21] ),
        .O(\j_1_fu_310[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_19 
       (.I0(\j_1_fu_310_reg_n_2_[18] ),
        .I1(\j_1_fu_310_reg_n_2_[19] ),
        .O(\j_1_fu_310[0]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_20 
       (.I0(\j_1_fu_310_reg_n_2_[16] ),
        .I1(\j_1_fu_310_reg_n_2_[17] ),
        .O(\j_1_fu_310[0]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_22 
       (.I0(\j_1_fu_310_reg_n_2_[14] ),
        .I1(\j_1_fu_310_reg_n_2_[15] ),
        .O(\j_1_fu_310[0]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_23 
       (.I0(\j_1_fu_310_reg_n_2_[12] ),
        .I1(\j_1_fu_310_reg_n_2_[13] ),
        .O(\j_1_fu_310[0]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_24 
       (.I0(\j_1_fu_310_reg_n_2_[10] ),
        .I1(\j_1_fu_310_reg_n_2_[11] ),
        .O(\j_1_fu_310[0]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_25 
       (.I0(\j_1_fu_310_reg_n_2_[8] ),
        .I1(\j_1_fu_310_reg_n_2_[9] ),
        .O(\j_1_fu_310[0]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_26 
       (.I0(\j_1_fu_310_reg_n_2_[14] ),
        .I1(\j_1_fu_310_reg_n_2_[15] ),
        .O(\j_1_fu_310[0]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_27 
       (.I0(\j_1_fu_310_reg_n_2_[12] ),
        .I1(\j_1_fu_310_reg_n_2_[13] ),
        .O(\j_1_fu_310[0]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_28 
       (.I0(\j_1_fu_310_reg_n_2_[10] ),
        .I1(\j_1_fu_310_reg_n_2_[11] ),
        .O(\j_1_fu_310[0]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_29 
       (.I0(\j_1_fu_310_reg_n_2_[8] ),
        .I1(\j_1_fu_310_reg_n_2_[9] ),
        .O(\j_1_fu_310[0]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_30 
       (.I0(\j_1_fu_310_reg_n_2_[6] ),
        .I1(\j_1_fu_310_reg_n_2_[7] ),
        .O(\j_1_fu_310[0]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_31 
       (.I0(\j_1_fu_310_reg_n_2_[4] ),
        .I1(\j_1_fu_310_reg_n_2_[5] ),
        .O(\j_1_fu_310[0]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_fu_310[0]_i_32 
       (.I0(\j_1_fu_310_reg_n_2_[0] ),
        .I1(\j_1_fu_310_reg_n_2_[1] ),
        .O(\j_1_fu_310[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_33 
       (.I0(\j_1_fu_310_reg_n_2_[6] ),
        .I1(\j_1_fu_310_reg_n_2_[7] ),
        .O(\j_1_fu_310[0]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_34 
       (.I0(\j_1_fu_310_reg_n_2_[4] ),
        .I1(\j_1_fu_310_reg_n_2_[5] ),
        .O(\j_1_fu_310[0]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[0]_i_35 
       (.I0(\j_1_fu_310_reg_n_2_[2] ),
        .I1(\j_1_fu_310_reg_n_2_[3] ),
        .O(\j_1_fu_310[0]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[0]_i_36 
       (.I0(\j_1_fu_310_reg_n_2_[1] ),
        .I1(\j_1_fu_310_reg_n_2_[0] ),
        .O(\j_1_fu_310[0]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[0]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[30] ),
        .I1(\j_1_fu_310_reg_n_2_[31] ),
        .O(\j_1_fu_310[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[28] ),
        .I1(\j_1_fu_310_reg_n_2_[29] ),
        .O(\j_1_fu_310[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_6 
       (.I0(\j_1_fu_310_reg_n_2_[26] ),
        .I1(\j_1_fu_310_reg_n_2_[27] ),
        .O(\j_1_fu_310[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_1_fu_310[0]_i_7 
       (.I0(\j_1_fu_310_reg_n_2_[24] ),
        .I1(\j_1_fu_310_reg_n_2_[25] ),
        .O(\j_1_fu_310[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_8 
       (.I0(\j_1_fu_310_reg_n_2_[30] ),
        .I1(\j_1_fu_310_reg_n_2_[31] ),
        .O(\j_1_fu_310[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_1_fu_310[0]_i_9 
       (.I0(\j_1_fu_310_reg_n_2_[28] ),
        .I1(\j_1_fu_310_reg_n_2_[29] ),
        .O(\j_1_fu_310[0]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[12]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[12] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[12]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[11] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[12]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[10] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[12]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[9] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[16]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[16] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[16]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[15] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[16]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[14] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[16]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[13] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[20]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[20] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[20]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[19] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[20]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[18] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[20]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[17] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[24]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[24] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[24]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[23] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[24]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[22] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[24]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[21] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[28]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[28] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[28]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[27] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[28]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[26] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[28]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[25] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[25]));
  LUT4 #(
    .INIT(16'h0888)) 
    \j_1_fu_310[31]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(icmp_ln123_fu_733_p263_in),
        .I3(col_0_reg_5470),
        .O(j_1_fu_310));
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_fu_310[31]_i_2 
       (.I0(col_0_reg_5470),
        .I1(icmp_ln123_fu_733_p263_in),
        .O(\j_1_fu_310[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[31]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[31] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[31]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[30] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[31]_i_6 
       (.I0(\j_1_fu_310_reg_n_2_[29] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[4]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[4] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[4]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[3] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[4]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[2] ),
        .I1(p_0_in),
        .O(\j_1_fu_310[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[4]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[1] ),
        .I1(p_0_in),
        .O(\j_1_fu_310[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[8]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[8] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[8]_i_3 
       (.I0(\j_1_fu_310_reg_n_2_[7] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[8]_i_4 
       (.I0(\j_1_fu_310_reg_n_2_[6] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_fu_310[8]_i_5 
       (.I0(\j_1_fu_310_reg_n_2_[5] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3__0[5]));
  FDRE \j_1_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[0]),
        .Q(\j_1_fu_310_reg_n_2_[0] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[0]_i_12 
       (.CI(\j_1_fu_310_reg[0]_i_21_n_2 ),
        .CO({\j_1_fu_310_reg[0]_i_12_n_2 ,\j_1_fu_310_reg[0]_i_12_n_3 ,\j_1_fu_310_reg[0]_i_12_n_4 ,\j_1_fu_310_reg[0]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI({\j_1_fu_310[0]_i_22_n_2 ,\j_1_fu_310[0]_i_23_n_2 ,\j_1_fu_310[0]_i_24_n_2 ,\j_1_fu_310[0]_i_25_n_2 }),
        .O(\NLW_j_1_fu_310_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\j_1_fu_310[0]_i_26_n_2 ,\j_1_fu_310[0]_i_27_n_2 ,\j_1_fu_310[0]_i_28_n_2 ,\j_1_fu_310[0]_i_29_n_2 }));
  CARRY4 \j_1_fu_310_reg[0]_i_2 
       (.CI(\j_1_fu_310_reg[0]_i_3_n_2 ),
        .CO({p_0_in,\j_1_fu_310_reg[0]_i_2_n_3 ,\j_1_fu_310_reg[0]_i_2_n_4 ,\j_1_fu_310_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\j_1_fu_310[0]_i_4_n_2 ,\j_1_fu_310[0]_i_5_n_2 ,\j_1_fu_310[0]_i_6_n_2 ,\j_1_fu_310[0]_i_7_n_2 }),
        .O(\NLW_j_1_fu_310_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\j_1_fu_310[0]_i_8_n_2 ,\j_1_fu_310[0]_i_9_n_2 ,\j_1_fu_310[0]_i_10_n_2 ,\j_1_fu_310[0]_i_11_n_2 }));
  CARRY4 \j_1_fu_310_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\j_1_fu_310_reg[0]_i_21_n_2 ,\j_1_fu_310_reg[0]_i_21_n_3 ,\j_1_fu_310_reg[0]_i_21_n_4 ,\j_1_fu_310_reg[0]_i_21_n_5 }),
        .CYINIT(1'b0),
        .DI({\j_1_fu_310[0]_i_30_n_2 ,\j_1_fu_310[0]_i_31_n_2 ,\j_1_fu_310_reg_n_2_[3] ,\j_1_fu_310[0]_i_32_n_2 }),
        .O(\NLW_j_1_fu_310_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\j_1_fu_310[0]_i_33_n_2 ,\j_1_fu_310[0]_i_34_n_2 ,\j_1_fu_310[0]_i_35_n_2 ,\j_1_fu_310[0]_i_36_n_2 }));
  CARRY4 \j_1_fu_310_reg[0]_i_3 
       (.CI(\j_1_fu_310_reg[0]_i_12_n_2 ),
        .CO({\j_1_fu_310_reg[0]_i_3_n_2 ,\j_1_fu_310_reg[0]_i_3_n_3 ,\j_1_fu_310_reg[0]_i_3_n_4 ,\j_1_fu_310_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\j_1_fu_310[0]_i_13_n_2 ,\j_1_fu_310[0]_i_14_n_2 ,\j_1_fu_310[0]_i_15_n_2 ,\j_1_fu_310[0]_i_16_n_2 }),
        .O(\NLW_j_1_fu_310_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\j_1_fu_310[0]_i_17_n_2 ,\j_1_fu_310[0]_i_18_n_2 ,\j_1_fu_310[0]_i_19_n_2 ,\j_1_fu_310[0]_i_20_n_2 }));
  FDRE \j_1_fu_310_reg[10] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[10]),
        .Q(\j_1_fu_310_reg_n_2_[10] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[11] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[11]),
        .Q(\j_1_fu_310_reg_n_2_[11] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[12] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[12]),
        .Q(\j_1_fu_310_reg_n_2_[12] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[12]_i_1 
       (.CI(\j_1_fu_310_reg[8]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[12]_i_1_n_2 ,\j_1_fu_310_reg[12]_i_1_n_3 ,\j_1_fu_310_reg[12]_i_1_n_4 ,\j_1_fu_310_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[12:9]),
        .S(select_ln125_fu_769_p3__0[12:9]));
  FDRE \j_1_fu_310_reg[13] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[13]),
        .Q(\j_1_fu_310_reg_n_2_[13] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[14] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[14]),
        .Q(\j_1_fu_310_reg_n_2_[14] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[15] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[15]),
        .Q(\j_1_fu_310_reg_n_2_[15] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[16] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[16]),
        .Q(\j_1_fu_310_reg_n_2_[16] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[16]_i_1 
       (.CI(\j_1_fu_310_reg[12]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[16]_i_1_n_2 ,\j_1_fu_310_reg[16]_i_1_n_3 ,\j_1_fu_310_reg[16]_i_1_n_4 ,\j_1_fu_310_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[16:13]),
        .S(select_ln125_fu_769_p3__0[16:13]));
  FDRE \j_1_fu_310_reg[17] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[17]),
        .Q(\j_1_fu_310_reg_n_2_[17] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[18] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[18]),
        .Q(\j_1_fu_310_reg_n_2_[18] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[19] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[19]),
        .Q(\j_1_fu_310_reg_n_2_[19] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[1]),
        .Q(\j_1_fu_310_reg_n_2_[1] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[20] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[20]),
        .Q(\j_1_fu_310_reg_n_2_[20] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[20]_i_1 
       (.CI(\j_1_fu_310_reg[16]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[20]_i_1_n_2 ,\j_1_fu_310_reg[20]_i_1_n_3 ,\j_1_fu_310_reg[20]_i_1_n_4 ,\j_1_fu_310_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[20:17]),
        .S(select_ln125_fu_769_p3__0[20:17]));
  FDRE \j_1_fu_310_reg[21] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[21]),
        .Q(\j_1_fu_310_reg_n_2_[21] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[22] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[22]),
        .Q(\j_1_fu_310_reg_n_2_[22] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[23] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[23]),
        .Q(\j_1_fu_310_reg_n_2_[23] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[24] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[24]),
        .Q(\j_1_fu_310_reg_n_2_[24] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[24]_i_1 
       (.CI(\j_1_fu_310_reg[20]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[24]_i_1_n_2 ,\j_1_fu_310_reg[24]_i_1_n_3 ,\j_1_fu_310_reg[24]_i_1_n_4 ,\j_1_fu_310_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[24:21]),
        .S(select_ln125_fu_769_p3__0[24:21]));
  FDRE \j_1_fu_310_reg[25] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[25]),
        .Q(\j_1_fu_310_reg_n_2_[25] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[26] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[26]),
        .Q(\j_1_fu_310_reg_n_2_[26] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[27] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[27]),
        .Q(\j_1_fu_310_reg_n_2_[27] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[28] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[28]),
        .Q(\j_1_fu_310_reg_n_2_[28] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[28]_i_1 
       (.CI(\j_1_fu_310_reg[24]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[28]_i_1_n_2 ,\j_1_fu_310_reg[28]_i_1_n_3 ,\j_1_fu_310_reg[28]_i_1_n_4 ,\j_1_fu_310_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[28:25]),
        .S(select_ln125_fu_769_p3__0[28:25]));
  FDRE \j_1_fu_310_reg[29] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[29]),
        .Q(\j_1_fu_310_reg_n_2_[29] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[2]),
        .Q(\j_1_fu_310_reg_n_2_[2] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[30] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[30]),
        .Q(\j_1_fu_310_reg_n_2_[30] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[31] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[31]),
        .Q(\j_1_fu_310_reg_n_2_[31] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[31]_i_3 
       (.CI(\j_1_fu_310_reg[28]_i_1_n_2 ),
        .CO({\NLW_j_1_fu_310_reg[31]_i_3_CO_UNCONNECTED [3:2],\j_1_fu_310_reg[31]_i_3_n_4 ,\j_1_fu_310_reg[31]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_1_fu_310_reg[31]_i_3_O_UNCONNECTED [3],add_ln131_fu_798_p2[31:29]}),
        .S({1'b0,select_ln125_fu_769_p3__0[31:29]}));
  FDRE \j_1_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[3]),
        .Q(\j_1_fu_310_reg_n_2_[3] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[4]),
        .Q(\j_1_fu_310_reg_n_2_[4] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_1_fu_310_reg[4]_i_1_n_2 ,\j_1_fu_310_reg[4]_i_1_n_3 ,\j_1_fu_310_reg[4]_i_1_n_4 ,\j_1_fu_310_reg[4]_i_1_n_5 }),
        .CYINIT(select_ln125_fu_769_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[4:1]),
        .S({select_ln125_fu_769_p3__0[4:3],\j_1_fu_310[4]_i_4_n_2 ,\j_1_fu_310[4]_i_5_n_2 }));
  FDRE \j_1_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[5]),
        .Q(\j_1_fu_310_reg_n_2_[5] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[6]),
        .Q(\j_1_fu_310_reg_n_2_[6] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[7] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[7]),
        .Q(\j_1_fu_310_reg_n_2_[7] ),
        .R(j_1_fu_310));
  FDRE \j_1_fu_310_reg[8] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[8]),
        .Q(\j_1_fu_310_reg_n_2_[8] ),
        .R(j_1_fu_310));
  CARRY4 \j_1_fu_310_reg[8]_i_1 
       (.CI(\j_1_fu_310_reg[4]_i_1_n_2 ),
        .CO({\j_1_fu_310_reg[8]_i_1_n_2 ,\j_1_fu_310_reg[8]_i_1_n_3 ,\j_1_fu_310_reg[8]_i_1_n_4 ,\j_1_fu_310_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln131_fu_798_p2[8:5]),
        .S(select_ln125_fu_769_p3__0[8:5]));
  FDRE \j_1_fu_310_reg[9] 
       (.C(ap_clk),
        .CE(\j_1_fu_310[31]_i_2_n_2 ),
        .D(add_ln131_fu_798_p2[9]),
        .Q(\j_1_fu_310_reg_n_2_[9] ),
        .R(j_1_fu_310));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \kernel_off_V[7]_i_1 
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln133_reg_3054),
        .I3(icmp_ln135_reg_3058),
        .I4(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I5(icmp_ln123_reg_3050),
        .O(kernel_off_V0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \kernel_off_V[7]_i_10 
       (.I0(col_0_reg_5470),
        .I1(icmp_ln135_fu_745_p2),
        .I2(convolution_filter_AXILiteS_s_axi_U_n_95),
        .O(kernel_config_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \kernel_off_V_load_reg_3185[7]_i_1 
       (.I0(and_ln164_reg_3124_pp0_iter1_reg),
        .I1(convolution_filtejbC_U3_n_21),
        .O(p_42_in));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[0]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[1]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[2]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[3]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[4]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[5]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[6]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26 " *) 
  SRLC32E \kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .CLK(ap_clk),
        .D(kernel_off_V_load_reg_3185[7]),
        .Q(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26_n_2 ),
        .Q31(\NLW_kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26_Q31_UNCONNECTED ));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[0]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[0]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[1]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[1]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[2]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[2]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[3]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[3]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[4]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[4]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[5]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[5]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[6]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[6]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_pp0_iter29_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(\kernel_off_V_load_reg_3185_pp0_iter28_reg_reg[7]_srl26_n_2 ),
        .Q(kernel_off_V_load_reg_3185_pp0_iter29_reg[7]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[0]),
        .Q(kernel_off_V_load_reg_3185[0]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[1] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[1]),
        .Q(kernel_off_V_load_reg_3185[1]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[2] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[2]),
        .Q(kernel_off_V_load_reg_3185[2]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[3] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[3]),
        .Q(kernel_off_V_load_reg_3185[3]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[4] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[4]),
        .Q(kernel_off_V_load_reg_3185[4]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[5] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[5]),
        .Q(kernel_off_V_load_reg_3185[5]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[6] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[6]),
        .Q(kernel_off_V_load_reg_3185[6]),
        .R(1'b0));
  FDRE \kernel_off_V_load_reg_3185_reg[7] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_off_V[7]),
        .Q(kernel_off_V_load_reg_3185[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[0] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[0]),
        .Q(kernel_off_V[0]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_17),
        .Q(\kernel_off_V_reg[0]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_33),
        .Q(\kernel_off_V_reg[0]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_9),
        .Q(\kernel_off_V_reg[0]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_25),
        .Q(\kernel_off_V_reg[0]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[1] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[1]),
        .Q(kernel_off_V[1]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_16),
        .Q(\kernel_off_V_reg[1]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_32),
        .Q(\kernel_off_V_reg[1]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_8),
        .Q(\kernel_off_V_reg[1]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_24),
        .Q(\kernel_off_V_reg[1]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[2] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[2]),
        .Q(kernel_off_V[2]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_15),
        .Q(\kernel_off_V_reg[2]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_31),
        .Q(\kernel_off_V_reg[2]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_7),
        .Q(\kernel_off_V_reg[2]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_23),
        .Q(\kernel_off_V_reg[2]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[3] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[3]),
        .Q(kernel_off_V[3]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_14),
        .Q(\kernel_off_V_reg[3]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_30),
        .Q(\kernel_off_V_reg[3]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_6),
        .Q(\kernel_off_V_reg[3]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_22),
        .Q(\kernel_off_V_reg[3]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[4] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[4]),
        .Q(kernel_off_V[4]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_13),
        .Q(\kernel_off_V_reg[4]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_29),
        .Q(\kernel_off_V_reg[4]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_5),
        .Q(\kernel_off_V_reg[4]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_21),
        .Q(\kernel_off_V_reg[4]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[5] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[5]),
        .Q(kernel_off_V[5]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_12),
        .Q(\kernel_off_V_reg[5]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_28),
        .Q(\kernel_off_V_reg[5]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_4),
        .Q(\kernel_off_V_reg[5]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_20),
        .Q(\kernel_off_V_reg[5]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[6] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[6]),
        .Q(kernel_off_V[6]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_11),
        .Q(\kernel_off_V_reg[6]_i_4_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_27),
        .Q(\kernel_off_V_reg[6]_i_5_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_3),
        .Q(\kernel_off_V_reg[6]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_19),
        .Q(\kernel_off_V_reg[6]_i_7_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_off_V_reg[7] 
       (.C(ap_clk),
        .CE(kernel_off_V0),
        .D(kernel_config_V_q0[7]),
        .Q(kernel_off_V[7]),
        .R(1'b0));
  FDRE \kernel_off_V_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_10),
        .Q(\kernel_off_V_reg[7]_i_5_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \kernel_off_V_reg[7]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_config_V_ce0),
        .Q(\kernel_off_V_reg[7]_i_6_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_26),
        .Q(\kernel_off_V_reg[7]_i_7_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_2),
        .Q(\kernel_off_V_reg[7]_i_8_n_2 ),
        .R(1'b0));
  FDRE \kernel_off_V_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\kernel_off_V_reg[7]_i_6_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_18),
        .Q(\kernel_off_V_reg[7]_i_9_n_2 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000040)) 
    \kernel_sum_V[7]_i_1 
       (.I0(convolution_filtejbC_U33_n_28),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln133_reg_3054),
        .I3(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I4(icmp_ln123_reg_3050),
        .O(kernel_sum_V0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[0]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[1]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[2]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[3]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[4]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[5]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[6]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone1_in),
        .D(kernel_sum_V_load_reg_3180[7]),
        .Q(kernel_sum_V_load_reg_3180_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[0]),
        .Q(kernel_sum_V_load_reg_3180[0]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[1] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[1]),
        .Q(kernel_sum_V_load_reg_3180[1]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[2] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[2]),
        .Q(kernel_sum_V_load_reg_3180[2]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[3] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[3]),
        .Q(kernel_sum_V_load_reg_3180[3]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[4] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[4]),
        .Q(kernel_sum_V_load_reg_3180[4]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[5] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[5]),
        .Q(kernel_sum_V_load_reg_3180[5]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[6] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[6]),
        .Q(kernel_sum_V_load_reg_3180[6]),
        .R(1'b0));
  FDRE \kernel_sum_V_load_reg_3180_reg[7] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(kernel_sum_V[7]),
        .Q(kernel_sum_V_load_reg_3180[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \kernel_sum_V_reg[0] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[0]),
        .Q(kernel_sum_V[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[1] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[1]),
        .Q(kernel_sum_V[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[2] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[2]),
        .Q(kernel_sum_V[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[3] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[3]),
        .Q(kernel_sum_V[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[4] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[4]),
        .Q(kernel_sum_V[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[5] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[5]),
        .Q(kernel_sum_V[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[6] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[6]),
        .Q(kernel_sum_V[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \kernel_sum_V_reg[7] 
       (.C(ap_clk),
        .CE(kernel_sum_V0),
        .D(kernel_config_V_q0[7]),
        .Q(kernel_sum_V[7]),
        .R(1'b0));
  design_1_convolution_filter_0_2_convolution_filtebkb line_buffer_V_0_U
       (.ADDRBWRADDR(select_ln156_1_fu_663_p3),
        .D(line_buffer_V_0_q0),
        .Q(line_buffer_V_4_addr_reg_3103),
        .WEA(line_buffer_V_0_ce1),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .ram_reg({line_buffer_V_0_U_n_10,line_buffer_V_0_U_n_11,line_buffer_V_0_U_n_12,line_buffer_V_0_U_n_13,line_buffer_V_0_U_n_14,line_buffer_V_0_U_n_15,line_buffer_V_0_U_n_16,line_buffer_V_0_U_n_17}),
        .ram_reg_0(line_buffer_V_1_q0),
        .temp_V_6_fu_1720_p2(convolution_filtejbC_U33_n_28),
        .temp_V_6_fu_1720_p2_0(ap_CS_fsm_pp0_stage0),
        .temp_V_6_fu_1720_p2_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .temp_V_6_fu_1720_p2_2(window_V_0_6));
  LUT5 #(
    .INIT(32'h37FF0000)) 
    \line_buffer_V_0_addr_reg_3079[9]_i_1 
       (.I0(select_ln156_1_fu_663_p3[8]),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .I2(\col_0_reg_547_reg_n_2_[7] ),
        .I3(\col_0_reg_547_reg_n_2_[9] ),
        .I4(and_ln156_reg_31140),
        .O(line_buffer_V_0_addr_reg_30790));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[0]),
        .Q(line_buffer_V_4_addr_reg_3103[0]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[1]),
        .Q(line_buffer_V_4_addr_reg_3103[1]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[2]),
        .Q(line_buffer_V_4_addr_reg_3103[2]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[3]),
        .Q(line_buffer_V_4_addr_reg_3103[3]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[4]),
        .Q(line_buffer_V_4_addr_reg_3103[4]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[5]),
        .Q(line_buffer_V_4_addr_reg_3103[5]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[6]),
        .Q(line_buffer_V_4_addr_reg_3103[6]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[7]),
        .Q(line_buffer_V_4_addr_reg_3103[7]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[8] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[8]),
        .Q(line_buffer_V_4_addr_reg_3103[8]),
        .R(1'b0));
  FDRE \line_buffer_V_0_addr_reg_3079_reg[9] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_addr_reg_30790),
        .D(select_ln156_1_fu_663_p3[9]),
        .Q(line_buffer_V_4_addr_reg_3103[9]),
        .R(1'b0));
  design_1_convolution_filter_0_2_convolution_filtebkb_16 line_buffer_V_1_U
       (.ADDRBWRADDR(select_ln156_1_fu_663_p3),
        .D(line_buffer_V_1_q0),
        .Q(line_buffer_V_4_addr_reg_3103),
        .WEA(line_buffer_V_0_ce1),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(convolution_filtejbC_U33_n_28),
        .p_0(ap_CS_fsm_pp0_stage0),
        .p_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_2(window_V_1_6),
        .ram_reg({line_buffer_V_1_U_n_10,line_buffer_V_1_U_n_11,line_buffer_V_1_U_n_12,line_buffer_V_1_U_n_13,line_buffer_V_1_U_n_14,line_buffer_V_1_U_n_15,line_buffer_V_1_U_n_16,line_buffer_V_1_U_n_17}),
        .ram_reg_0(line_buffer_V_2_q0));
  design_1_convolution_filter_0_2_convolution_filtebkb_17 line_buffer_V_2_U
       (.ADDRBWRADDR(select_ln156_1_fu_663_p3),
        .D(line_buffer_V_2_q0),
        .Q(line_buffer_V_4_addr_reg_3103),
        .WEA(line_buffer_V_0_ce1),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(convolution_filtejbC_U33_n_28),
        .p_0(ap_CS_fsm_pp0_stage0),
        .p_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_2(window_V_2_6),
        .ram_reg({line_buffer_V_2_U_n_10,line_buffer_V_2_U_n_11,line_buffer_V_2_U_n_12,line_buffer_V_2_U_n_13,line_buffer_V_2_U_n_14,line_buffer_V_2_U_n_15,line_buffer_V_2_U_n_16,line_buffer_V_2_U_n_17}),
        .ram_reg_0(line_buffer_V_3_q0));
  design_1_convolution_filter_0_2_convolution_filtebkb_18 line_buffer_V_3_U
       (.ADDRBWRADDR(select_ln156_1_fu_663_p3),
        .D(line_buffer_V_3_q0),
        .Q(line_buffer_V_4_addr_reg_3103),
        .WEA(line_buffer_V_0_ce1),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .ram_reg({line_buffer_V_3_U_n_10,line_buffer_V_3_U_n_11,line_buffer_V_3_U_n_12,line_buffer_V_3_U_n_13,line_buffer_V_3_U_n_14,line_buffer_V_3_U_n_15,line_buffer_V_3_U_n_16,line_buffer_V_3_U_n_17}),
        .ram_reg_0(line_buffer_V_4_q0),
        .temp_V_27_fu_2039_p2(convolution_filtejbC_U33_n_28),
        .temp_V_27_fu_2039_p2_0(ap_CS_fsm_pp0_stage0),
        .temp_V_27_fu_2039_p2_1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .temp_V_27_fu_2039_p2_2(window_V_3_6));
  design_1_convolution_filter_0_2_convolution_filtebkb_19 line_buffer_V_4_U
       (.ADDRBWRADDR(select_ln156_1_fu_663_p3),
        .D(line_buffer_V_4_q0),
        .Q(line_buffer_V_4_addr_reg_3103),
        .WEA(line_buffer_V_0_ce1),
        .ap_clk(ap_clk),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .line_buffer_V_0_we1(line_buffer_V_0_we1),
        .p(window_V_4_6),
        .ram_reg({line_buffer_V_4_U_n_11,line_buffer_V_4_U_n_12,line_buffer_V_4_U_n_13,line_buffer_V_4_U_n_14,line_buffer_V_4_U_n_15,line_buffer_V_4_U_n_16,line_buffer_V_4_U_n_17,line_buffer_V_4_U_n_18}),
        .ram_reg_0(line_buffer_V_5_q0),
        .ram_reg_1(convolution_filtejbC_U33_n_28),
        .ram_reg_2(ap_CS_fsm_pp0_stage0),
        .ram_reg_3(\icmp_ln116_reg_3026_reg_n_2_[0] ));
  design_1_convolution_filter_0_2_convolution_filtebkb_20 line_buffer_V_5_U
       (.ADDRBWRADDR({select_ln156_1_fu_663_p3[9],select_ln156_1_fu_663_p3[7],select_ln156_1_fu_663_p3[1:0]}),
        .D(line_buffer_V_5_q0),
        .Q(select_ln156_1_reg_3035),
        .WEA(line_buffer_V_0_ce1),
        .and_ln156_reg_3114(and_ln156_reg_3114),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .icmp_ln145_reg_3075(icmp_ln145_reg_3075),
        .line_buffer_V_0_ce0(line_buffer_V_0_ce0),
        .p(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .p_0(window_V_5_6),
        .ram_reg({line_buffer_V_5_U_n_16,line_buffer_V_5_U_n_17,line_buffer_V_5_U_n_18,line_buffer_V_5_U_n_19,line_buffer_V_5_U_n_20,line_buffer_V_5_U_n_21,line_buffer_V_5_U_n_22,line_buffer_V_5_U_n_23}),
        .ram_reg_0({\col_0_reg_547_reg_n_2_[9] ,select_ln156_1_fu_663_p3[8],\col_0_reg_547_reg_n_2_[7] ,select_ln156_1_fu_663_p3[6:2],\col_0_reg_547_reg_n_2_[1] ,\col_0_reg_547_reg_n_2_[0] }),
        .ram_reg_1(in_temp_V_reg_3118),
        .ram_reg_2(ap_CS_fsm_pp0_stage0),
        .ram_reg_3(convolution_filtejbC_U3_n_21),
        .ram_reg_4(convolution_filtejbC_U33_n_28),
        .ram_reg_5(convolution_filter_AXILiteS_s_axi_U_n_92));
  LUT3 #(
    .INIT(8'h45)) 
    \out_img_V_1_payload_A[7]_i_1 
       (.I0(out_img_V_1_sel_wr),
        .I1(out_img_V_1_ack_in),
        .I2(out_img_V_TVALID),
        .O(out_img_V_1_load_A));
  FDRE \out_img_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[0]),
        .Q(out_img_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[1]),
        .Q(out_img_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[2]),
        .Q(out_img_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[3]),
        .Q(out_img_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[4]),
        .Q(out_img_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[5]),
        .Q(out_img_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[6]),
        .Q(out_img_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_A),
        .D(add_ln647_fu_2662_p2[7]),
        .Q(out_img_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \out_img_V_1_payload_B[7]_i_1 
       (.I0(out_img_V_1_sel_wr),
        .I1(out_img_V_1_ack_in),
        .I2(out_img_V_TVALID),
        .O(out_img_V_1_load_B));
  FDRE \out_img_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[0]),
        .Q(out_img_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[1]),
        .Q(out_img_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[2]),
        .Q(out_img_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[3]),
        .Q(out_img_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[4]),
        .Q(out_img_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[5]),
        .Q(out_img_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[6]),
        .Q(out_img_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_img_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_img_V_1_load_B),
        .D(add_ln647_fu_2662_p2[7]),
        .Q(out_img_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_img_V_1_sel_rd_i_1
       (.I0(out_img_V_TVALID),
        .I1(out_img_V_TREADY),
        .I2(out_img_V_1_sel),
        .O(out_img_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_img_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_img_V_1_sel_rd_i_1_n_2),
        .Q(out_img_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    out_img_V_1_sel_wr_i_1
       (.I0(out_img_V_1_sel_wr047_out),
        .I1(out_img_V_1_sel_wr),
        .O(out_img_V_1_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_img_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_img_V_1_sel_wr_i_1_n_2),
        .Q(out_img_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \out_img_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_img_V_1_ack_in),
        .I2(out_img_V_TREADY),
        .I3(out_img_V_TVALID),
        .I4(out_img_V_1_sel_wr047_out),
        .O(\out_img_V_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_img_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter30),
        .I1(and_ln164_reg_3124_pp0_iter29_reg),
        .I2(convolution_filtejbC_U3_n_21),
        .O(out_img_V_1_sel_wr047_out));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \out_img_V_1_state[1]_i_1 
       (.I0(out_img_V_TREADY),
        .I1(out_img_V_TVALID),
        .I2(out_img_V_1_ack_in),
        .I3(out_img_V_1_sel_wr047_out),
        .O(\out_img_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_img_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_img_V_1_state[0]_i_1_n_2 ),
        .Q(out_img_V_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_img_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_img_V_1_state[1]_i_1_n_2 ),
        .Q(out_img_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[0]_INST_0 
       (.I0(out_img_V_1_payload_B[0]),
        .I1(out_img_V_1_payload_A[0]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[1]_INST_0 
       (.I0(out_img_V_1_payload_B[1]),
        .I1(out_img_V_1_payload_A[1]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[2]_INST_0 
       (.I0(out_img_V_1_payload_B[2]),
        .I1(out_img_V_1_payload_A[2]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[3]_INST_0 
       (.I0(out_img_V_1_payload_B[3]),
        .I1(out_img_V_1_payload_A[3]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[4]_INST_0 
       (.I0(out_img_V_1_payload_B[4]),
        .I1(out_img_V_1_payload_A[4]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[5]_INST_0 
       (.I0(out_img_V_1_payload_B[5]),
        .I1(out_img_V_1_payload_A[5]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[6]_INST_0 
       (.I0(out_img_V_1_payload_B[6]),
        .I1(out_img_V_1_payload_A[6]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_img_V_TDATA[7]_INST_0 
       (.I0(out_img_V_1_payload_B[7]),
        .I1(out_img_V_1_payload_A[7]),
        .I2(out_img_V_1_sel),
        .O(out_img_V_TDATA[7]));
  FDRE \rdata_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_65),
        .Q(\rdata_reg[0]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[10]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[11]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[12]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[13]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[14]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[15]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[16]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[17]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[18]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[19]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_64),
        .Q(\rdata_reg[1]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[20]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[21]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[22]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[23]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[24]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[25]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[26]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[27]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[28]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[29]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_63),
        .Q(\rdata_reg[2]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[30]_i_2_n_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(convolution_filter_AXILiteS_s_axi_U_n_67),
        .Q(\rdata_reg[31]_i_3_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[31]_i_4_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_62),
        .Q(\rdata_reg[3]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_61),
        .Q(\rdata_reg[4]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_60),
        .Q(\rdata_reg[5]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[6]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[7]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[8]_i_2_n_2 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_2 ),
        .D(convolution_filter_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[9]_i_2_n_2 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_0_reg_525[0]_i_1 
       (.I0(row_0_reg_525_reg[0]),
        .O(add_ln116_1_fu_671_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_0_reg_525[1]_i_1 
       (.I0(row_0_reg_525_reg[0]),
        .I1(row_0_reg_525_reg[1]),
        .O(add_ln116_1_fu_671_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_0_reg_525[2]_i_1 
       (.I0(row_0_reg_525_reg[0]),
        .I1(row_0_reg_525_reg[1]),
        .I2(row_0_reg_525_reg[2]),
        .O(add_ln116_1_fu_671_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_0_reg_525[3]_i_1 
       (.I0(row_0_reg_525_reg[3]),
        .I1(row_0_reg_525_reg[1]),
        .I2(row_0_reg_525_reg[0]),
        .I3(row_0_reg_525_reg[2]),
        .O(add_ln116_1_fu_671_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_0_reg_525[4]_i_1 
       (.I0(row_0_reg_525_reg[4]),
        .I1(row_0_reg_525_reg[2]),
        .I2(row_0_reg_525_reg[0]),
        .I3(row_0_reg_525_reg[1]),
        .I4(row_0_reg_525_reg[3]),
        .O(add_ln116_1_fu_671_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_0_reg_525[5]_i_1 
       (.I0(row_0_reg_525_reg[3]),
        .I1(row_0_reg_525_reg[1]),
        .I2(row_0_reg_525_reg[0]),
        .I3(row_0_reg_525_reg[2]),
        .I4(row_0_reg_525_reg[4]),
        .I5(row_0_reg_525_reg[5]),
        .O(add_ln116_1_fu_671_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \row_0_reg_525[6]_i_1 
       (.I0(row_0_reg_525_reg[6]),
        .I1(convolution_filtejbC_U3_n_23),
        .I2(row_0_reg_525_reg[5]),
        .O(add_ln116_1_fu_671_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \row_0_reg_525[7]_i_1 
       (.I0(row_0_reg_525_reg[7]),
        .I1(row_0_reg_525_reg[5]),
        .I2(convolution_filtejbC_U3_n_23),
        .I3(row_0_reg_525_reg[6]),
        .O(add_ln116_1_fu_671_p2[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \row_0_reg_525[8]_i_1 
       (.I0(col_0_reg_5470),
        .I1(convolution_filter_AXILiteS_s_axi_U_n_92),
        .O(iteration_0_reg_514));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \row_0_reg_525[8]_i_2 
       (.I0(row_0_reg_525_reg[8]),
        .I1(convolution_filtejbC_U3_n_23),
        .I2(row_0_reg_525_reg[5]),
        .I3(row_0_reg_525_reg[7]),
        .I4(row_0_reg_525_reg[6]),
        .O(add_ln116_1_fu_671_p2[8]));
  FDRE \row_0_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2__0[0]),
        .Q(row_0_reg_525_reg[0]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2__0[1]),
        .Q(row_0_reg_525_reg[1]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2__0[2]),
        .Q(row_0_reg_525_reg[2]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2__0[3]),
        .Q(row_0_reg_525_reg[3]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2__0[4]),
        .Q(row_0_reg_525_reg[4]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2[5]),
        .Q(row_0_reg_525_reg[5]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2[6]),
        .Q(row_0_reg_525_reg[6]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2[7]),
        .Q(row_0_reg_525_reg[7]),
        .R(col_0_reg_547));
  FDRE \row_0_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(iteration_0_reg_514),
        .D(add_ln116_1_fu_671_p2[8]),
        .Q(row_0_reg_525_reg[8]),
        .R(col_0_reg_547));
  FDRE \select_ln156_1_reg_3035_reg[0] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[0]),
        .Q(select_ln156_1_reg_3035[0]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[1] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[1]),
        .Q(select_ln156_1_reg_3035[1]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[2] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[2]),
        .Q(select_ln156_1_reg_3035[2]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[3] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[3]),
        .Q(select_ln156_1_reg_3035[3]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[4] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[4]),
        .Q(select_ln156_1_reg_3035[4]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[5] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[5]),
        .Q(select_ln156_1_reg_3035[5]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[6] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[6]),
        .Q(select_ln156_1_reg_3035[6]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[7] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[7]),
        .Q(select_ln156_1_reg_3035[7]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[8] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[8]),
        .Q(select_ln156_1_reg_3035[8]),
        .R(1'b0));
  FDRE \select_ln156_1_reg_3035_reg[9] 
       (.C(ap_clk),
        .CE(and_ln156_reg_31140),
        .D(select_ln156_1_fu_663_p3[9]),
        .Q(select_ln156_1_reg_3035[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_12_fu_1812_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_1_6_loc_1_fu_334}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_12_fu_1812_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_12_fu_1812_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_12_fu_1812_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_12_fu_1812_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_12_fu_1812_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_12_fu_1812_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_12_fu_1812_p2_P_UNCONNECTED[47:17],temp_V_12_fu_1812_p2_n_91,temp_V_12_fu_1812_p2_n_92,temp_V_12_fu_1812_p2_n_93,temp_V_12_fu_1812_p2_n_94,temp_V_12_fu_1812_p2_n_95,temp_V_12_fu_1812_p2_n_96,temp_V_12_fu_1812_p2_n_97,temp_V_12_fu_1812_p2_n_98,temp_V_12_fu_1812_p2_n_99,temp_V_12_fu_1812_p2_n_100,temp_V_12_fu_1812_p2_n_101,temp_V_12_fu_1812_p2_n_102,temp_V_12_fu_1812_p2_n_103,temp_V_12_fu_1812_p2_n_104,temp_V_12_fu_1812_p2_n_105,temp_V_12_fu_1812_p2_n_106,temp_V_12_fu_1812_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_12_fu_1812_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_12_fu_1812_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_12_fu_1812_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_12_fu_1812_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    temp_V_12_fu_1812_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U11_n_20),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_1_40));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_15_fu_1857_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_2_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_15_fu_1857_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_15_fu_1857_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_15_fu_1857_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_15_fu_1857_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_15_fu_1857_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_15_fu_1857_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_15_fu_1857_p2_P_UNCONNECTED[47:17],temp_V_15_fu_1857_p2_n_91,temp_V_15_fu_1857_p2_n_92,temp_V_15_fu_1857_p2_n_93,temp_V_15_fu_1857_p2_n_94,temp_V_15_fu_1857_p2_n_95,temp_V_15_fu_1857_p2_n_96,temp_V_15_fu_1857_p2_n_97,temp_V_15_fu_1857_p2_n_98,temp_V_15_fu_1857_p2_n_99,temp_V_15_fu_1857_p2_n_100,temp_V_15_fu_1857_p2_n_101,temp_V_15_fu_1857_p2_n_102,temp_V_15_fu_1857_p2_n_103,temp_V_15_fu_1857_p2_n_104,temp_V_15_fu_1857_p2_n_105,temp_V_15_fu_1857_p2_n_106,temp_V_15_fu_1857_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_15_fu_1857_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_15_fu_1857_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_15_fu_1857_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_15_fu_1857_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    temp_V_15_fu_1857_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U15_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_2_00));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_18_fu_1903_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_2_6_loc_1_l_reg_3162}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_18_fu_1903_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_18_fu_1903_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_18_fu_1903_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_18_fu_1903_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_18_fu_1903_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_18_fu_1903_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_18_fu_1903_p2_P_UNCONNECTED[47:17],temp_V_18_fu_1903_p2_n_91,temp_V_18_fu_1903_p2_n_92,temp_V_18_fu_1903_p2_n_93,temp_V_18_fu_1903_p2_n_94,temp_V_18_fu_1903_p2_n_95,temp_V_18_fu_1903_p2_n_96,temp_V_18_fu_1903_p2_n_97,temp_V_18_fu_1903_p2_n_98,temp_V_18_fu_1903_p2_n_99,temp_V_18_fu_1903_p2_n_100,temp_V_18_fu_1903_p2_n_101,temp_V_18_fu_1903_p2_n_102,temp_V_18_fu_1903_p2_n_103,temp_V_18_fu_1903_p2_n_104,temp_V_18_fu_1903_p2_n_105,temp_V_18_fu_1903_p2_n_106,temp_V_18_fu_1903_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_18_fu_1903_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_18_fu_1903_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_18_fu_1903_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_18_fu_1903_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    temp_V_18_fu_1903_p2_i_1
       (.I0(icmp_ln123_reg_3050),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(trunc_ln180_1_reg_3071[1]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U15_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_2_30));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_21_fu_1948_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_2_U_n_10,line_buffer_V_2_U_n_11,line_buffer_V_2_U_n_12,line_buffer_V_2_U_n_13,line_buffer_V_2_U_n_14,line_buffer_V_2_U_n_15,line_buffer_V_2_U_n_16,line_buffer_V_2_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_21_fu_1948_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_21_fu_1948_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_21_fu_1948_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_21_fu_1948_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_2_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_21_fu_1948_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_21_fu_1948_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_21_fu_1948_p2_P_UNCONNECTED[47:17],temp_V_21_fu_1948_p2_n_91,temp_V_21_fu_1948_p2_n_92,temp_V_21_fu_1948_p2_n_93,temp_V_21_fu_1948_p2_n_94,temp_V_21_fu_1948_p2_n_95,temp_V_21_fu_1948_p2_n_96,temp_V_21_fu_1948_p2_n_97,temp_V_21_fu_1948_p2_n_98,temp_V_21_fu_1948_p2_n_99,temp_V_21_fu_1948_p2_n_100,temp_V_21_fu_1948_p2_n_101,temp_V_21_fu_1948_p2_n_102,temp_V_21_fu_1948_p2_n_103,temp_V_21_fu_1948_p2_n_104,temp_V_21_fu_1948_p2_n_105,temp_V_21_fu_1948_p2_n_106,temp_V_21_fu_1948_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_21_fu_1948_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_21_fu_1948_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_21_fu_1948_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_21_fu_1948_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00000080)) 
    temp_V_21_fu_1948_p2_i_1
       (.I0(icmp_ln123_reg_3050),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(trunc_ln180_1_reg_3071[1]),
        .I3(convolution_filtejbC_U15_n_19),
        .I4(convolution_filtejbC_U33_n_28),
        .O(kernel_V_2_60));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_24_fu_1994_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_3_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_24_fu_1994_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_24_fu_1994_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_24_fu_1994_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_24_fu_1994_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_24_fu_1994_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_24_fu_1994_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_24_fu_1994_p2_P_UNCONNECTED[47:17],temp_V_24_fu_1994_p2_n_91,temp_V_24_fu_1994_p2_n_92,temp_V_24_fu_1994_p2_n_93,temp_V_24_fu_1994_p2_n_94,temp_V_24_fu_1994_p2_n_95,temp_V_24_fu_1994_p2_n_96,temp_V_24_fu_1994_p2_n_97,temp_V_24_fu_1994_p2_n_98,temp_V_24_fu_1994_p2_n_99,temp_V_24_fu_1994_p2_n_100,temp_V_24_fu_1994_p2_n_101,temp_V_24_fu_1994_p2_n_102,temp_V_24_fu_1994_p2_n_103,temp_V_24_fu_1994_p2_n_104,temp_V_24_fu_1994_p2_n_105,temp_V_24_fu_1994_p2_n_106,temp_V_24_fu_1994_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_24_fu_1994_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_24_fu_1994_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_24_fu_1994_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_24_fu_1994_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    temp_V_24_fu_1994_p2_i_1
       (.I0(temp_V_45_fu_2313_p2_i_2_n_2),
        .I1(trunc_ln180_reg_3067[1]),
        .I2(trunc_ln180_reg_3067[0]),
        .I3(convolution_filtejbC_U5_n_20),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_3_20));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_27_fu_2039_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_3_U_n_10,line_buffer_V_3_U_n_11,line_buffer_V_3_U_n_12,line_buffer_V_3_U_n_13,line_buffer_V_3_U_n_14,line_buffer_V_3_U_n_15,line_buffer_V_3_U_n_16,line_buffer_V_3_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_27_fu_2039_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_27_fu_2039_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_27_fu_2039_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_27_fu_2039_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_3_50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_27_fu_2039_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_27_fu_2039_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_27_fu_2039_p2_P_UNCONNECTED[47:17],temp_V_27_fu_2039_p2_n_91,temp_V_27_fu_2039_p2_n_92,temp_V_27_fu_2039_p2_n_93,temp_V_27_fu_2039_p2_n_94,temp_V_27_fu_2039_p2_n_95,temp_V_27_fu_2039_p2_n_96,temp_V_27_fu_2039_p2_n_97,temp_V_27_fu_2039_p2_n_98,temp_V_27_fu_2039_p2_n_99,temp_V_27_fu_2039_p2_n_100,temp_V_27_fu_2039_p2_n_101,temp_V_27_fu_2039_p2_n_102,temp_V_27_fu_2039_p2_n_103,temp_V_27_fu_2039_p2_n_104,temp_V_27_fu_2039_p2_n_105,temp_V_27_fu_2039_p2_n_106,temp_V_27_fu_2039_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_27_fu_2039_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_27_fu_2039_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_27_fu_2039_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_27_fu_2039_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    temp_V_27_fu_2039_p2_i_1
       (.I0(convolution_filtejbC_U33_n_29),
        .I1(trunc_ln180_reg_3067[1]),
        .I2(trunc_ln180_reg_3067[0]),
        .I3(convolution_filtejbC_U5_n_20),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_3_50));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_30_fu_2085_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_4_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_30_fu_2085_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_30_fu_2085_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_30_fu_2085_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_30_fu_2085_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_30_fu_2085_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_30_fu_2085_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_30_fu_2085_p2_P_UNCONNECTED[47:17],temp_V_30_fu_2085_p2_n_91,temp_V_30_fu_2085_p2_n_92,temp_V_30_fu_2085_p2_n_93,temp_V_30_fu_2085_p2_n_94,temp_V_30_fu_2085_p2_n_95,temp_V_30_fu_2085_p2_n_96,temp_V_30_fu_2085_p2_n_97,temp_V_30_fu_2085_p2_n_98,temp_V_30_fu_2085_p2_n_99,temp_V_30_fu_2085_p2_n_100,temp_V_30_fu_2085_p2_n_101,temp_V_30_fu_2085_p2_n_102,temp_V_30_fu_2085_p2_n_103,temp_V_30_fu_2085_p2_n_104,temp_V_30_fu_2085_p2_n_105,temp_V_30_fu_2085_p2_n_106,temp_V_30_fu_2085_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_30_fu_2085_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_30_fu_2085_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_30_fu_2085_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_30_fu_2085_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    temp_V_30_fu_2085_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U21_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_4_10));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_33_fu_2131_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_4_6_loc_1_fu_322}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_33_fu_2131_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_33_fu_2131_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_33_fu_2131_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_33_fu_2131_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_4_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_33_fu_2131_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_33_fu_2131_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_33_fu_2131_p2_P_UNCONNECTED[47:17],temp_V_33_fu_2131_p2_n_91,temp_V_33_fu_2131_p2_n_92,temp_V_33_fu_2131_p2_n_93,temp_V_33_fu_2131_p2_n_94,temp_V_33_fu_2131_p2_n_95,temp_V_33_fu_2131_p2_n_96,temp_V_33_fu_2131_p2_n_97,temp_V_33_fu_2131_p2_n_98,temp_V_33_fu_2131_p2_n_99,temp_V_33_fu_2131_p2_n_100,temp_V_33_fu_2131_p2_n_101,temp_V_33_fu_2131_p2_n_102,temp_V_33_fu_2131_p2_n_103,temp_V_33_fu_2131_p2_n_104,temp_V_33_fu_2131_p2_n_105,temp_V_33_fu_2131_p2_n_106,temp_V_33_fu_2131_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_33_fu_2131_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_33_fu_2131_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_33_fu_2131_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_33_fu_2131_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    temp_V_33_fu_2131_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(icmp_ln123_reg_3050),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U21_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_4_40));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_36_fu_2176_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_5_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_36_fu_2176_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_36_fu_2176_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_36_fu_2176_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_36_fu_2176_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_5_00),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_36_fu_2176_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_36_fu_2176_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_36_fu_2176_p2_P_UNCONNECTED[47:17],temp_V_36_fu_2176_p2_n_91,temp_V_36_fu_2176_p2_n_92,temp_V_36_fu_2176_p2_n_93,temp_V_36_fu_2176_p2_n_94,temp_V_36_fu_2176_p2_n_95,temp_V_36_fu_2176_p2_n_96,temp_V_36_fu_2176_p2_n_97,temp_V_36_fu_2176_p2_n_98,temp_V_36_fu_2176_p2_n_99,temp_V_36_fu_2176_p2_n_100,temp_V_36_fu_2176_p2_n_101,temp_V_36_fu_2176_p2_n_102,temp_V_36_fu_2176_p2_n_103,temp_V_36_fu_2176_p2_n_104,temp_V_36_fu_2176_p2_n_105,temp_V_36_fu_2176_p2_n_106,temp_V_36_fu_2176_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_36_fu_2176_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_36_fu_2176_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_36_fu_2176_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_36_fu_2176_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    temp_V_36_fu_2176_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U29_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_5_00));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_39_fu_2222_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_5_6_loc_1_l_reg_3144}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_39_fu_2222_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_39_fu_2222_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_39_fu_2222_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_39_fu_2222_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_5_30),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_39_fu_2222_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_39_fu_2222_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_39_fu_2222_p2_P_UNCONNECTED[47:17],temp_V_39_fu_2222_p2_n_91,temp_V_39_fu_2222_p2_n_92,temp_V_39_fu_2222_p2_n_93,temp_V_39_fu_2222_p2_n_94,temp_V_39_fu_2222_p2_n_95,temp_V_39_fu_2222_p2_n_96,temp_V_39_fu_2222_p2_n_97,temp_V_39_fu_2222_p2_n_98,temp_V_39_fu_2222_p2_n_99,temp_V_39_fu_2222_p2_n_100,temp_V_39_fu_2222_p2_n_101,temp_V_39_fu_2222_p2_n_102,temp_V_39_fu_2222_p2_n_103,temp_V_39_fu_2222_p2_n_104,temp_V_39_fu_2222_p2_n_105,temp_V_39_fu_2222_p2_n_106,temp_V_39_fu_2222_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_39_fu_2222_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_39_fu_2222_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_39_fu_2222_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_39_fu_2222_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    temp_V_39_fu_2222_p2_i_1
       (.I0(icmp_ln123_reg_3050),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(trunc_ln180_1_reg_3071[1]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U29_n_19),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_5_30));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_3_fu_1675_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_0_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_3_fu_1675_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_3_fu_1675_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_3_fu_1675_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_3_fu_1675_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_3_fu_1675_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_3_fu_1675_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_3_fu_1675_p2_P_UNCONNECTED[47:17],temp_V_3_fu_1675_p2_n_91,temp_V_3_fu_1675_p2_n_92,temp_V_3_fu_1675_p2_n_93,temp_V_3_fu_1675_p2_n_94,temp_V_3_fu_1675_p2_n_95,temp_V_3_fu_1675_p2_n_96,temp_V_3_fu_1675_p2_n_97,temp_V_3_fu_1675_p2_n_98,temp_V_3_fu_1675_p2_n_99,temp_V_3_fu_1675_p2_n_100,temp_V_3_fu_1675_p2_n_101,temp_V_3_fu_1675_p2_n_102,temp_V_3_fu_1675_p2_n_103,temp_V_3_fu_1675_p2_n_104,temp_V_3_fu_1675_p2_n_105,temp_V_3_fu_1675_p2_n_106,temp_V_3_fu_1675_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_3_fu_1675_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_3_fu_1675_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_3_fu_1675_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_3_fu_1675_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    temp_V_3_fu_1675_p2_i_1
       (.I0(temp_V_45_fu_2313_p2_i_2_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U33_n_28),
        .I3(trunc_ln180_reg_3067[1]),
        .I4(trunc_ln180_reg_3067[0]),
        .I5(convolution_filtejbC_U5_n_20),
        .O(kernel_V_0_20));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_42_fu_2267_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_5_U_n_16,line_buffer_V_5_U_n_17,line_buffer_V_5_U_n_18,line_buffer_V_5_U_n_19,line_buffer_V_5_U_n_20,line_buffer_V_5_U_n_21,line_buffer_V_5_U_n_22,line_buffer_V_5_U_n_23}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_42_fu_2267_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_42_fu_2267_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_42_fu_2267_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_42_fu_2267_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_5_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_42_fu_2267_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_42_fu_2267_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_42_fu_2267_p2_P_UNCONNECTED[47:17],temp_V_42_fu_2267_p2_n_91,temp_V_42_fu_2267_p2_n_92,temp_V_42_fu_2267_p2_n_93,temp_V_42_fu_2267_p2_n_94,temp_V_42_fu_2267_p2_n_95,temp_V_42_fu_2267_p2_n_96,temp_V_42_fu_2267_p2_n_97,temp_V_42_fu_2267_p2_n_98,temp_V_42_fu_2267_p2_n_99,temp_V_42_fu_2267_p2_n_100,temp_V_42_fu_2267_p2_n_101,temp_V_42_fu_2267_p2_n_102,temp_V_42_fu_2267_p2_n_103,temp_V_42_fu_2267_p2_n_104,temp_V_42_fu_2267_p2_n_105,temp_V_42_fu_2267_p2_n_106,temp_V_42_fu_2267_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_42_fu_2267_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_42_fu_2267_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_42_fu_2267_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_42_fu_2267_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00008000)) 
    temp_V_42_fu_2267_p2_i_2
       (.I0(icmp_ln123_reg_3050),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(trunc_ln180_1_reg_3071[1]),
        .I3(convolution_filtejbC_U29_n_19),
        .I4(convolution_filtejbC_U33_n_28),
        .O(kernel_V_5_60));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_45_fu_2313_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_6_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_45_fu_2313_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_45_fu_2313_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_45_fu_2313_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_45_fu_2313_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(temp_V_45_fu_2313_p2_i_1_n_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_45_fu_2313_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_45_fu_2313_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_45_fu_2313_p2_P_UNCONNECTED[47:17],temp_V_45_fu_2313_p2_n_91,temp_V_45_fu_2313_p2_n_92,temp_V_45_fu_2313_p2_n_93,temp_V_45_fu_2313_p2_n_94,temp_V_45_fu_2313_p2_n_95,temp_V_45_fu_2313_p2_n_96,temp_V_45_fu_2313_p2_n_97,temp_V_45_fu_2313_p2_n_98,temp_V_45_fu_2313_p2_n_99,temp_V_45_fu_2313_p2_n_100,temp_V_45_fu_2313_p2_n_101,temp_V_45_fu_2313_p2_n_102,temp_V_45_fu_2313_p2_n_103,temp_V_45_fu_2313_p2_n_104,temp_V_45_fu_2313_p2_n_105,temp_V_45_fu_2313_p2_n_106,temp_V_45_fu_2313_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_45_fu_2313_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_45_fu_2313_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_45_fu_2313_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_45_fu_2313_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    temp_V_45_fu_2313_p2_i_1
       (.I0(trunc_ln180_reg_3067[2]),
        .I1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I2(trunc_ln180_reg_3067[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(convolution_filtejbC_U33_n_28),
        .I5(temp_V_45_fu_2313_p2_i_2_n_2),
        .O(temp_V_45_fu_2313_p2_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    temp_V_45_fu_2313_p2_i_2
       (.I0(trunc_ln180_1_reg_3071[0]),
        .I1(trunc_ln180_1_reg_3071[1]),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(icmp_ln123_reg_3050),
        .O(temp_V_45_fu_2313_p2_i_2_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_47_fu_2347_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_temp_V_1_fu_314}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_47_fu_2347_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_47_fu_2347_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_47_fu_2347_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_47_fu_2347_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_2652_ce),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_47_fu_2347_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_47_fu_2347_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_47_fu_2347_p2_P_UNCONNECTED[47:17],temp_V_47_fu_2347_p2_n_91,temp_V_47_fu_2347_p2_n_92,temp_V_47_fu_2347_p2_n_93,temp_V_47_fu_2347_p2_n_94,temp_V_47_fu_2347_p2_n_95,temp_V_47_fu_2347_p2_n_96,temp_V_47_fu_2347_p2_n_97,temp_V_47_fu_2347_p2_n_98,temp_V_47_fu_2347_p2_n_99,temp_V_47_fu_2347_p2_n_100,temp_V_47_fu_2347_p2_n_101,temp_V_47_fu_2347_p2_n_102,temp_V_47_fu_2347_p2_n_103,temp_V_47_fu_2347_p2_n_104,temp_V_47_fu_2347_p2_n_105,temp_V_47_fu_2347_p2_n_106,temp_V_47_fu_2347_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_47_fu_2347_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_47_fu_2347_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_47_fu_2347_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_47_fu_2347_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    temp_V_47_fu_2347_p2_i_2
       (.I0(trunc_ln180_reg_3067[2]),
        .I1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I2(trunc_ln180_reg_3067[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(convolution_filtejbC_U33_n_28),
        .I5(convolution_filtejbC_U5_n_19),
        .O(kernel_V_6_40));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_49_fu_2380_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in__0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_49_fu_2380_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_49_fu_2380_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_49_fu_2380_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_49_fu_2380_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_6_60),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_49_fu_2380_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_49_fu_2380_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_49_fu_2380_p2_P_UNCONNECTED[47:17],temp_V_49_fu_2380_p2_n_91,temp_V_49_fu_2380_p2_n_92,temp_V_49_fu_2380_p2_n_93,temp_V_49_fu_2380_p2_n_94,temp_V_49_fu_2380_p2_n_95,temp_V_49_fu_2380_p2_n_96,temp_V_49_fu_2380_p2_n_97,temp_V_49_fu_2380_p2_n_98,temp_V_49_fu_2380_p2_n_99,temp_V_49_fu_2380_p2_n_100,temp_V_49_fu_2380_p2_n_101,temp_V_49_fu_2380_p2_n_102,temp_V_49_fu_2380_p2_n_103,temp_V_49_fu_2380_p2_n_104,temp_V_49_fu_2380_p2_n_105,temp_V_49_fu_2380_p2_n_106,temp_V_49_fu_2380_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_49_fu_2380_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_49_fu_2380_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_49_fu_2380_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_49_fu_2380_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    temp_V_49_fu_2380_p2_i_11
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(trunc_ln180_1_reg_3071[2]),
        .I2(icmp_ln123_reg_3050),
        .O(temp_V_49_fu_2380_p2_i_11_n_2));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    temp_V_49_fu_2380_p2_i_2
       (.I0(trunc_ln180_reg_3067[2]),
        .I1(\icmp_ln116_reg_3026_reg_n_2_[0] ),
        .I2(trunc_ln180_reg_3067[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(convolution_filtejbC_U33_n_28),
        .I5(temp_V_49_fu_2380_p2_i_11_n_2),
        .O(kernel_V_6_60));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_6_fu_1720_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,line_buffer_V_0_U_n_10,line_buffer_V_0_U_n_11,line_buffer_V_0_U_n_12,line_buffer_V_0_U_n_13,line_buffer_V_0_U_n_14,line_buffer_V_0_U_n_15,line_buffer_V_0_U_n_16,line_buffer_V_0_U_n_17}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_6_fu_1720_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_6_fu_1720_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_6_fu_1720_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_6_fu_1720_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(grp_fu_2652_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_0_50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_6_fu_1720_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_6_fu_1720_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_6_fu_1720_p2_P_UNCONNECTED[47:17],temp_V_6_fu_1720_p2_n_91,temp_V_6_fu_1720_p2_n_92,temp_V_6_fu_1720_p2_n_93,temp_V_6_fu_1720_p2_n_94,temp_V_6_fu_1720_p2_n_95,temp_V_6_fu_1720_p2_n_96,temp_V_6_fu_1720_p2_n_97,temp_V_6_fu_1720_p2_n_98,temp_V_6_fu_1720_p2_n_99,temp_V_6_fu_1720_p2_n_100,temp_V_6_fu_1720_p2_n_101,temp_V_6_fu_1720_p2_n_102,temp_V_6_fu_1720_p2_n_103,temp_V_6_fu_1720_p2_n_104,temp_V_6_fu_1720_p2_n_105,temp_V_6_fu_1720_p2_n_106,temp_V_6_fu_1720_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_6_fu_1720_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_6_fu_1720_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_6_fu_1720_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_6_fu_1720_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    temp_V_6_fu_1720_p2_i_1
       (.I0(convolution_filtejbC_U33_n_29),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(convolution_filtejbC_U33_n_28),
        .I3(trunc_ln180_reg_3067[1]),
        .I4(trunc_ln180_reg_3067[0]),
        .I5(convolution_filtejbC_U5_n_20),
        .O(kernel_V_0_50));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_V_9_fu_1766_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,window_V_1_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_V_9_fu_1766_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0[7],kernel_config_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_V_9_fu_1766_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_V_9_fu_1766_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_V_9_fu_1766_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(window_V_0_10),
        .CEA2(window_V_0_10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_V_1_10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_V_9_fu_1766_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_V_9_fu_1766_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_V_9_fu_1766_p2_P_UNCONNECTED[47:17],temp_V_9_fu_1766_p2_n_91,temp_V_9_fu_1766_p2_n_92,temp_V_9_fu_1766_p2_n_93,temp_V_9_fu_1766_p2_n_94,temp_V_9_fu_1766_p2_n_95,temp_V_9_fu_1766_p2_n_96,temp_V_9_fu_1766_p2_n_97,temp_V_9_fu_1766_p2_n_98,temp_V_9_fu_1766_p2_n_99,temp_V_9_fu_1766_p2_n_100,temp_V_9_fu_1766_p2_n_101,temp_V_9_fu_1766_p2_n_102,temp_V_9_fu_1766_p2_n_103,temp_V_9_fu_1766_p2_n_104,temp_V_9_fu_1766_p2_n_105,temp_V_9_fu_1766_p2_n_106,temp_V_9_fu_1766_p2_n_107}),
        .PATTERNBDETECT(NLW_temp_V_9_fu_1766_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_V_9_fu_1766_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_V_9_fu_1766_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_V_9_fu_1766_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    temp_V_9_fu_1766_p2_i_1
       (.I0(trunc_ln180_1_reg_3071[1]),
        .I1(icmp_ln123_reg_3050),
        .I2(trunc_ln180_1_reg_3071[2]),
        .I3(trunc_ln180_1_reg_3071[0]),
        .I4(convolution_filtejbC_U11_n_20),
        .I5(convolution_filtejbC_U33_n_28),
        .O(kernel_V_1_10));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln180_1_reg_3071[0]_i_1 
       (.I0(\j_1_fu_310_reg_n_2_[0] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln180_1_reg_3071[1]_i_1 
       (.I0(\j_1_fu_310_reg_n_2_[1] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln180_1_reg_3071[2]_i_1 
       (.I0(and_ln156_reg_31140),
        .I1(icmp_ln123_fu_733_p263_in),
        .O(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln180_1_reg_3071[2]_i_2 
       (.I0(\j_1_fu_310_reg_n_2_[2] ),
        .I1(p_0_in),
        .O(select_ln125_fu_769_p3[2]));
  FDRE \trunc_ln180_1_reg_3071_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_fu_769_p3[0]),
        .Q(trunc_ln180_1_reg_3071[0]),
        .R(1'b0));
  FDRE \trunc_ln180_1_reg_3071_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_fu_769_p3[1]),
        .Q(trunc_ln180_1_reg_3071[1]),
        .R(1'b0));
  FDRE \trunc_ln180_1_reg_3071_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_fu_769_p3[2]),
        .Q(trunc_ln180_1_reg_3071[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln180_reg_3067[0]_i_1 
       (.I0(p_0_in),
        .I1(i_1_fu_306[0]),
        .O(select_ln125_1_fu_777_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \trunc_ln180_reg_3067[1]_i_1 
       (.I0(p_0_in),
        .I1(i_1_fu_306[0]),
        .I2(i_1_fu_306[1]),
        .O(select_ln125_1_fu_777_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \trunc_ln180_reg_3067[2]_i_1 
       (.I0(i_1_fu_306[0]),
        .I1(p_0_in),
        .I2(i_1_fu_306[1]),
        .I3(i_1_fu_306[2]),
        .O(select_ln125_1_fu_777_p3[2]));
  FDRE \trunc_ln180_reg_3067_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_1_fu_777_p3[0]),
        .Q(trunc_ln180_reg_3067[0]),
        .R(1'b0));
  FDRE \trunc_ln180_reg_3067_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_1_fu_777_p3[1]),
        .Q(trunc_ln180_reg_3067[1]),
        .R(1'b0));
  FDRE \trunc_ln180_reg_3067_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln180_1_reg_3071[2]_i_1_n_2 ),
        .D(select_ln125_1_fu_777_p3[2]),
        .Q(trunc_ln180_reg_3067[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[0]),
        .Q(window_V_0_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[1]),
        .Q(window_V_0_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[2]),
        .Q(window_V_0_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[3]),
        .Q(window_V_0_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[4]),
        .Q(window_V_0_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[5]),
        .Q(window_V_0_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[6]),
        .Q(window_V_0_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_4[7]),
        .Q(window_V_0_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[0]),
        .Q(window_V_0_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[1]),
        .Q(window_V_0_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[2]),
        .Q(window_V_0_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[3]),
        .Q(window_V_0_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[4]),
        .Q(window_V_0_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[5]),
        .Q(window_V_0_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[6]),
        .Q(window_V_0_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_5[7]),
        .Q(window_V_0_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[0]),
        .Q(window_V_0_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[1]),
        .Q(window_V_0_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[2]),
        .Q(window_V_0_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[3]),
        .Q(window_V_0_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[4]),
        .Q(window_V_0_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[5]),
        .Q(window_V_0_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[6]),
        .Q(window_V_0_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_0_6_loc_1_l_reg_3174[7]),
        .Q(window_V_0_5[7]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_17),
        .Q(window_V_0_6_loc_1_fu_338[0]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_16),
        .Q(window_V_0_6_loc_1_fu_338[1]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_15),
        .Q(window_V_0_6_loc_1_fu_338[2]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_14),
        .Q(window_V_0_6_loc_1_fu_338[3]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_13),
        .Q(window_V_0_6_loc_1_fu_338[4]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_12),
        .Q(window_V_0_6_loc_1_fu_338[5]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_11),
        .Q(window_V_0_6_loc_1_fu_338[6]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_0_U_n_10),
        .Q(window_V_0_6_loc_1_fu_338[7]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[0]),
        .Q(window_V_0_6_loc_1_l_reg_3174[0]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[1]),
        .Q(window_V_0_6_loc_1_l_reg_3174[1]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[2]),
        .Q(window_V_0_6_loc_1_l_reg_3174[2]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[3]),
        .Q(window_V_0_6_loc_1_l_reg_3174[3]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[4]),
        .Q(window_V_0_6_loc_1_l_reg_3174[4]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[5]),
        .Q(window_V_0_6_loc_1_l_reg_3174[5]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[6]),
        .Q(window_V_0_6_loc_1_l_reg_3174[6]),
        .R(1'b0));
  FDRE \window_V_0_6_loc_1_l_reg_3174_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_0_6_loc_1_fu_338[7]),
        .Q(window_V_0_6_loc_1_l_reg_3174[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[0]),
        .Q(window_V_0_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[1]),
        .Q(window_V_0_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[2]),
        .Q(window_V_0_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[3]),
        .Q(window_V_0_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[4]),
        .Q(window_V_0_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[5]),
        .Q(window_V_0_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[6]),
        .Q(window_V_0_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_0_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_0_q0[7]),
        .Q(window_V_0_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[0]),
        .Q(window_V_1_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[1]),
        .Q(window_V_1_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[2]),
        .Q(window_V_1_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[3]),
        .Q(window_V_1_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[4]),
        .Q(window_V_1_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[5]),
        .Q(window_V_1_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[6]),
        .Q(window_V_1_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_4[7]),
        .Q(window_V_1_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[0]),
        .Q(window_V_1_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[1]),
        .Q(window_V_1_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[2]),
        .Q(window_V_1_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[3]),
        .Q(window_V_1_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[4]),
        .Q(window_V_1_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[5]),
        .Q(window_V_1_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[6]),
        .Q(window_V_1_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_5[7]),
        .Q(window_V_1_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[0]),
        .Q(window_V_1_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[1]),
        .Q(window_V_1_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[2]),
        .Q(window_V_1_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[3]),
        .Q(window_V_1_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[4]),
        .Q(window_V_1_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[5]),
        .Q(window_V_1_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[6]),
        .Q(window_V_1_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_1_6_loc_1_l_reg_3168[7]),
        .Q(window_V_1_5[7]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_17),
        .Q(window_V_1_6_loc_1_fu_334[0]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_16),
        .Q(window_V_1_6_loc_1_fu_334[1]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_15),
        .Q(window_V_1_6_loc_1_fu_334[2]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_14),
        .Q(window_V_1_6_loc_1_fu_334[3]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_13),
        .Q(window_V_1_6_loc_1_fu_334[4]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_12),
        .Q(window_V_1_6_loc_1_fu_334[5]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_11),
        .Q(window_V_1_6_loc_1_fu_334[6]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_1_U_n_10),
        .Q(window_V_1_6_loc_1_fu_334[7]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[0]),
        .Q(window_V_1_6_loc_1_l_reg_3168[0]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[1]),
        .Q(window_V_1_6_loc_1_l_reg_3168[1]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[2]),
        .Q(window_V_1_6_loc_1_l_reg_3168[2]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[3]),
        .Q(window_V_1_6_loc_1_l_reg_3168[3]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[4]),
        .Q(window_V_1_6_loc_1_l_reg_3168[4]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[5]),
        .Q(window_V_1_6_loc_1_l_reg_3168[5]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[6]),
        .Q(window_V_1_6_loc_1_l_reg_3168[6]),
        .R(1'b0));
  FDRE \window_V_1_6_loc_1_l_reg_3168_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_1_6_loc_1_fu_334[7]),
        .Q(window_V_1_6_loc_1_l_reg_3168[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[0]),
        .Q(window_V_1_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[1]),
        .Q(window_V_1_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[2]),
        .Q(window_V_1_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[3]),
        .Q(window_V_1_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[4]),
        .Q(window_V_1_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[5]),
        .Q(window_V_1_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[6]),
        .Q(window_V_1_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_1_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_1_q0[7]),
        .Q(window_V_1_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[0]),
        .Q(window_V_2_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[1]),
        .Q(window_V_2_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[2]),
        .Q(window_V_2_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[3]),
        .Q(window_V_2_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[4]),
        .Q(window_V_2_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[5]),
        .Q(window_V_2_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[6]),
        .Q(window_V_2_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_4[7]),
        .Q(window_V_2_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[0]),
        .Q(window_V_2_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[1]),
        .Q(window_V_2_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[2]),
        .Q(window_V_2_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[3]),
        .Q(window_V_2_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[4]),
        .Q(window_V_2_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[5]),
        .Q(window_V_2_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[6]),
        .Q(window_V_2_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_5[7]),
        .Q(window_V_2_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[0]),
        .Q(window_V_2_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[1]),
        .Q(window_V_2_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[2]),
        .Q(window_V_2_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[3]),
        .Q(window_V_2_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[4]),
        .Q(window_V_2_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[5]),
        .Q(window_V_2_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[6]),
        .Q(window_V_2_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_2_6_loc_1_l_reg_3162[7]),
        .Q(window_V_2_5[7]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_17),
        .Q(window_V_2_6_loc_1_fu_330[0]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_16),
        .Q(window_V_2_6_loc_1_fu_330[1]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_15),
        .Q(window_V_2_6_loc_1_fu_330[2]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_14),
        .Q(window_V_2_6_loc_1_fu_330[3]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_13),
        .Q(window_V_2_6_loc_1_fu_330[4]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_12),
        .Q(window_V_2_6_loc_1_fu_330[5]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_11),
        .Q(window_V_2_6_loc_1_fu_330[6]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_fu_330_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_2_U_n_10),
        .Q(window_V_2_6_loc_1_fu_330[7]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[0]),
        .Q(window_V_2_6_loc_1_l_reg_3162[0]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[1]),
        .Q(window_V_2_6_loc_1_l_reg_3162[1]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[2]),
        .Q(window_V_2_6_loc_1_l_reg_3162[2]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[3]),
        .Q(window_V_2_6_loc_1_l_reg_3162[3]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[4]),
        .Q(window_V_2_6_loc_1_l_reg_3162[4]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[5]),
        .Q(window_V_2_6_loc_1_l_reg_3162[5]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[6]),
        .Q(window_V_2_6_loc_1_l_reg_3162[6]),
        .R(1'b0));
  FDRE \window_V_2_6_loc_1_l_reg_3162_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_2_6_loc_1_fu_330[7]),
        .Q(window_V_2_6_loc_1_l_reg_3162[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[0]),
        .Q(window_V_2_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[1]),
        .Q(window_V_2_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[2]),
        .Q(window_V_2_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[3]),
        .Q(window_V_2_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[4]),
        .Q(window_V_2_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[5]),
        .Q(window_V_2_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[6]),
        .Q(window_V_2_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_2_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_2_q0[7]),
        .Q(window_V_2_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[0]),
        .Q(window_V_3_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[1]),
        .Q(window_V_3_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[2]),
        .Q(window_V_3_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[3]),
        .Q(window_V_3_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[4]),
        .Q(window_V_3_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[5]),
        .Q(window_V_3_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[6]),
        .Q(window_V_3_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_4[7]),
        .Q(window_V_3_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[0]),
        .Q(window_V_3_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[1]),
        .Q(window_V_3_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[2]),
        .Q(window_V_3_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[3]),
        .Q(window_V_3_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[4]),
        .Q(window_V_3_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[5]),
        .Q(window_V_3_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[6]),
        .Q(window_V_3_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_5[7]),
        .Q(window_V_3_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[0]),
        .Q(window_V_3_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[1]),
        .Q(window_V_3_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[2]),
        .Q(window_V_3_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[3]),
        .Q(window_V_3_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[4]),
        .Q(window_V_3_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[5]),
        .Q(window_V_3_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[6]),
        .Q(window_V_3_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_3_6_loc_1_l_reg_3156[7]),
        .Q(window_V_3_5[7]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_17),
        .Q(window_V_3_6_loc_1_fu_326[0]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_16),
        .Q(window_V_3_6_loc_1_fu_326[1]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_15),
        .Q(window_V_3_6_loc_1_fu_326[2]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_14),
        .Q(window_V_3_6_loc_1_fu_326[3]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_13),
        .Q(window_V_3_6_loc_1_fu_326[4]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_12),
        .Q(window_V_3_6_loc_1_fu_326[5]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_11),
        .Q(window_V_3_6_loc_1_fu_326[6]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_fu_326_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_3_U_n_10),
        .Q(window_V_3_6_loc_1_fu_326[7]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[0]),
        .Q(window_V_3_6_loc_1_l_reg_3156[0]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[1]),
        .Q(window_V_3_6_loc_1_l_reg_3156[1]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[2]),
        .Q(window_V_3_6_loc_1_l_reg_3156[2]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[3]),
        .Q(window_V_3_6_loc_1_l_reg_3156[3]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[4]),
        .Q(window_V_3_6_loc_1_l_reg_3156[4]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[5]),
        .Q(window_V_3_6_loc_1_l_reg_3156[5]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[6]),
        .Q(window_V_3_6_loc_1_l_reg_3156[6]),
        .R(1'b0));
  FDRE \window_V_3_6_loc_1_l_reg_3156_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_3_6_loc_1_fu_326[7]),
        .Q(window_V_3_6_loc_1_l_reg_3156[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[0]),
        .Q(window_V_3_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[1]),
        .Q(window_V_3_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[2]),
        .Q(window_V_3_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[3]),
        .Q(window_V_3_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[4]),
        .Q(window_V_3_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[5]),
        .Q(window_V_3_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[6]),
        .Q(window_V_3_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_3_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_3_q0[7]),
        .Q(window_V_3_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[0]),
        .Q(window_V_4_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[1]),
        .Q(window_V_4_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[2]),
        .Q(window_V_4_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[3]),
        .Q(window_V_4_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[4]),
        .Q(window_V_4_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[5]),
        .Q(window_V_4_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[6]),
        .Q(window_V_4_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_4[7]),
        .Q(window_V_4_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[0]),
        .Q(window_V_4_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[1]),
        .Q(window_V_4_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[2]),
        .Q(window_V_4_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[3]),
        .Q(window_V_4_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[4]),
        .Q(window_V_4_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[5]),
        .Q(window_V_4_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[6]),
        .Q(window_V_4_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_5[7]),
        .Q(window_V_4_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[0]),
        .Q(window_V_4_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[1]),
        .Q(window_V_4_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[2]),
        .Q(window_V_4_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[3]),
        .Q(window_V_4_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[4]),
        .Q(window_V_4_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[5]),
        .Q(window_V_4_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[6]),
        .Q(window_V_4_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_4_6_loc_1_l_reg_3150[7]),
        .Q(window_V_4_5[7]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_18),
        .Q(window_V_4_6_loc_1_fu_322[0]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_17),
        .Q(window_V_4_6_loc_1_fu_322[1]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_16),
        .Q(window_V_4_6_loc_1_fu_322[2]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_15),
        .Q(window_V_4_6_loc_1_fu_322[3]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_14),
        .Q(window_V_4_6_loc_1_fu_322[4]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_13),
        .Q(window_V_4_6_loc_1_fu_322[5]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_12),
        .Q(window_V_4_6_loc_1_fu_322[6]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_fu_322_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_4_U_n_11),
        .Q(window_V_4_6_loc_1_fu_322[7]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[0]),
        .Q(window_V_4_6_loc_1_l_reg_3150[0]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[1]),
        .Q(window_V_4_6_loc_1_l_reg_3150[1]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[2]),
        .Q(window_V_4_6_loc_1_l_reg_3150[2]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[3]),
        .Q(window_V_4_6_loc_1_l_reg_3150[3]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[4]),
        .Q(window_V_4_6_loc_1_l_reg_3150[4]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[5]),
        .Q(window_V_4_6_loc_1_l_reg_3150[5]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[6]),
        .Q(window_V_4_6_loc_1_l_reg_3150[6]),
        .R(1'b0));
  FDRE \window_V_4_6_loc_1_l_reg_3150_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_4_6_loc_1_fu_322[7]),
        .Q(window_V_4_6_loc_1_l_reg_3150[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[0]),
        .Q(window_V_4_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[1]),
        .Q(window_V_4_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[2]),
        .Q(window_V_4_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[3]),
        .Q(window_V_4_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[4]),
        .Q(window_V_4_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[5]),
        .Q(window_V_4_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[6]),
        .Q(window_V_4_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_4_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_4_q0[7]),
        .Q(window_V_4_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[0]),
        .Q(window_V_5_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[1]),
        .Q(window_V_5_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[2]),
        .Q(window_V_5_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[3]),
        .Q(window_V_5_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[4]),
        .Q(window_V_5_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[5]),
        .Q(window_V_5_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[6]),
        .Q(window_V_5_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_4[7]),
        .Q(window_V_5_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[0]),
        .Q(window_V_5_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[1]),
        .Q(window_V_5_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[2]),
        .Q(window_V_5_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[3]),
        .Q(window_V_5_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[4]),
        .Q(window_V_5_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[5]),
        .Q(window_V_5_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[6]),
        .Q(window_V_5_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_5[7]),
        .Q(window_V_5_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[0]),
        .Q(window_V_5_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[1]),
        .Q(window_V_5_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[2]),
        .Q(window_V_5_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[3]),
        .Q(window_V_5_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[4]),
        .Q(window_V_5_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[5]),
        .Q(window_V_5_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[6]),
        .Q(window_V_5_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_5_6_loc_1_l_reg_3144[7]),
        .Q(window_V_5_5[7]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_23),
        .Q(window_V_5_6_loc_1_fu_318[0]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_22),
        .Q(window_V_5_6_loc_1_fu_318[1]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_21),
        .Q(window_V_5_6_loc_1_fu_318[2]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_20),
        .Q(window_V_5_6_loc_1_fu_318[3]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_19),
        .Q(window_V_5_6_loc_1_fu_318[4]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_18),
        .Q(window_V_5_6_loc_1_fu_318[5]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_17),
        .Q(window_V_5_6_loc_1_fu_318[6]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(line_buffer_V_5_U_n_16),
        .Q(window_V_5_6_loc_1_fu_318[7]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[0]),
        .Q(window_V_5_6_loc_1_l_reg_3144[0]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[1]),
        .Q(window_V_5_6_loc_1_l_reg_3144[1]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[2]),
        .Q(window_V_5_6_loc_1_l_reg_3144[2]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[3]),
        .Q(window_V_5_6_loc_1_l_reg_3144[3]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[4]),
        .Q(window_V_5_6_loc_1_l_reg_3144[4]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[5]),
        .Q(window_V_5_6_loc_1_l_reg_3144[5]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[6]),
        .Q(window_V_5_6_loc_1_l_reg_3144[6]),
        .R(1'b0));
  FDRE \window_V_5_6_loc_1_l_reg_3144_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2652_ce),
        .D(window_V_5_6_loc_1_fu_318[7]),
        .Q(window_V_5_6_loc_1_l_reg_3144[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[0] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[0]),
        .Q(window_V_5_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[1] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[1]),
        .Q(window_V_5_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[2] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[2]),
        .Q(window_V_5_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[3] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[3]),
        .Q(window_V_5_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[4] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[4]),
        .Q(window_V_5_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[5] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[5]),
        .Q(window_V_5_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[6] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[6]),
        .Q(window_V_5_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_5_6_reg[7] 
       (.C(ap_clk),
        .CE(line_buffer_V_0_we1),
        .D(line_buffer_V_5_q0[7]),
        .Q(window_V_5_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[0]),
        .Q(window_V_6_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[1]),
        .Q(window_V_6_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[2]),
        .Q(window_V_6_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[3]),
        .Q(window_V_6_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[4]),
        .Q(window_V_6_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[5]),
        .Q(window_V_6_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[6]),
        .Q(window_V_6_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_3_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_4[7]),
        .Q(window_V_6_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[0]),
        .Q(window_V_6_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[1]),
        .Q(window_V_6_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[2]),
        .Q(window_V_6_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[3]),
        .Q(window_V_6_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[4]),
        .Q(window_V_6_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[5]),
        .Q(window_V_6_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[6]),
        .Q(window_V_6_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_4_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(window_V_6_5[7]),
        .Q(window_V_6_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[0] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[0]),
        .Q(window_V_6_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[1] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[1]),
        .Q(window_V_6_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[2] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[2]),
        .Q(window_V_6_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[3] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[3]),
        .Q(window_V_6_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[4] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[4]),
        .Q(window_V_6_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[5] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[5]),
        .Q(window_V_6_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[6] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[6]),
        .Q(window_V_6_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_5_reg[7] 
       (.C(ap_clk),
        .CE(window_V_0_10),
        .D(in_temp_V_1_load_reg_3138[7]),
        .Q(window_V_6_5[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[0]_i_1 
       (.I0(in_img_V_0_payload_B[0]),
        .I1(in_img_V_0_payload_A[0]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[1]_i_1 
       (.I0(in_img_V_0_payload_B[1]),
        .I1(in_img_V_0_payload_A[1]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[2]_i_1 
       (.I0(in_img_V_0_payload_B[2]),
        .I1(in_img_V_0_payload_A[2]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[3]_i_1 
       (.I0(in_img_V_0_payload_B[3]),
        .I1(in_img_V_0_payload_A[3]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[4]_i_1 
       (.I0(in_img_V_0_payload_B[4]),
        .I1(in_img_V_0_payload_A[4]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[5]_i_1 
       (.I0(in_img_V_0_payload_B[5]),
        .I1(in_img_V_0_payload_A[5]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[6]_i_1 
       (.I0(in_img_V_0_payload_B[6]),
        .I1(in_img_V_0_payload_A[6]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \window_V_6_6[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(in_temp_V_reg_31180),
        .O(p_85_in));
  LUT3 #(
    .INIT(8'hAC)) 
    \window_V_6_6[7]_i_2 
       (.I0(in_img_V_0_payload_B[7]),
        .I1(in_img_V_0_payload_A[7]),
        .I2(in_img_V_0_sel),
        .O(in_img_V_0_data_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[0] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[0]),
        .Q(window_V_6_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[1] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[1]),
        .Q(window_V_6_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[2] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[2]),
        .Q(window_V_6_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[3] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[3]),
        .Q(window_V_6_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[4] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[4]),
        .Q(window_V_6_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[5] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[5]),
        .Q(window_V_6_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[6] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[6]),
        .Q(window_V_6_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \window_V_6_6_reg[7] 
       (.C(ap_clk),
        .CE(p_85_in),
        .D(in_img_V_0_data_out[7]),
        .Q(window_V_6_6[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "convolution_filter_AXILiteS_s_axi" *) 
module design_1_convolution_filter_0_2_convolution_filter_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    ap_rst_n_inv,
    s_axi_AXILiteS_WVALID_0,
    col_0_reg_5470,
    icmp_ln135_fu_745_p2,
    iteration_1_reg_536_reg_8_sp_1,
    iteration_1_reg_536_reg_7_sp_1,
    iteration_1_reg_536_reg_5_sp_1,
    iteration_1_reg_536_reg_13_sp_1,
    add_ln117_fu_643_p2,
    \col_0_reg_547_reg[8] ,
    icmp_ln123_fu_733_p263_in,
    iteration_1_reg_536_reg_1_sp_1,
    iteration_1_reg_536_reg_9_sp_1,
    s_axi_AXILiteS_RDATA,
    B,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_ARREADY,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    \indvar_flatten_reg_503_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter0,
    icmp_ln116_fu_631_p2,
    iteration_1_reg_536_reg,
    out,
    \gen_write[1].mem_reg ,
    ap_rst_n,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    p_28,
    p_29,
    p_30,
    p_31,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_ARADDR);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output ap_rst_n_inv;
  output s_axi_AXILiteS_WVALID_0;
  output col_0_reg_5470;
  output icmp_ln135_fu_745_p2;
  output iteration_1_reg_536_reg_8_sp_1;
  output iteration_1_reg_536_reg_7_sp_1;
  output iteration_1_reg_536_reg_5_sp_1;
  output iteration_1_reg_536_reg_13_sp_1;
  output [17:0]add_ln117_fu_643_p2;
  output \col_0_reg_547_reg[8] ;
  output icmp_ln123_fu_733_p263_in;
  output iteration_1_reg_536_reg_1_sp_1;
  output iteration_1_reg_536_reg_9_sp_1;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [7:0]B;
  output s_axi_AXILiteS_RVALID;
  output s_axi_AXILiteS_AWREADY;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  output s_axi_AXILiteS_ARREADY;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  input \indvar_flatten_reg_503_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter0;
  input icmp_ln116_fu_631_p2;
  input [18:0]iteration_1_reg_536_reg;
  input [18:0]out;
  input [9:0]\gen_write[1].mem_reg ;
  input ap_rst_n;
  input p;
  input p_0;
  input p_1;
  input p_2;
  input p_3;
  input p_4;
  input p_5;
  input p_6;
  input p_7;
  input p_8;
  input p_9;
  input p_10;
  input p_11;
  input p_12;
  input p_13;
  input p_14;
  input p_15;
  input p_16;
  input p_17;
  input p_18;
  input p_19;
  input p_20;
  input p_21;
  input p_22;
  input p_23;
  input p_24;
  input p_25;
  input p_26;
  input p_27;
  input p_28;
  input p_29;
  input p_30;
  input p_31;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;

  wire [7:0]B;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire \__1/i__n_2 ;
  wire [17:0]add_ln117_fu_643_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire aw_hs;
  wire col_0_reg_5470;
  wire \col_0_reg_547_reg[8] ;
  wire [9:0]\gen_write[1].mem_reg ;
  wire icmp_ln116_fu_631_p2;
  wire icmp_ln123_fu_733_p263_in;
  wire \icmp_ln133_reg_3054[0]_i_10_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_11_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_12_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_13_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_5_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_6_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_7_n_2 ;
  wire \icmp_ln133_reg_3054[0]_i_8_n_2 ;
  wire icmp_ln135_fu_745_p2;
  wire \indvar_flatten_reg_503_reg[0] ;
  wire [3:0]int_kernel_config_V_address1;
  wire int_kernel_config_V_n_108;
  wire int_kernel_config_V_n_121;
  wire int_kernel_config_V_n_122;
  wire int_kernel_config_V_n_124;
  wire int_kernel_config_V_n_125;
  wire int_kernel_config_V_n_126;
  wire int_kernel_config_V_n_127;
  wire [31:0]int_kernel_config_V_q1;
  wire int_kernel_config_V_read;
  wire int_kernel_config_V_read0;
  wire \int_kernel_config_V_shift[0]_i_1_n_2 ;
  wire \int_kernel_config_V_shift[0]_i_2_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_10_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_11_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_12_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_13_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_14_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_1_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_2_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_5_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_6_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_7_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_8_n_2 ;
  wire \int_kernel_config_V_shift[1]_i_9_n_2 ;
  wire \int_kernel_config_V_shift_reg_n_2_[0] ;
  wire \int_kernel_config_V_shift_reg_n_2_[1] ;
  wire int_kernel_config_V_write_i_1_n_2;
  wire int_kernel_config_V_write_reg_n_2;
  wire [18:0]iteration_1_reg_536_reg;
  wire iteration_1_reg_536_reg_13_sn_1;
  wire iteration_1_reg_536_reg_1_sn_1;
  wire iteration_1_reg_536_reg_5_sn_1;
  wire iteration_1_reg_536_reg_7_sn_1;
  wire iteration_1_reg_536_reg_8_sn_1;
  wire iteration_1_reg_536_reg_9_sn_1;
  wire \kernel_off_V[0]_i_2_n_2 ;
  wire \kernel_off_V[0]_i_3_n_2 ;
  wire \kernel_off_V[1]_i_2_n_2 ;
  wire \kernel_off_V[1]_i_3_n_2 ;
  wire \kernel_off_V[2]_i_2_n_2 ;
  wire \kernel_off_V[2]_i_3_n_2 ;
  wire \kernel_off_V[3]_i_2_n_2 ;
  wire \kernel_off_V[3]_i_3_n_2 ;
  wire \kernel_off_V[4]_i_2_n_2 ;
  wire \kernel_off_V[4]_i_3_n_2 ;
  wire \kernel_off_V[5]_i_2_n_2 ;
  wire \kernel_off_V[5]_i_3_n_2 ;
  wire \kernel_off_V[6]_i_2_n_2 ;
  wire \kernel_off_V[6]_i_3_n_2 ;
  wire \kernel_off_V[7]_i_3_n_2 ;
  wire \kernel_off_V[7]_i_4_n_2 ;
  wire [18:0]out;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire p_28;
  wire p_29;
  wire p_3;
  wire p_30;
  wire p_31;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire s_axi_AXILiteS_WVALID_0;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_2 ;
  wire \wstate[1]_i_1_n_2 ;

  assign iteration_1_reg_536_reg_13_sp_1 = iteration_1_reg_536_reg_13_sn_1;
  assign iteration_1_reg_536_reg_1_sp_1 = iteration_1_reg_536_reg_1_sn_1;
  assign iteration_1_reg_536_reg_5_sp_1 = iteration_1_reg_536_reg_5_sn_1;
  assign iteration_1_reg_536_reg_7_sp_1 = iteration_1_reg_536_reg_7_sn_1;
  assign iteration_1_reg_536_reg_8_sp_1 = iteration_1_reg_536_reg_8_sn_1;
  assign iteration_1_reg_536_reg_9_sp_1 = iteration_1_reg_536_reg_9_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h04)) 
    RVALID
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_kernel_config_V_read),
        .O(s_axi_AXILiteS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h0000E2EE)) 
    \__1/i_ 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(int_kernel_config_V_read),
        .I3(s_axi_AXILiteS_RREADY),
        .I4(rstate[1]),
        .O(\__1/i__n_2 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \col_0_reg_547[9]_i_2 
       (.I0(\indvar_flatten_reg_503_reg[0] ),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln116_fu_631_p2),
        .O(col_0_reg_5470));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg_n_2_[5] ),
        .O(int_kernel_config_V_address1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg_n_2_[4] ),
        .O(int_kernel_config_V_address1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg_n_2_[3] ),
        .O(int_kernel_config_V_address1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg_n_2_[2] ),
        .O(int_kernel_config_V_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln133_reg_3054[0]_i_10 
       (.I0(iteration_1_reg_536_reg[13]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[12]),
        .O(\icmp_ln133_reg_3054[0]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln133_reg_3054[0]_i_11 
       (.I0(iteration_1_reg_536_reg[14]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[13]),
        .O(\icmp_ln133_reg_3054[0]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln133_reg_3054[0]_i_12 
       (.I0(iteration_1_reg_536_reg[15]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[14]),
        .O(\icmp_ln133_reg_3054[0]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln133_reg_3054[0]_i_13 
       (.I0(iteration_1_reg_536_reg[16]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[15]),
        .O(\icmp_ln133_reg_3054[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln133_reg_3054[0]_i_2 
       (.I0(int_kernel_config_V_n_125),
        .I1(\icmp_ln133_reg_3054[0]_i_5_n_2 ),
        .I2(\icmp_ln133_reg_3054[0]_i_6_n_2 ),
        .I3(\icmp_ln133_reg_3054[0]_i_7_n_2 ),
        .I4(\icmp_ln133_reg_3054[0]_i_8_n_2 ),
        .I5(int_kernel_config_V_n_121),
        .O(iteration_1_reg_536_reg_8_sn_1));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \icmp_ln133_reg_3054[0]_i_4 
       (.I0(\icmp_ln133_reg_3054[0]_i_10_n_2 ),
        .I1(int_kernel_config_V_n_122),
        .I2(int_kernel_config_V_n_121),
        .I3(\icmp_ln133_reg_3054[0]_i_11_n_2 ),
        .I4(\icmp_ln133_reg_3054[0]_i_12_n_2 ),
        .I5(\icmp_ln133_reg_3054[0]_i_13_n_2 ),
        .O(iteration_1_reg_536_reg_13_sn_1));
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln133_reg_3054[0]_i_5 
       (.I0(iteration_1_reg_536_reg[5]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[4]),
        .O(\icmp_ln133_reg_3054[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \icmp_ln133_reg_3054[0]_i_6 
       (.I0(add_ln117_fu_643_p2[5]),
        .I1(iteration_1_reg_536_reg[6]),
        .I2(add_ln117_fu_643_p2[6]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[7]),
        .O(\icmp_ln133_reg_3054[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \icmp_ln133_reg_3054[0]_i_7 
       (.I0(add_ln117_fu_643_p2[3]),
        .I1(iteration_1_reg_536_reg[4]),
        .I2(add_ln117_fu_643_p2[2]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[3]),
        .O(\icmp_ln133_reg_3054[0]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln133_reg_3054[0]_i_8 
       (.I0(add_ln117_fu_643_p2[17]),
        .I1(iteration_1_reg_536_reg[18]),
        .I2(add_ln117_fu_643_p2[15]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[16]),
        .O(\icmp_ln133_reg_3054[0]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_img_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  design_1_convolution_filter_0_2_convolution_filter_AXILiteS_s_axi_ram int_kernel_config_V
       (.ADDRBWRADDR(int_kernel_config_V_address1),
        .D(int_kernel_config_V_q1),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .O(add_ln117_fu_643_p2[7:4]),
        .add_ln117_fu_643_p2({add_ln117_fu_643_p2[17:16],add_ln117_fu_643_p2[11:8]}),
        .ap_clk(ap_clk),
        .\col_0_reg_547_reg[8] (\col_0_reg_547_reg[8] ),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (int_kernel_config_V_write_reg_n_2),
        .\iteration_0_reg_514_reg[0] (add_ln117_fu_643_p2[3:0]),
        .\iteration_0_reg_514_reg[16] (add_ln117_fu_643_p2[15:12]),
        .iteration_1_reg_536_reg(iteration_1_reg_536_reg),
        .\iteration_1_reg_536_reg[14]_0 (int_kernel_config_V_n_108),
        .iteration_1_reg_536_reg_10_sp_1(int_kernel_config_V_n_126),
        .iteration_1_reg_536_reg_11_sp_1(int_kernel_config_V_n_124),
        .iteration_1_reg_536_reg_12_sp_1(int_kernel_config_V_n_122),
        .iteration_1_reg_536_reg_14_sp_1(icmp_ln123_fu_733_p263_in),
        .iteration_1_reg_536_reg_17_sp_1(int_kernel_config_V_n_121),
        .iteration_1_reg_536_reg_1_sp_1(iteration_1_reg_536_reg_1_sn_1),
        .iteration_1_reg_536_reg_5_sp_1(iteration_1_reg_536_reg_5_sn_1),
        .iteration_1_reg_536_reg_7_sp_1(iteration_1_reg_536_reg_7_sn_1),
        .iteration_1_reg_536_reg_8_sp_1(int_kernel_config_V_n_125),
        .iteration_1_reg_536_reg_9_sp_1(int_kernel_config_V_n_127),
        .out(out),
        .\rdata_reg[0] (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata_reg[1]_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_1 ),
        .\rdata_reg[3] (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  LUT4 #(
    .INIT(16'h1000)) 
    int_kernel_config_V_read_i_1
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(int_kernel_config_V_read0));
  FDRE int_kernel_config_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_kernel_config_V_read0),
        .Q(int_kernel_config_V_read),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h3FBB0088)) 
    \int_kernel_config_V_shift[0]_i_1 
       (.I0(\int_kernel_config_V_shift[0]_i_2_n_2 ),
        .I1(col_0_reg_5470),
        .I2(icmp_ln135_fu_745_p2),
        .I3(iteration_1_reg_536_reg_9_sn_1),
        .I4(\int_kernel_config_V_shift_reg_n_2_[0] ),
        .O(\int_kernel_config_V_shift[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \int_kernel_config_V_shift[0]_i_2 
       (.I0(iteration_1_reg_536_reg[0]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(out[0]),
        .O(\int_kernel_config_V_shift[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF8F8FF0008080)) 
    \int_kernel_config_V_shift[1]_i_1 
       (.I0(\int_kernel_config_V_shift[1]_i_2_n_2 ),
        .I1(icmp_ln123_fu_733_p263_in),
        .I2(col_0_reg_5470),
        .I3(icmp_ln135_fu_745_p2),
        .I4(iteration_1_reg_536_reg_9_sn_1),
        .I5(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .O(\int_kernel_config_V_shift[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFAFCCAF)) 
    \int_kernel_config_V_shift[1]_i_10 
       (.I0(add_ln117_fu_643_p2[2]),
        .I1(iteration_1_reg_536_reg[3]),
        .I2(out[0]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[0]),
        .O(\int_kernel_config_V_shift[1]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \int_kernel_config_V_shift[1]_i_11 
       (.I0(add_ln117_fu_643_p2[7]),
        .I1(iteration_1_reg_536_reg[8]),
        .I2(add_ln117_fu_643_p2[9]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[10]),
        .O(\int_kernel_config_V_shift[1]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \int_kernel_config_V_shift[1]_i_12 
       (.I0(add_ln117_fu_643_p2[10]),
        .I1(iteration_1_reg_536_reg[11]),
        .I2(add_ln117_fu_643_p2[6]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[7]),
        .O(\int_kernel_config_V_shift[1]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_config_V_shift[1]_i_13 
       (.I0(iteration_1_reg_536_reg[6]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[5]),
        .O(\int_kernel_config_V_shift[1]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \int_kernel_config_V_shift[1]_i_14 
       (.I0(add_ln117_fu_643_p2[6]),
        .I1(iteration_1_reg_536_reg[7]),
        .I2(add_ln117_fu_643_p2[7]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[8]),
        .O(\int_kernel_config_V_shift[1]_i_14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_config_V_shift[1]_i_2 
       (.I0(iteration_1_reg_536_reg[1]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[0]),
        .O(\int_kernel_config_V_shift[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \int_kernel_config_V_shift[1]_i_3 
       (.I0(iteration_1_reg_536_reg_8_sn_1),
        .I1(iteration_1_reg_536_reg_7_sn_1),
        .I2(\int_kernel_config_V_shift[1]_i_5_n_2 ),
        .I3(int_kernel_config_V_n_108),
        .I4(iteration_1_reg_536_reg_5_sn_1),
        .I5(iteration_1_reg_536_reg_13_sn_1),
        .O(icmp_ln135_fu_745_p2));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB0BB)) 
    \int_kernel_config_V_shift[1]_i_4 
       (.I0(\int_kernel_config_V_shift[1]_i_6_n_2 ),
        .I1(\int_kernel_config_V_shift[1]_i_7_n_2 ),
        .I2(\int_kernel_config_V_shift[1]_i_8_n_2 ),
        .I3(iteration_1_reg_536_reg_8_sn_1),
        .I4(iteration_1_reg_536_reg_13_sn_1),
        .I5(\int_kernel_config_V_shift[1]_i_9_n_2 ),
        .O(iteration_1_reg_536_reg_9_sn_1));
  LUT6 #(
    .INIT(64'hEEEEFAFFFFFFFAFF)) 
    \int_kernel_config_V_shift[1]_i_5 
       (.I0(\int_kernel_config_V_shift[0]_i_2_n_2 ),
        .I1(iteration_1_reg_536_reg[2]),
        .I2(add_ln117_fu_643_p2[1]),
        .I3(add_ln117_fu_643_p2[0]),
        .I4(\col_0_reg_547_reg[8] ),
        .I5(iteration_1_reg_536_reg[1]),
        .O(\int_kernel_config_V_shift[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \int_kernel_config_V_shift[1]_i_6 
       (.I0(iteration_1_reg_536_reg_5_sn_1),
        .I1(iteration_1_reg_536_reg_1_sn_1),
        .I2(\int_kernel_config_V_shift[1]_i_10_n_2 ),
        .I3(int_kernel_config_V_n_127),
        .I4(\int_kernel_config_V_shift[1]_i_11_n_2 ),
        .I5(\int_kernel_config_V_shift[1]_i_12_n_2 ),
        .O(\int_kernel_config_V_shift[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_kernel_config_V_shift[1]_i_7 
       (.I0(int_kernel_config_V_n_121),
        .I1(\icmp_ln133_reg_3054[0]_i_8_n_2 ),
        .I2(\int_kernel_config_V_shift[1]_i_13_n_2 ),
        .I3(int_kernel_config_V_n_122),
        .I4(\icmp_ln133_reg_3054[0]_i_12_n_2 ),
        .I5(int_kernel_config_V_n_108),
        .O(\int_kernel_config_V_shift[1]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \int_kernel_config_V_shift[1]_i_8 
       (.I0(int_kernel_config_V_n_108),
        .I1(iteration_1_reg_536_reg_1_sn_1),
        .I2(int_kernel_config_V_n_126),
        .I3(int_kernel_config_V_n_124),
        .I4(\int_kernel_config_V_shift[1]_i_14_n_2 ),
        .I5(\int_kernel_config_V_shift[0]_i_2_n_2 ),
        .O(\int_kernel_config_V_shift[1]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \int_kernel_config_V_shift[1]_i_9 
       (.I0(iteration_1_reg_536_reg_5_sn_1),
        .I1(add_ln117_fu_643_p2[8]),
        .I2(\col_0_reg_547_reg[8] ),
        .I3(iteration_1_reg_536_reg[9]),
        .I4(int_kernel_config_V_n_126),
        .I5(int_kernel_config_V_n_124),
        .O(\int_kernel_config_V_shift[1]_i_9_n_2 ));
  FDRE \int_kernel_config_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_kernel_config_V_shift[0]_i_1_n_2 ),
        .Q(\int_kernel_config_V_shift_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \int_kernel_config_V_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_kernel_config_V_shift[1]_i_1_n_2 ),
        .Q(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    int_kernel_config_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(int_kernel_config_V_write_reg_n_2),
        .O(int_kernel_config_V_write_i_1_n_2));
  FDRE int_kernel_config_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_kernel_config_V_write_i_1_n_2),
        .Q(int_kernel_config_V_write_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[0]_i_2 
       (.I0(DOADO[16]),
        .I1(p),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[0]),
        .I4(p_0),
        .I5(p_1),
        .O(\kernel_off_V[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[0]_i_3 
       (.I0(DOADO[24]),
        .I1(p_16),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[8]),
        .I4(p_0),
        .I5(p_17),
        .O(\kernel_off_V[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[1]_i_2 
       (.I0(DOADO[17]),
        .I1(p_2),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[1]),
        .I4(p_0),
        .I5(p_3),
        .O(\kernel_off_V[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[1]_i_3 
       (.I0(DOADO[25]),
        .I1(p_18),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[9]),
        .I4(p_0),
        .I5(p_19),
        .O(\kernel_off_V[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[2]_i_2 
       (.I0(DOADO[18]),
        .I1(p_4),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[2]),
        .I4(p_0),
        .I5(p_5),
        .O(\kernel_off_V[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[2]_i_3 
       (.I0(DOADO[26]),
        .I1(p_20),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[10]),
        .I4(p_0),
        .I5(p_21),
        .O(\kernel_off_V[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[3]_i_2 
       (.I0(DOADO[19]),
        .I1(p_6),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[3]),
        .I4(p_0),
        .I5(p_7),
        .O(\kernel_off_V[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[3]_i_3 
       (.I0(DOADO[27]),
        .I1(p_22),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[11]),
        .I4(p_0),
        .I5(p_23),
        .O(\kernel_off_V[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[4]_i_2 
       (.I0(DOADO[20]),
        .I1(p_8),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[4]),
        .I4(p_0),
        .I5(p_9),
        .O(\kernel_off_V[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[4]_i_3 
       (.I0(DOADO[28]),
        .I1(p_24),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[12]),
        .I4(p_0),
        .I5(p_25),
        .O(\kernel_off_V[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[5]_i_2 
       (.I0(DOADO[21]),
        .I1(p_10),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[5]),
        .I4(p_0),
        .I5(p_11),
        .O(\kernel_off_V[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[5]_i_3 
       (.I0(DOADO[29]),
        .I1(p_26),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[13]),
        .I4(p_0),
        .I5(p_27),
        .O(\kernel_off_V[5]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[6]_i_2 
       (.I0(DOADO[22]),
        .I1(p_12),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[6]),
        .I4(p_0),
        .I5(p_13),
        .O(\kernel_off_V[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[6]_i_3 
       (.I0(DOADO[30]),
        .I1(p_28),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[14]),
        .I4(p_0),
        .I5(p_29),
        .O(\kernel_off_V[6]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[7]_i_3 
       (.I0(DOADO[23]),
        .I1(p_14),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[7]),
        .I4(p_0),
        .I5(p_15),
        .O(\kernel_off_V[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_off_V[7]_i_4 
       (.I0(DOADO[31]),
        .I1(p_30),
        .I2(\int_kernel_config_V_shift_reg_n_2_[1] ),
        .I3(DOADO[15]),
        .I4(p_0),
        .I5(p_31),
        .O(\kernel_off_V[7]_i_4_n_2 ));
  MUXF7 \kernel_off_V_reg[0]_i_1 
       (.I0(\kernel_off_V[0]_i_2_n_2 ),
        .I1(\kernel_off_V[0]_i_3_n_2 ),
        .O(B[0]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[1]_i_1 
       (.I0(\kernel_off_V[1]_i_2_n_2 ),
        .I1(\kernel_off_V[1]_i_3_n_2 ),
        .O(B[1]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[2]_i_1 
       (.I0(\kernel_off_V[2]_i_2_n_2 ),
        .I1(\kernel_off_V[2]_i_3_n_2 ),
        .O(B[2]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[3]_i_1 
       (.I0(\kernel_off_V[3]_i_2_n_2 ),
        .I1(\kernel_off_V[3]_i_3_n_2 ),
        .O(B[3]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[4]_i_1 
       (.I0(\kernel_off_V[4]_i_2_n_2 ),
        .I1(\kernel_off_V[4]_i_3_n_2 ),
        .O(B[4]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[5]_i_1 
       (.I0(\kernel_off_V[5]_i_2_n_2 ),
        .I1(\kernel_off_V[5]_i_3_n_2 ),
        .O(B[5]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[6]_i_1 
       (.I0(\kernel_off_V[6]_i_2_n_2 ),
        .I1(\kernel_off_V[6]_i_3_n_2 ),
        .O(B[6]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  MUXF7 \kernel_off_V_reg[7]_i_2 
       (.I0(\kernel_off_V[7]_i_3_n_2 ),
        .I1(\kernel_off_V[7]_i_4_n_2 ),
        .O(B[7]),
        .S(\int_kernel_config_V_shift_reg_n_2_[0] ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_5 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_kernel_config_V_write_reg_n_2),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(s_axi_AXILiteS_WVALID_0));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(ar_hs));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(ar_hs));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(ar_hs));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(ar_hs));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(ar_hs));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(ar_hs));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(ar_hs));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(ar_hs));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(ar_hs));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(ar_hs));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(ar_hs));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(ar_hs));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(ar_hs));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(ar_hs));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(ar_hs));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(ar_hs));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(ar_hs));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(ar_hs));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(ar_hs));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(ar_hs));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(ar_hs));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(ar_hs));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(ar_hs));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(ar_hs));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(ar_hs));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(ar_hs));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(ar_hs));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(ar_hs));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(ar_hs));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(ar_hs));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(ar_hs));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(int_kernel_config_V_read),
        .D(int_kernel_config_V_q1[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(ar_hs));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\__1/i__n_2 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_2 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_2 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "convolution_filter_AXILiteS_s_axi_ram" *) 
module design_1_convolution_filter_0_2_convolution_filter_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    O,
    \col_0_reg_547_reg[8] ,
    iteration_1_reg_536_reg_14_sp_1,
    \iteration_0_reg_514_reg[0] ,
    \iteration_1_reg_536_reg[14]_0 ,
    iteration_1_reg_536_reg_7_sp_1,
    iteration_1_reg_536_reg_5_sp_1,
    \iteration_0_reg_514_reg[16] ,
    add_ln117_fu_643_p2,
    iteration_1_reg_536_reg_17_sp_1,
    iteration_1_reg_536_reg_12_sp_1,
    iteration_1_reg_536_reg_1_sp_1,
    iteration_1_reg_536_reg_11_sp_1,
    iteration_1_reg_536_reg_8_sp_1,
    iteration_1_reg_536_reg_10_sp_1,
    iteration_1_reg_536_reg_9_sp_1,
    ap_clk,
    ADDRBWRADDR,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    iteration_1_reg_536_reg,
    out,
    \gen_write[1].mem_reg_0 ,
    s_axi_AXILiteS_WSTRB,
    \gen_write[1].mem_reg_1 ,
    s_axi_AXILiteS_WVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output [3:0]O;
  output \col_0_reg_547_reg[8] ;
  output iteration_1_reg_536_reg_14_sp_1;
  output [3:0]\iteration_0_reg_514_reg[0] ;
  output \iteration_1_reg_536_reg[14]_0 ;
  output iteration_1_reg_536_reg_7_sp_1;
  output iteration_1_reg_536_reg_5_sp_1;
  output [3:0]\iteration_0_reg_514_reg[16] ;
  output [5:0]add_ln117_fu_643_p2;
  output iteration_1_reg_536_reg_17_sp_1;
  output iteration_1_reg_536_reg_12_sp_1;
  output iteration_1_reg_536_reg_1_sp_1;
  output iteration_1_reg_536_reg_11_sp_1;
  output iteration_1_reg_536_reg_8_sp_1;
  output iteration_1_reg_536_reg_10_sp_1;
  output iteration_1_reg_536_reg_9_sp_1;
  input ap_clk;
  input [3:0]ADDRBWRADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input [18:0]iteration_1_reg_536_reg;
  input [18:0]out;
  input [9:0]\gen_write[1].mem_reg_0 ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input \gen_write[1].mem_reg_1 ;
  input s_axi_AXILiteS_WVALID;

  wire [3:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]O;
  wire [5:0]add_ln117_fu_643_p2;
  wire ap_clk;
  wire \col_0_reg_547_reg[8] ;
  wire [9:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_i_10_n_2 ;
  wire \gen_write[1].mem_reg_i_11_n_2 ;
  wire \gen_write[1].mem_reg_i_12_n_2 ;
  wire \gen_write[1].mem_reg_i_13_n_2 ;
  wire \gen_write[1].mem_reg_i_13_n_3 ;
  wire \gen_write[1].mem_reg_i_13_n_4 ;
  wire \gen_write[1].mem_reg_i_13_n_5 ;
  wire \gen_write[1].mem_reg_i_14_n_2 ;
  wire \gen_write[1].mem_reg_i_14_n_3 ;
  wire \gen_write[1].mem_reg_i_14_n_4 ;
  wire \gen_write[1].mem_reg_i_14_n_5 ;
  wire \gen_write[1].mem_reg_i_15_n_2 ;
  wire \gen_write[1].mem_reg_i_16_n_2 ;
  wire \gen_write[1].mem_reg_i_9_n_2 ;
  wire \icmp_ln123_reg_3050[0]_i_12_n_2 ;
  wire \icmp_ln123_reg_3050[0]_i_3_n_2 ;
  wire \icmp_ln123_reg_3050[0]_i_4_n_2 ;
  wire \icmp_ln123_reg_3050[0]_i_6_n_2 ;
  wire \icmp_ln123_reg_3050_reg[0]_i_10_n_5 ;
  wire \icmp_ln123_reg_3050_reg[0]_i_8_n_2 ;
  wire \icmp_ln123_reg_3050_reg[0]_i_8_n_3 ;
  wire \icmp_ln123_reg_3050_reg[0]_i_8_n_4 ;
  wire \icmp_ln123_reg_3050_reg[0]_i_8_n_5 ;
  wire [3:0]\iteration_0_reg_514_reg[0] ;
  wire [3:0]\iteration_0_reg_514_reg[16] ;
  wire \iteration_1_reg_536[8]_i_7_n_2 ;
  wire [18:0]iteration_1_reg_536_reg;
  wire \iteration_1_reg_536_reg[14]_0 ;
  wire \iteration_1_reg_536_reg[8]_i_6_n_2 ;
  wire \iteration_1_reg_536_reg[8]_i_6_n_3 ;
  wire \iteration_1_reg_536_reg[8]_i_6_n_4 ;
  wire \iteration_1_reg_536_reg[8]_i_6_n_5 ;
  wire iteration_1_reg_536_reg_10_sn_1;
  wire iteration_1_reg_536_reg_11_sn_1;
  wire iteration_1_reg_536_reg_12_sn_1;
  wire iteration_1_reg_536_reg_14_sn_1;
  wire iteration_1_reg_536_reg_17_sn_1;
  wire iteration_1_reg_536_reg_1_sn_1;
  wire iteration_1_reg_536_reg_5_sn_1;
  wire iteration_1_reg_536_reg_7_sn_1;
  wire iteration_1_reg_536_reg_8_sn_1;
  wire iteration_1_reg_536_reg_9_sn_1;
  wire [5:2]kernel_config_V_address0;
  wire [18:0]out;
  wire ram_reg_i_14_n_2;
  wire \rdata_reg[0] ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln123_reg_3050_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln123_reg_3050_reg[0]_i_10_O_UNCONNECTED ;

  assign iteration_1_reg_536_reg_10_sp_1 = iteration_1_reg_536_reg_10_sn_1;
  assign iteration_1_reg_536_reg_11_sp_1 = iteration_1_reg_536_reg_11_sn_1;
  assign iteration_1_reg_536_reg_12_sp_1 = iteration_1_reg_536_reg_12_sn_1;
  assign iteration_1_reg_536_reg_14_sp_1 = iteration_1_reg_536_reg_14_sn_1;
  assign iteration_1_reg_536_reg_17_sp_1 = iteration_1_reg_536_reg_17_sn_1;
  assign iteration_1_reg_536_reg_1_sp_1 = iteration_1_reg_536_reg_1_sn_1;
  assign iteration_1_reg_536_reg_5_sp_1 = iteration_1_reg_536_reg_5_sn_1;
  assign iteration_1_reg_536_reg_7_sp_1 = iteration_1_reg_536_reg_7_sn_1;
  assign iteration_1_reg_536_reg_8_sp_1 = iteration_1_reg_536_reg_8_sn_1;
  assign iteration_1_reg_536_reg_9_sp_1 = iteration_1_reg_536_reg_9_sn_1;
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "416" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "12" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "12" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,kernel_config_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_9_n_2 ,\gen_write[1].mem_reg_i_10_n_2 ,\gen_write[1].mem_reg_i_11_n_2 ,\gen_write[1].mem_reg_i_12_n_2 }));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(O[0]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(iteration_1_reg_536_reg[5]),
        .I3(iteration_1_reg_536_reg_14_sn_1),
        .O(kernel_config_V_address0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_10_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_11_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_12_n_2 ));
  CARRY4 \gen_write[1].mem_reg_i_13 
       (.CI(\gen_write[1].mem_reg_i_14_n_2 ),
        .CO({\gen_write[1].mem_reg_i_13_n_2 ,\gen_write[1].mem_reg_i_13_n_3 ,\gen_write[1].mem_reg_i_13_n_4 ,\gen_write[1].mem_reg_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[7],1'b0,1'b0}),
        .O(O),
        .S({out[8],\gen_write[1].mem_reg_i_15_n_2 ,out[6:5]}));
  CARRY4 \gen_write[1].mem_reg_i_14 
       (.CI(1'b0),
        .CO({\gen_write[1].mem_reg_i_14_n_2 ,\gen_write[1].mem_reg_i_14_n_3 ,\gen_write[1].mem_reg_i_14_n_4 ,\gen_write[1].mem_reg_i_14_n_5 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,out[1]}),
        .O(\iteration_0_reg_514_reg[0] ),
        .S({out[4:2],\gen_write[1].mem_reg_i_16_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(out[7]),
        .O(\gen_write[1].mem_reg_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(out[1]),
        .O(\gen_write[1].mem_reg_i_16_n_2 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(\iteration_0_reg_514_reg[0] [3]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(iteration_1_reg_536_reg[4]),
        .I3(iteration_1_reg_536_reg_14_sn_1),
        .O(kernel_config_V_address0[4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(\iteration_0_reg_514_reg[0] [2]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(iteration_1_reg_536_reg[3]),
        .I3(iteration_1_reg_536_reg_14_sn_1),
        .O(kernel_config_V_address0[3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(\iteration_0_reg_514_reg[0] [1]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(iteration_1_reg_536_reg[2]),
        .I3(iteration_1_reg_536_reg_14_sn_1),
        .O(kernel_config_V_address0[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    \icmp_ln123_reg_3050[0]_i_1 
       (.I0(\iteration_1_reg_536_reg[14]_0 ),
        .I1(\icmp_ln123_reg_3050[0]_i_3_n_2 ),
        .I2(\icmp_ln123_reg_3050[0]_i_4_n_2 ),
        .I3(iteration_1_reg_536_reg_7_sn_1),
        .I4(\icmp_ln123_reg_3050[0]_i_6_n_2 ),
        .I5(iteration_1_reg_536_reg_5_sn_1),
        .O(iteration_1_reg_536_reg_14_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_11 
       (.I0(iteration_1_reg_536_reg[17]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[4]),
        .O(iteration_1_reg_536_reg_17_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_12 
       (.I0(iteration_1_reg_536_reg[7]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(O[2]),
        .O(\icmp_ln123_reg_3050[0]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_13 
       (.I0(iteration_1_reg_536_reg[11]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[2]),
        .O(iteration_1_reg_536_reg_11_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_14 
       (.I0(iteration_1_reg_536_reg[8]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(O[3]),
        .O(iteration_1_reg_536_reg_8_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_15 
       (.I0(iteration_1_reg_536_reg[10]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[1]),
        .O(iteration_1_reg_536_reg_10_sn_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_16 
       (.I0(iteration_1_reg_536_reg[9]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[0]),
        .O(iteration_1_reg_536_reg_9_sn_1));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln123_reg_3050[0]_i_17 
       (.I0(\iteration_0_reg_514_reg[0] [0]),
        .I1(iteration_1_reg_536_reg[1]),
        .I2(\iteration_0_reg_514_reg[0] [1]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[2]),
        .O(iteration_1_reg_536_reg_1_sn_1));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln123_reg_3050[0]_i_2 
       (.I0(\iteration_0_reg_514_reg[16] [1]),
        .I1(iteration_1_reg_536_reg[14]),
        .I2(\iteration_0_reg_514_reg[16] [0]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[13]),
        .O(\iteration_1_reg_536_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \icmp_ln123_reg_3050[0]_i_3 
       (.I0(O[1]),
        .I1(iteration_1_reg_536_reg[6]),
        .I2(iteration_1_reg_536_reg_12_sn_1),
        .I3(iteration_1_reg_536_reg[15]),
        .I4(\col_0_reg_547_reg[8] ),
        .I5(\iteration_0_reg_514_reg[16] [2]),
        .O(\icmp_ln123_reg_3050[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \icmp_ln123_reg_3050[0]_i_4 
       (.I0(iteration_1_reg_536_reg[16]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(\iteration_0_reg_514_reg[16] [3]),
        .I3(iteration_1_reg_536_reg[18]),
        .I4(add_ln117_fu_643_p2[5]),
        .I5(iteration_1_reg_536_reg_17_sn_1),
        .O(\icmp_ln123_reg_3050[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln123_reg_3050[0]_i_5 
       (.I0(\icmp_ln123_reg_3050[0]_i_12_n_2 ),
        .I1(iteration_1_reg_536_reg_11_sn_1),
        .I2(iteration_1_reg_536_reg_8_sn_1),
        .I3(iteration_1_reg_536_reg_10_sn_1),
        .I4(iteration_1_reg_536_reg_9_sn_1),
        .O(iteration_1_reg_536_reg_7_sn_1));
  LUT6 #(
    .INIT(64'hFFFFEFEFFAFFEAEF)) 
    \icmp_ln123_reg_3050[0]_i_6 
       (.I0(iteration_1_reg_536_reg_1_sn_1),
        .I1(iteration_1_reg_536_reg[0]),
        .I2(\col_0_reg_547_reg[8] ),
        .I3(out[0]),
        .I4(iteration_1_reg_536_reg[3]),
        .I5(\iteration_0_reg_514_reg[0] [2]),
        .O(\icmp_ln123_reg_3050[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln123_reg_3050[0]_i_7 
       (.I0(O[0]),
        .I1(iteration_1_reg_536_reg[5]),
        .I2(\iteration_0_reg_514_reg[0] [3]),
        .I3(\col_0_reg_547_reg[8] ),
        .I4(iteration_1_reg_536_reg[4]),
        .O(iteration_1_reg_536_reg_5_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln123_reg_3050[0]_i_9 
       (.I0(iteration_1_reg_536_reg[12]),
        .I1(\col_0_reg_547_reg[8] ),
        .I2(add_ln117_fu_643_p2[3]),
        .O(iteration_1_reg_536_reg_12_sn_1));
  CARRY4 \icmp_ln123_reg_3050_reg[0]_i_10 
       (.CI(\icmp_ln123_reg_3050_reg[0]_i_8_n_2 ),
        .CO({\NLW_icmp_ln123_reg_3050_reg[0]_i_10_CO_UNCONNECTED [3:1],\icmp_ln123_reg_3050_reg[0]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln123_reg_3050_reg[0]_i_10_O_UNCONNECTED [3:2],add_ln117_fu_643_p2[5:4]}),
        .S({1'b0,1'b0,out[18:17]}));
  CARRY4 \icmp_ln123_reg_3050_reg[0]_i_8 
       (.CI(\iteration_1_reg_536_reg[8]_i_6_n_2 ),
        .CO({\icmp_ln123_reg_3050_reg[0]_i_8_n_2 ,\icmp_ln123_reg_3050_reg[0]_i_8_n_3 ,\icmp_ln123_reg_3050_reg[0]_i_8_n_4 ,\icmp_ln123_reg_3050_reg[0]_i_8_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\iteration_0_reg_514_reg[16] ),
        .S(out[16:13]));
  LUT1 #(
    .INIT(2'h1)) 
    \iteration_1_reg_536[8]_i_7 
       (.I0(out[9]),
        .O(\iteration_1_reg_536[8]_i_7_n_2 ));
  CARRY4 \iteration_1_reg_536_reg[8]_i_6 
       (.CI(\gen_write[1].mem_reg_i_13_n_2 ),
        .CO({\iteration_1_reg_536_reg[8]_i_6_n_2 ,\iteration_1_reg_536_reg[8]_i_6_n_3 ,\iteration_1_reg_536_reg[8]_i_6_n_4 ,\iteration_1_reg_536_reg[8]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out[9]}),
        .O(add_ln117_fu_643_p2[3:0]),
        .S({out[12:10],\iteration_1_reg_536[8]_i_7_n_2 }));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    ram_reg_i_10
       (.I0(ram_reg_i_14_n_2),
        .I1(\gen_write[1].mem_reg_0 [8]),
        .I2(\gen_write[1].mem_reg_0 [9]),
        .I3(\gen_write[1].mem_reg_0 [7]),
        .I4(\gen_write[1].mem_reg_0 [5]),
        .O(\col_0_reg_547_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ram_reg_i_14
       (.I0(\gen_write[1].mem_reg_0 [2]),
        .I1(\gen_write[1].mem_reg_0 [6]),
        .I2(\gen_write[1].mem_reg_0 [1]),
        .I3(\gen_write[1].mem_reg_0 [0]),
        .I4(\gen_write[1].mem_reg_0 [4]),
        .I5(\gen_write[1].mem_reg_0 [3]),
        .O(ram_reg_i_14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_2 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9] ),
        .O(D[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
