// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ModeFilter_xFModeProc_3_1_16_3_9_s (
        ap_clk,
        ap_rst,
        src_buf_0_0_val,
        src_buf_0_1_val,
        src_buf_0_2_val,
        src_buf_1_0_val,
        src_buf_1_1_val,
        src_buf_1_2_val,
        src_buf_2_0_val,
        src_buf_2_1_val,
        src_buf_2_2_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] src_buf_0_0_val;
input  [23:0] src_buf_0_1_val;
input  [23:0] src_buf_0_2_val;
input  [23:0] src_buf_1_0_val;
input  [23:0] src_buf_1_1_val;
input  [23:0] src_buf_1_2_val;
input  [23:0] src_buf_2_0_val;
input  [23:0] src_buf_2_1_val;
input  [23:0] src_buf_2_2_val;
output  [23:0] ap_return;
input   ap_ce;

reg[23:0] ap_return;

wire   [7:0] trunc_ln73_fu_108_p1;
reg   [7:0] trunc_ln73_reg_2467;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] trunc_ln73_reg_2467_pp0_iter1_reg;
reg   [7:0] trunc_ln73_reg_2467_pp0_iter2_reg;
reg   [7:0] trunc_ln73_reg_2467_pp0_iter3_reg;
reg   [7:0] trunc_ln73_reg_2467_pp0_iter4_reg;
wire   [7:0] trunc_ln73_1_fu_112_p1;
reg   [7:0] trunc_ln73_1_reg_2475;
reg   [7:0] trunc_ln73_1_reg_2475_pp0_iter1_reg;
reg   [7:0] trunc_ln73_1_reg_2475_pp0_iter2_reg;
reg   [7:0] trunc_ln73_1_reg_2475_pp0_iter3_reg;
reg   [7:0] trunc_ln73_1_reg_2475_pp0_iter4_reg;
wire   [7:0] trunc_ln73_2_fu_116_p1;
reg   [7:0] trunc_ln73_2_reg_2483;
reg   [7:0] trunc_ln73_2_reg_2483_pp0_iter1_reg;
reg   [7:0] trunc_ln73_2_reg_2483_pp0_iter2_reg;
reg   [7:0] trunc_ln73_2_reg_2483_pp0_iter3_reg;
reg   [7:0] trunc_ln73_2_reg_2483_pp0_iter4_reg;
wire   [7:0] trunc_ln73_3_fu_120_p1;
reg   [7:0] trunc_ln73_3_reg_2493;
reg   [7:0] trunc_ln73_3_reg_2493_pp0_iter1_reg;
reg   [7:0] trunc_ln73_3_reg_2493_pp0_iter2_reg;
reg   [7:0] trunc_ln73_3_reg_2493_pp0_iter3_reg;
reg   [7:0] trunc_ln73_3_reg_2493_pp0_iter4_reg;
wire   [7:0] trunc_ln73_4_fu_124_p1;
reg   [7:0] trunc_ln73_4_reg_2503;
reg   [7:0] trunc_ln73_4_reg_2503_pp0_iter1_reg;
reg   [7:0] trunc_ln73_4_reg_2503_pp0_iter2_reg;
reg   [7:0] trunc_ln73_4_reg_2503_pp0_iter3_reg;
reg   [7:0] trunc_ln73_4_reg_2503_pp0_iter4_reg;
wire   [7:0] trunc_ln73_5_fu_128_p1;
reg   [7:0] trunc_ln73_5_reg_2513;
reg   [7:0] trunc_ln73_5_reg_2513_pp0_iter1_reg;
reg   [7:0] trunc_ln73_5_reg_2513_pp0_iter2_reg;
reg   [7:0] trunc_ln73_5_reg_2513_pp0_iter3_reg;
reg   [7:0] trunc_ln73_5_reg_2513_pp0_iter4_reg;
wire   [7:0] trunc_ln73_6_fu_132_p1;
reg   [7:0] trunc_ln73_6_reg_2525;
reg   [7:0] trunc_ln73_6_reg_2525_pp0_iter1_reg;
reg   [7:0] trunc_ln73_6_reg_2525_pp0_iter2_reg;
reg   [7:0] trunc_ln73_6_reg_2525_pp0_iter3_reg;
reg   [7:0] trunc_ln73_6_reg_2525_pp0_iter4_reg;
wire   [7:0] trunc_ln73_7_fu_136_p1;
reg   [7:0] trunc_ln73_7_reg_2537;
reg   [7:0] trunc_ln73_7_reg_2537_pp0_iter1_reg;
reg   [7:0] trunc_ln73_7_reg_2537_pp0_iter2_reg;
reg   [7:0] trunc_ln73_7_reg_2537_pp0_iter3_reg;
reg   [7:0] trunc_ln73_7_reg_2537_pp0_iter4_reg;
wire   [7:0] trunc_ln73_8_fu_140_p1;
reg   [7:0] trunc_ln73_8_reg_2549;
reg   [7:0] trunc_ln73_8_reg_2549_pp0_iter1_reg;
reg   [7:0] trunc_ln73_8_reg_2549_pp0_iter2_reg;
reg   [7:0] trunc_ln73_8_reg_2549_pp0_iter3_reg;
reg   [7:0] trunc_ln73_8_reg_2549_pp0_iter4_reg;
wire   [2:0] count_3_fu_196_p3;
reg   [2:0] count_3_reg_2554;
wire   [0:0] icmp_ln90_3_fu_204_p2;
reg   [0:0] icmp_ln90_3_reg_2559;
wire   [2:0] add_ln90_fu_210_p2;
reg   [2:0] add_ln90_reg_2564;
wire   [2:0] count_13_fu_268_p3;
reg   [2:0] count_13_reg_2569;
wire   [7:0] tmp_s_fu_276_p4;
reg   [7:0] tmp_s_reg_2575;
reg   [7:0] tmp_s_reg_2575_pp0_iter1_reg;
reg   [7:0] tmp_s_reg_2575_pp0_iter2_reg;
reg   [7:0] tmp_s_reg_2575_pp0_iter3_reg;
reg   [7:0] tmp_s_reg_2575_pp0_iter4_reg;
wire   [7:0] tmp_1_fu_286_p4;
reg   [7:0] tmp_1_reg_2583;
reg   [7:0] tmp_1_reg_2583_pp0_iter1_reg;
reg   [7:0] tmp_1_reg_2583_pp0_iter2_reg;
reg   [7:0] tmp_1_reg_2583_pp0_iter3_reg;
reg   [7:0] tmp_1_reg_2583_pp0_iter4_reg;
wire   [7:0] tmp_2_fu_296_p4;
reg   [7:0] tmp_2_reg_2591;
reg   [7:0] tmp_2_reg_2591_pp0_iter1_reg;
reg   [7:0] tmp_2_reg_2591_pp0_iter2_reg;
reg   [7:0] tmp_2_reg_2591_pp0_iter3_reg;
reg   [7:0] tmp_2_reg_2591_pp0_iter4_reg;
wire   [7:0] tmp_3_fu_306_p4;
reg   [7:0] tmp_3_reg_2601;
reg   [7:0] tmp_3_reg_2601_pp0_iter1_reg;
reg   [7:0] tmp_3_reg_2601_pp0_iter2_reg;
reg   [7:0] tmp_3_reg_2601_pp0_iter3_reg;
reg   [7:0] tmp_3_reg_2601_pp0_iter4_reg;
wire   [7:0] tmp_4_fu_316_p4;
reg   [7:0] tmp_4_reg_2611;
reg   [7:0] tmp_4_reg_2611_pp0_iter1_reg;
reg   [7:0] tmp_4_reg_2611_pp0_iter2_reg;
reg   [7:0] tmp_4_reg_2611_pp0_iter3_reg;
reg   [7:0] tmp_4_reg_2611_pp0_iter4_reg;
reg   [7:0] tmp_5_reg_2621;
reg   [7:0] tmp_5_reg_2621_pp0_iter1_reg;
reg   [7:0] tmp_5_reg_2621_pp0_iter2_reg;
reg   [7:0] tmp_5_reg_2621_pp0_iter3_reg;
reg   [7:0] tmp_5_reg_2621_pp0_iter4_reg;
reg   [7:0] tmp_6_reg_2633;
reg   [7:0] tmp_6_reg_2633_pp0_iter1_reg;
reg   [7:0] tmp_6_reg_2633_pp0_iter2_reg;
reg   [7:0] tmp_6_reg_2633_pp0_iter3_reg;
reg   [7:0] tmp_6_reg_2633_pp0_iter4_reg;
reg   [7:0] tmp_7_reg_2645;
reg   [7:0] tmp_7_reg_2645_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_2645_pp0_iter2_reg;
reg   [7:0] tmp_7_reg_2645_pp0_iter3_reg;
reg   [7:0] tmp_7_reg_2645_pp0_iter4_reg;
reg   [7:0] tmp_8_reg_2657;
reg   [7:0] tmp_8_reg_2657_pp0_iter1_reg;
reg   [7:0] tmp_8_reg_2657_pp0_iter2_reg;
reg   [7:0] tmp_8_reg_2657_pp0_iter3_reg;
reg   [7:0] tmp_8_reg_2657_pp0_iter4_reg;
wire   [2:0] count_39_fu_418_p3;
reg   [2:0] count_39_reg_2662;
wire   [0:0] icmp_ln90_31_fu_426_p2;
reg   [0:0] icmp_ln90_31_reg_2667;
wire   [2:0] add_ln90_15_fu_432_p2;
reg   [2:0] add_ln90_15_reg_2672;
wire   [2:0] count_49_fu_490_p3;
reg   [2:0] count_49_reg_2677;
wire   [7:0] tmp_9_fu_498_p4;
reg   [7:0] tmp_9_reg_2683;
reg   [7:0] tmp_9_reg_2683_pp0_iter1_reg;
reg   [7:0] tmp_9_reg_2683_pp0_iter2_reg;
reg   [7:0] tmp_9_reg_2683_pp0_iter3_reg;
reg   [7:0] tmp_9_reg_2683_pp0_iter4_reg;
wire   [7:0] tmp_10_fu_508_p4;
reg   [7:0] tmp_10_reg_2691;
reg   [7:0] tmp_10_reg_2691_pp0_iter1_reg;
reg   [7:0] tmp_10_reg_2691_pp0_iter2_reg;
reg   [7:0] tmp_10_reg_2691_pp0_iter3_reg;
reg   [7:0] tmp_10_reg_2691_pp0_iter4_reg;
wire   [7:0] tmp_11_fu_518_p4;
reg   [7:0] tmp_11_reg_2699;
reg   [7:0] tmp_11_reg_2699_pp0_iter1_reg;
reg   [7:0] tmp_11_reg_2699_pp0_iter2_reg;
reg   [7:0] tmp_11_reg_2699_pp0_iter3_reg;
reg   [7:0] tmp_11_reg_2699_pp0_iter4_reg;
wire   [7:0] tmp_12_fu_528_p4;
reg   [7:0] tmp_12_reg_2709;
reg   [7:0] tmp_12_reg_2709_pp0_iter1_reg;
reg   [7:0] tmp_12_reg_2709_pp0_iter2_reg;
reg   [7:0] tmp_12_reg_2709_pp0_iter3_reg;
reg   [7:0] tmp_12_reg_2709_pp0_iter4_reg;
wire   [7:0] tmp_13_fu_538_p4;
reg   [7:0] tmp_13_reg_2719;
reg   [7:0] tmp_13_reg_2719_pp0_iter1_reg;
reg   [7:0] tmp_13_reg_2719_pp0_iter2_reg;
reg   [7:0] tmp_13_reg_2719_pp0_iter3_reg;
reg   [7:0] tmp_13_reg_2719_pp0_iter4_reg;
reg   [7:0] tmp_14_reg_2729;
reg   [7:0] tmp_14_reg_2729_pp0_iter1_reg;
reg   [7:0] tmp_14_reg_2729_pp0_iter2_reg;
reg   [7:0] tmp_14_reg_2729_pp0_iter3_reg;
reg   [7:0] tmp_14_reg_2729_pp0_iter4_reg;
reg   [7:0] tmp_15_reg_2741;
reg   [7:0] tmp_15_reg_2741_pp0_iter1_reg;
reg   [7:0] tmp_15_reg_2741_pp0_iter2_reg;
reg   [7:0] tmp_15_reg_2741_pp0_iter3_reg;
reg   [7:0] tmp_15_reg_2741_pp0_iter4_reg;
reg   [7:0] tmp_16_reg_2753;
reg   [7:0] tmp_16_reg_2753_pp0_iter1_reg;
reg   [7:0] tmp_16_reg_2753_pp0_iter2_reg;
reg   [7:0] tmp_16_reg_2753_pp0_iter3_reg;
reg   [7:0] tmp_16_reg_2753_pp0_iter4_reg;
reg   [7:0] tmp_17_reg_2765;
reg   [7:0] tmp_17_reg_2765_pp0_iter1_reg;
reg   [7:0] tmp_17_reg_2765_pp0_iter2_reg;
reg   [7:0] tmp_17_reg_2765_pp0_iter3_reg;
reg   [7:0] tmp_17_reg_2765_pp0_iter4_reg;
wire   [2:0] count_75_fu_640_p3;
reg   [2:0] count_75_reg_2770;
wire   [0:0] icmp_ln90_59_fu_648_p2;
reg   [0:0] icmp_ln90_59_reg_2775;
wire   [2:0] add_ln90_30_fu_654_p2;
reg   [2:0] add_ln90_30_reg_2780;
wire   [2:0] count_85_fu_712_p3;
reg   [2:0] count_85_reg_2785;
wire   [2:0] count_7_fu_753_p3;
reg   [2:0] count_7_reg_2791;
wire   [0:0] icmp_ln90_6_fu_761_p2;
reg   [0:0] icmp_ln90_6_reg_2796;
wire   [2:0] count_16_fu_791_p3;
reg   [2:0] count_16_reg_2801;
wire   [0:0] icmp_ln90_12_fu_799_p2;
reg   [0:0] icmp_ln90_12_reg_2807;
wire   [2:0] count_21_fu_849_p3;
reg   [2:0] count_21_reg_2812;
wire   [0:0] icmp_ln90_18_fu_857_p2;
reg   [0:0] icmp_ln90_18_reg_2818;
wire   [0:0] icmp_ln90_19_fu_861_p2;
reg   [0:0] icmp_ln90_19_reg_2824;
wire   [2:0] count_43_fu_898_p3;
reg   [2:0] count_43_reg_2829;
wire   [0:0] icmp_ln90_34_fu_906_p2;
reg   [0:0] icmp_ln90_34_reg_2834;
wire   [2:0] count_52_fu_936_p3;
reg   [2:0] count_52_reg_2839;
wire   [0:0] icmp_ln90_40_fu_944_p2;
reg   [0:0] icmp_ln90_40_reg_2845;
wire   [2:0] count_57_fu_994_p3;
reg   [2:0] count_57_reg_2850;
wire   [0:0] icmp_ln90_46_fu_1002_p2;
reg   [0:0] icmp_ln90_46_reg_2856;
wire   [0:0] icmp_ln90_47_fu_1006_p2;
reg   [0:0] icmp_ln90_47_reg_2862;
wire   [2:0] count_79_fu_1043_p3;
reg   [2:0] count_79_reg_2867;
wire   [0:0] icmp_ln90_62_fu_1051_p2;
reg   [0:0] icmp_ln90_62_reg_2872;
wire   [2:0] count_88_fu_1081_p3;
reg   [2:0] count_88_reg_2877;
wire   [0:0] icmp_ln90_68_fu_1089_p2;
reg   [0:0] icmp_ln90_68_reg_2883;
wire   [2:0] count_93_fu_1139_p3;
reg   [2:0] count_93_reg_2888;
wire   [0:0] icmp_ln90_74_fu_1147_p2;
reg   [0:0] icmp_ln90_74_reg_2894;
wire   [0:0] icmp_ln90_75_fu_1151_p2;
reg   [0:0] icmp_ln90_75_reg_2900;
wire   [3:0] zext_ln84_3_fu_1182_p1;
reg   [3:0] zext_ln84_3_reg_2905;
reg   [3:0] zext_ln84_3_reg_2905_pp0_iter3_reg;
wire   [3:0] max_count_1_fu_1192_p3;
reg   [3:0] max_count_1_reg_2910;
wire   [3:0] zext_ln84_5_fu_1234_p1;
reg   [3:0] zext_ln84_5_reg_2915;
reg   [3:0] zext_ln84_5_reg_2915_pp0_iter3_reg;
wire   [0:0] icmp_ln92_1_fu_1238_p2;
reg   [0:0] icmp_ln92_1_reg_2921;
wire   [2:0] count_29_fu_1297_p3;
reg   [2:0] count_29_reg_2926;
wire   [0:0] icmp_ln90_22_fu_1305_p2;
reg   [0:0] icmp_ln90_22_reg_2931;
wire   [0:0] icmp_ln90_23_fu_1309_p2;
reg   [0:0] icmp_ln90_23_reg_2937;
wire   [3:0] zext_ln84_14_fu_1340_p1;
reg   [3:0] zext_ln84_14_reg_2942;
reg   [3:0] zext_ln84_14_reg_2942_pp0_iter3_reg;
wire   [3:0] max_count_8_fu_1350_p3;
reg   [3:0] max_count_8_reg_2947;
wire   [3:0] zext_ln84_16_fu_1392_p1;
reg   [3:0] zext_ln84_16_reg_2952;
reg   [3:0] zext_ln84_16_reg_2952_pp0_iter3_reg;
wire   [0:0] icmp_ln92_7_fu_1396_p2;
reg   [0:0] icmp_ln92_7_reg_2958;
wire   [2:0] count_65_fu_1455_p3;
reg   [2:0] count_65_reg_2963;
wire   [0:0] icmp_ln90_50_fu_1463_p2;
reg   [0:0] icmp_ln90_50_reg_2968;
wire   [0:0] icmp_ln90_51_fu_1467_p2;
reg   [0:0] icmp_ln90_51_reg_2974;
wire   [3:0] zext_ln84_25_fu_1498_p1;
reg   [3:0] zext_ln84_25_reg_2979;
reg   [3:0] zext_ln84_25_reg_2979_pp0_iter3_reg;
wire   [3:0] max_count_15_fu_1508_p3;
reg   [3:0] max_count_15_reg_2984;
wire   [3:0] zext_ln84_27_fu_1550_p1;
reg   [3:0] zext_ln84_27_reg_2989;
reg   [3:0] zext_ln84_27_reg_2989_pp0_iter3_reg;
wire   [0:0] icmp_ln92_13_fu_1554_p2;
reg   [0:0] icmp_ln92_13_reg_2995;
wire   [2:0] count_101_fu_1613_p3;
reg   [2:0] count_101_reg_3000;
wire   [0:0] icmp_ln90_78_fu_1621_p2;
reg   [0:0] icmp_ln90_78_reg_3005;
wire   [0:0] icmp_ln90_79_fu_1625_p2;
reg   [0:0] icmp_ln90_79_reg_3011;
wire   [3:0] zext_ln84_7_fu_1634_p1;
reg   [3:0] zext_ln84_7_reg_3016;
wire   [3:0] zext_ln84_9_fu_1694_p1;
reg   [3:0] zext_ln84_9_reg_3021;
wire   [3:0] max_count_4_fu_1704_p3;
reg   [3:0] max_count_4_reg_3026;
wire   [1:0] count_35_fu_1736_p3;
reg   [1:0] count_35_reg_3032;
wire   [0:0] icmp_ln90_27_fu_1744_p2;
reg   [0:0] icmp_ln90_27_reg_3037;
wire   [3:0] zext_ln84_18_fu_1753_p1;
reg   [3:0] zext_ln84_18_reg_3042;
wire   [3:0] zext_ln84_20_fu_1813_p1;
reg   [3:0] zext_ln84_20_reg_3047;
wire   [3:0] max_count_11_fu_1823_p3;
reg   [3:0] max_count_11_reg_3052;
wire   [1:0] count_71_fu_1855_p3;
reg   [1:0] count_71_reg_3058;
wire   [0:0] icmp_ln90_55_fu_1863_p2;
reg   [0:0] icmp_ln90_55_reg_3063;
wire   [3:0] zext_ln84_29_fu_1872_p1;
reg   [3:0] zext_ln84_29_reg_3068;
wire   [3:0] zext_ln84_31_fu_1932_p1;
reg   [3:0] zext_ln84_31_reg_3073;
wire   [3:0] max_count_18_fu_1942_p3;
reg   [3:0] max_count_18_reg_3078;
wire   [1:0] count_107_fu_1974_p3;
reg   [1:0] count_107_reg_3084;
wire   [0:0] icmp_ln90_83_fu_1982_p2;
reg   [0:0] icmp_ln90_83_reg_3089;
wire   [0:0] icmp_ln111_fu_2022_p2;
reg   [0:0] icmp_ln111_reg_3094;
wire   [0:0] icmp_ln111_1_fu_2027_p2;
reg   [0:0] icmp_ln111_1_reg_3099;
wire   [0:0] icmp_ln111_2_fu_2032_p2;
reg   [0:0] icmp_ln111_2_reg_3104;
wire   [0:0] icmp_ln111_3_fu_2037_p2;
reg   [0:0] icmp_ln111_3_reg_3110;
wire   [0:0] icmp_ln111_4_fu_2042_p2;
reg   [0:0] icmp_ln111_4_reg_3115;
wire   [0:0] icmp_ln111_5_fu_2048_p2;
reg   [0:0] icmp_ln111_5_reg_3121;
wire   [0:0] icmp_ln111_6_fu_2054_p2;
reg   [0:0] icmp_ln111_6_reg_3126;
wire   [0:0] icmp_ln111_7_fu_2096_p2;
reg   [0:0] icmp_ln111_7_reg_3132;
wire   [0:0] icmp_ln111_8_fu_2101_p2;
reg   [0:0] icmp_ln111_8_reg_3137;
wire   [0:0] icmp_ln111_9_fu_2106_p2;
reg   [0:0] icmp_ln111_9_reg_3142;
wire   [0:0] icmp_ln111_10_fu_2111_p2;
reg   [0:0] icmp_ln111_10_reg_3148;
wire   [0:0] icmp_ln111_11_fu_2116_p2;
reg   [0:0] icmp_ln111_11_reg_3153;
wire   [0:0] icmp_ln111_12_fu_2122_p2;
reg   [0:0] icmp_ln111_12_reg_3159;
wire   [0:0] icmp_ln111_13_fu_2128_p2;
reg   [0:0] icmp_ln111_13_reg_3164;
wire   [0:0] icmp_ln111_14_fu_2170_p2;
reg   [0:0] icmp_ln111_14_reg_3170;
wire   [0:0] icmp_ln111_15_fu_2175_p2;
reg   [0:0] icmp_ln111_15_reg_3175;
wire   [0:0] icmp_ln111_16_fu_2180_p2;
reg   [0:0] icmp_ln111_16_reg_3180;
wire   [0:0] icmp_ln111_17_fu_2185_p2;
reg   [0:0] icmp_ln111_17_reg_3186;
wire   [0:0] icmp_ln111_18_fu_2190_p2;
reg   [0:0] icmp_ln111_18_reg_3191;
wire   [0:0] icmp_ln111_19_fu_2196_p2;
reg   [0:0] icmp_ln111_19_reg_3197;
wire   [0:0] icmp_ln111_20_fu_2202_p2;
reg   [0:0] icmp_ln111_20_reg_3202;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln90_fu_144_p2;
wire   [0:0] icmp_ln90_1_fu_158_p2;
wire   [1:0] select_ln90_fu_164_p3;
wire   [1:0] count_fu_150_p3;
wire   [1:0] count_1_fu_172_p3;
wire   [2:0] zext_ln84_fu_180_p1;
wire   [0:0] icmp_ln90_2_fu_184_p2;
wire   [2:0] count_2_fu_190_p2;
wire   [0:0] icmp_ln90_7_fu_216_p2;
wire   [0:0] icmp_ln90_8_fu_230_p2;
wire   [1:0] select_ln90_8_fu_236_p3;
wire   [1:0] count_10_fu_222_p3;
wire   [1:0] count_11_fu_244_p3;
wire   [2:0] zext_ln84_2_fu_252_p1;
wire   [0:0] icmp_ln90_9_fu_256_p2;
wire   [2:0] count_12_fu_262_p2;
wire   [0:0] icmp_ln90_28_fu_366_p2;
wire   [0:0] icmp_ln90_29_fu_380_p2;
wire   [1:0] select_ln90_34_fu_386_p3;
wire   [1:0] count_36_fu_372_p3;
wire   [1:0] count_37_fu_394_p3;
wire   [2:0] zext_ln84_11_fu_402_p1;
wire   [0:0] icmp_ln90_30_fu_406_p2;
wire   [2:0] count_38_fu_412_p2;
wire   [0:0] icmp_ln90_35_fu_438_p2;
wire   [0:0] icmp_ln90_36_fu_452_p2;
wire   [1:0] select_ln90_42_fu_458_p3;
wire   [1:0] count_46_fu_444_p3;
wire   [1:0] count_47_fu_466_p3;
wire   [2:0] zext_ln84_13_fu_474_p1;
wire   [0:0] icmp_ln90_37_fu_478_p2;
wire   [2:0] count_48_fu_484_p2;
wire   [0:0] icmp_ln90_56_fu_588_p2;
wire   [0:0] icmp_ln90_57_fu_602_p2;
wire   [1:0] select_ln90_67_fu_608_p3;
wire   [1:0] count_72_fu_594_p3;
wire   [1:0] count_73_fu_616_p3;
wire   [2:0] zext_ln84_22_fu_624_p1;
wire   [0:0] icmp_ln90_58_fu_628_p2;
wire   [2:0] count_74_fu_634_p2;
wire   [0:0] icmp_ln90_63_fu_660_p2;
wire   [0:0] icmp_ln90_64_fu_674_p2;
wire   [1:0] select_ln90_75_fu_680_p3;
wire   [1:0] count_82_fu_666_p3;
wire   [1:0] count_83_fu_688_p3;
wire   [2:0] zext_ln84_24_fu_696_p1;
wire   [0:0] icmp_ln90_65_fu_700_p2;
wire   [2:0] count_84_fu_706_p2;
wire   [2:0] count_4_fu_720_p3;
wire   [0:0] icmp_ln90_4_fu_725_p2;
wire   [2:0] count_5_fu_729_p2;
wire   [2:0] count_6_fu_735_p3;
wire   [0:0] icmp_ln90_5_fu_743_p2;
wire   [2:0] add_ln90_2_fu_747_p2;
wire   [0:0] icmp_ln90_10_fu_765_p2;
wire   [2:0] add_ln90_5_fu_769_p2;
wire   [2:0] count_14_fu_774_p3;
wire   [0:0] icmp_ln90_11_fu_781_p2;
wire   [2:0] count_15_fu_785_p2;
wire   [0:0] icmp_ln90_13_fu_803_p2;
wire   [0:0] icmp_ln90_14_fu_815_p2;
wire   [1:0] select_ln90_15_fu_819_p3;
wire   [1:0] count_18_fu_807_p3;
wire   [1:0] count_19_fu_827_p3;
wire   [2:0] zext_ln84_4_fu_835_p1;
wire   [0:0] icmp_ln90_15_fu_839_p2;
wire   [2:0] count_20_fu_843_p2;
wire   [2:0] count_40_fu_865_p3;
wire   [0:0] icmp_ln90_32_fu_870_p2;
wire   [2:0] count_41_fu_874_p2;
wire   [2:0] count_42_fu_880_p3;
wire   [0:0] icmp_ln90_33_fu_888_p2;
wire   [2:0] add_ln90_17_fu_892_p2;
wire   [0:0] icmp_ln90_38_fu_910_p2;
wire   [2:0] add_ln90_20_fu_914_p2;
wire   [2:0] count_50_fu_919_p3;
wire   [0:0] icmp_ln90_39_fu_926_p2;
wire   [2:0] count_51_fu_930_p2;
wire   [0:0] icmp_ln90_41_fu_948_p2;
wire   [0:0] icmp_ln90_42_fu_960_p2;
wire   [1:0] select_ln90_49_fu_964_p3;
wire   [1:0] count_54_fu_952_p3;
wire   [1:0] count_55_fu_972_p3;
wire   [2:0] zext_ln84_15_fu_980_p1;
wire   [0:0] icmp_ln90_43_fu_984_p2;
wire   [2:0] count_56_fu_988_p2;
wire   [2:0] count_76_fu_1010_p3;
wire   [0:0] icmp_ln90_60_fu_1015_p2;
wire   [2:0] count_77_fu_1019_p2;
wire   [2:0] count_78_fu_1025_p3;
wire   [0:0] icmp_ln90_61_fu_1033_p2;
wire   [2:0] add_ln90_32_fu_1037_p2;
wire   [0:0] icmp_ln90_66_fu_1055_p2;
wire   [2:0] add_ln90_35_fu_1059_p2;
wire   [2:0] count_86_fu_1064_p3;
wire   [0:0] icmp_ln90_67_fu_1071_p2;
wire   [2:0] count_87_fu_1075_p2;
wire   [0:0] icmp_ln90_69_fu_1093_p2;
wire   [0:0] icmp_ln90_70_fu_1105_p2;
wire   [1:0] select_ln90_82_fu_1109_p3;
wire   [1:0] count_90_fu_1097_p3;
wire   [1:0] count_91_fu_1117_p3;
wire   [2:0] zext_ln84_26_fu_1125_p1;
wire   [0:0] icmp_ln90_71_fu_1129_p2;
wire   [2:0] count_92_fu_1133_p2;
wire   [3:0] zext_ln84_1_fu_1155_p1;
wire   [3:0] count_8_fu_1158_p2;
wire   [2:0] add_ln90_7_fu_1171_p2;
wire   [2:0] count_17_fu_1176_p3;
wire   [3:0] count_108_fu_1164_p3;
wire   [0:0] icmp_ln92_fu_1186_p2;
wire   [0:0] icmp_ln90_16_fu_1200_p2;
wire   [2:0] add_ln90_9_fu_1204_p2;
wire   [2:0] count_22_fu_1209_p3;
wire   [0:0] icmp_ln90_17_fu_1216_p2;
wire   [2:0] count_23_fu_1220_p2;
wire   [2:0] count_24_fu_1226_p3;
wire   [1:0] select_ln90_21_fu_1251_p3;
wire   [1:0] count_25_fu_1244_p3;
wire   [1:0] count_26_fu_1258_p3;
wire   [2:0] zext_ln84_6_fu_1265_p1;
wire   [0:0] icmp_ln90_20_fu_1269_p2;
wire   [2:0] count_27_fu_1273_p2;
wire   [2:0] count_28_fu_1279_p3;
wire   [0:0] icmp_ln90_21_fu_1287_p2;
wire   [2:0] add_ln90_12_fu_1291_p2;
wire   [3:0] zext_ln84_12_fu_1313_p1;
wire   [3:0] count_44_fu_1316_p2;
wire   [2:0] add_ln90_22_fu_1329_p2;
wire   [2:0] count_53_fu_1334_p3;
wire   [3:0] count_109_fu_1322_p3;
wire   [0:0] icmp_ln92_6_fu_1344_p2;
wire   [0:0] icmp_ln90_44_fu_1358_p2;
wire   [2:0] add_ln90_24_fu_1362_p2;
wire   [2:0] count_58_fu_1367_p3;
wire   [0:0] icmp_ln90_45_fu_1374_p2;
wire   [2:0] count_59_fu_1378_p2;
wire   [2:0] count_60_fu_1384_p3;
wire   [1:0] select_ln90_55_fu_1409_p3;
wire   [1:0] count_61_fu_1402_p3;
wire   [1:0] count_62_fu_1416_p3;
wire   [2:0] zext_ln84_17_fu_1423_p1;
wire   [0:0] icmp_ln90_48_fu_1427_p2;
wire   [2:0] count_63_fu_1431_p2;
wire   [2:0] count_64_fu_1437_p3;
wire   [0:0] icmp_ln90_49_fu_1445_p2;
wire   [2:0] add_ln90_27_fu_1449_p2;
wire   [3:0] zext_ln84_23_fu_1471_p1;
wire   [3:0] count_80_fu_1474_p2;
wire   [2:0] add_ln90_37_fu_1487_p2;
wire   [2:0] count_89_fu_1492_p3;
wire   [3:0] count_110_fu_1480_p3;
wire   [0:0] icmp_ln92_12_fu_1502_p2;
wire   [0:0] icmp_ln90_72_fu_1516_p2;
wire   [2:0] add_ln90_39_fu_1520_p2;
wire   [2:0] count_94_fu_1525_p3;
wire   [0:0] icmp_ln90_73_fu_1532_p2;
wire   [2:0] count_95_fu_1536_p2;
wire   [2:0] count_96_fu_1542_p3;
wire   [1:0] select_ln90_88_fu_1567_p3;
wire   [1:0] count_97_fu_1560_p3;
wire   [1:0] count_98_fu_1574_p3;
wire   [2:0] zext_ln84_28_fu_1581_p1;
wire   [0:0] icmp_ln90_76_fu_1585_p2;
wire   [2:0] count_99_fu_1589_p2;
wire   [2:0] count_100_fu_1595_p3;
wire   [0:0] icmp_ln90_77_fu_1603_p2;
wire   [2:0] add_ln90_42_fu_1607_p2;
wire   [3:0] max_count_2_fu_1629_p3;
wire   [0:0] icmp_ln92_2_fu_1637_p2;
wire   [1:0] select_ln90_26_fu_1658_p3;
wire   [1:0] count_30_fu_1651_p3;
wire   [1:0] count_31_fu_1665_p3;
wire   [2:0] zext_ln84_8_fu_1672_p1;
wire   [0:0] icmp_ln90_24_fu_1676_p2;
wire   [2:0] count_32_fu_1680_p2;
wire   [2:0] count_33_fu_1686_p3;
wire   [3:0] max_count_3_fu_1643_p3;
wire   [0:0] icmp_ln92_3_fu_1698_p2;
wire   [0:0] icmp_ln90_25_fu_1712_p2;
wire   [0:0] icmp_ln90_26_fu_1724_p2;
wire   [1:0] select_ln90_30_fu_1728_p3;
wire   [1:0] count_34_fu_1716_p3;
wire   [3:0] max_count_9_fu_1748_p3;
wire   [0:0] icmp_ln92_8_fu_1756_p2;
wire   [1:0] select_ln90_60_fu_1777_p3;
wire   [1:0] count_66_fu_1770_p3;
wire   [1:0] count_67_fu_1784_p3;
wire   [2:0] zext_ln84_19_fu_1791_p1;
wire   [0:0] icmp_ln90_52_fu_1795_p2;
wire   [2:0] count_68_fu_1799_p2;
wire   [2:0] count_69_fu_1805_p3;
wire   [3:0] max_count_10_fu_1762_p3;
wire   [0:0] icmp_ln92_9_fu_1817_p2;
wire   [0:0] icmp_ln90_53_fu_1831_p2;
wire   [0:0] icmp_ln90_54_fu_1843_p2;
wire   [1:0] select_ln90_64_fu_1847_p3;
wire   [1:0] count_70_fu_1835_p3;
wire   [3:0] max_count_16_fu_1867_p3;
wire   [0:0] icmp_ln92_14_fu_1875_p2;
wire   [1:0] select_ln90_93_fu_1896_p3;
wire   [1:0] count_102_fu_1889_p3;
wire   [1:0] count_103_fu_1903_p3;
wire   [2:0] zext_ln84_30_fu_1910_p1;
wire   [0:0] icmp_ln90_80_fu_1914_p2;
wire   [2:0] count_104_fu_1918_p2;
wire   [2:0] count_105_fu_1924_p3;
wire   [3:0] max_count_17_fu_1881_p3;
wire   [0:0] icmp_ln92_15_fu_1936_p2;
wire   [0:0] icmp_ln90_81_fu_1950_p2;
wire   [0:0] icmp_ln90_82_fu_1962_p2;
wire   [1:0] select_ln90_97_fu_1966_p3;
wire   [1:0] count_106_fu_1954_p3;
wire   [3:0] zext_ln84_10_fu_1986_p1;
wire   [0:0] icmp_ln92_4_fu_1989_p2;
wire   [3:0] select_ln92_fu_2001_p3;
wire   [3:0] max_count_5_fu_1994_p3;
wire   [0:0] icmp_ln92_5_fu_2008_p2;
wire   [3:0] max_count_6_fu_2014_p3;
wire   [3:0] zext_ln84_21_fu_2060_p1;
wire   [0:0] icmp_ln92_10_fu_2063_p2;
wire   [3:0] select_ln92_7_fu_2075_p3;
wire   [3:0] max_count_12_fu_2068_p3;
wire   [0:0] icmp_ln92_11_fu_2082_p2;
wire   [3:0] max_count_13_fu_2088_p3;
wire   [3:0] zext_ln84_32_fu_2134_p1;
wire   [0:0] icmp_ln92_16_fu_2137_p2;
wire   [3:0] select_ln92_14_fu_2149_p3;
wire   [3:0] max_count_19_fu_2142_p3;
wire   [0:0] icmp_ln92_17_fu_2156_p2;
wire   [3:0] max_count_20_fu_2162_p3;
wire   [0:0] or_ln77_fu_2218_p2;
wire   [1:0] select_ln77_fu_2211_p3;
wire   [1:0] zext_ln77_fu_2208_p1;
wire   [1:0] select_ln77_1_fu_2222_p3;
wire   [0:0] or_ln77_1_fu_2241_p2;
wire   [2:0] select_ln77_2_fu_2234_p3;
wire   [2:0] zext_ln77_1_fu_2230_p1;
wire   [2:0] select_ln77_3_fu_2245_p3;
wire   [0:0] or_ln77_2_fu_2264_p2;
wire   [3:0] select_ln77_4_fu_2257_p3;
wire   [3:0] zext_ln77_2_fu_2253_p1;
wire   [0:0] or_ln77_3_fu_2286_p2;
wire   [1:0] select_ln77_6_fu_2279_p3;
wire   [1:0] zext_ln77_3_fu_2276_p1;
wire   [1:0] select_ln77_7_fu_2290_p3;
wire   [0:0] or_ln77_4_fu_2309_p2;
wire   [2:0] select_ln77_8_fu_2302_p3;
wire   [2:0] zext_ln77_4_fu_2298_p1;
wire   [2:0] select_ln77_9_fu_2313_p3;
wire   [0:0] or_ln77_5_fu_2332_p2;
wire   [3:0] select_ln77_10_fu_2325_p3;
wire   [3:0] zext_ln77_5_fu_2321_p1;
wire   [0:0] or_ln77_6_fu_2354_p2;
wire   [1:0] select_ln77_12_fu_2347_p3;
wire   [1:0] zext_ln77_6_fu_2344_p1;
wire   [1:0] select_ln77_13_fu_2358_p3;
wire   [0:0] or_ln77_7_fu_2377_p2;
wire   [2:0] select_ln77_14_fu_2370_p3;
wire   [2:0] zext_ln77_7_fu_2366_p1;
wire   [2:0] select_ln77_15_fu_2381_p3;
wire   [0:0] or_ln77_8_fu_2400_p2;
wire   [3:0] select_ln77_16_fu_2393_p3;
wire   [3:0] zext_ln77_8_fu_2389_p1;
wire   [3:0] tmp_18_fu_2412_p10;
wire   [3:0] tmp_19_fu_2427_p10;
wire   [3:0] tmp_20_fu_2442_p10;
wire   [7:0] tmp_20_fu_2442_p11;
wire   [7:0] tmp_19_fu_2427_p11;
wire   [7:0] tmp_18_fu_2412_p11;
wire   [23:0] out_val_fu_2457_p4;
reg    ap_ce_reg;
reg   [23:0] src_buf_0_0_val_int_reg;
reg   [23:0] src_buf_0_1_val_int_reg;
reg   [23:0] src_buf_0_2_val_int_reg;
reg   [23:0] src_buf_1_0_val_int_reg;
reg   [23:0] src_buf_1_1_val_int_reg;
reg   [23:0] src_buf_1_2_val_int_reg;
reg   [23:0] src_buf_2_0_val_int_reg;
reg   [23:0] src_buf_2_1_val_int_reg;
reg   [23:0] src_buf_2_2_val_int_reg;
reg   [23:0] ap_return_int_reg;

ModeFilter_mux_9_4_8_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_9_4_8_1_0_U68(
    .din0(trunc_ln73_reg_2467_pp0_iter4_reg),
    .din1(trunc_ln73_1_reg_2475_pp0_iter4_reg),
    .din2(trunc_ln73_2_reg_2483_pp0_iter4_reg),
    .din3(trunc_ln73_3_reg_2493_pp0_iter4_reg),
    .din4(trunc_ln73_4_reg_2503_pp0_iter4_reg),
    .din5(trunc_ln73_5_reg_2513_pp0_iter4_reg),
    .din6(trunc_ln73_6_reg_2525_pp0_iter4_reg),
    .din7(trunc_ln73_7_reg_2537_pp0_iter4_reg),
    .din8(trunc_ln73_8_reg_2549_pp0_iter4_reg),
    .din9(tmp_18_fu_2412_p10),
    .dout(tmp_18_fu_2412_p11)
);

ModeFilter_mux_9_4_8_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_9_4_8_1_0_U69(
    .din0(tmp_s_reg_2575_pp0_iter4_reg),
    .din1(tmp_1_reg_2583_pp0_iter4_reg),
    .din2(tmp_2_reg_2591_pp0_iter4_reg),
    .din3(tmp_3_reg_2601_pp0_iter4_reg),
    .din4(tmp_4_reg_2611_pp0_iter4_reg),
    .din5(tmp_5_reg_2621_pp0_iter4_reg),
    .din6(tmp_6_reg_2633_pp0_iter4_reg),
    .din7(tmp_7_reg_2645_pp0_iter4_reg),
    .din8(tmp_8_reg_2657_pp0_iter4_reg),
    .din9(tmp_19_fu_2427_p10),
    .dout(tmp_19_fu_2427_p11)
);

ModeFilter_mux_9_4_8_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_9_4_8_1_0_U70(
    .din0(tmp_9_reg_2683_pp0_iter4_reg),
    .din1(tmp_10_reg_2691_pp0_iter4_reg),
    .din2(tmp_11_reg_2699_pp0_iter4_reg),
    .din3(tmp_12_reg_2709_pp0_iter4_reg),
    .din4(tmp_13_reg_2719_pp0_iter4_reg),
    .din5(tmp_14_reg_2729_pp0_iter4_reg),
    .din6(tmp_15_reg_2741_pp0_iter4_reg),
    .din7(tmp_16_reg_2753_pp0_iter4_reg),
    .din8(tmp_17_reg_2765_pp0_iter4_reg),
    .din9(tmp_20_fu_2442_p10),
    .dout(tmp_20_fu_2442_p11)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln90_15_reg_2672 <= add_ln90_15_fu_432_p2;
        add_ln90_30_reg_2780 <= add_ln90_30_fu_654_p2;
        add_ln90_reg_2564 <= add_ln90_fu_210_p2;
        count_101_reg_3000 <= count_101_fu_1613_p3;
        count_107_reg_3084 <= count_107_fu_1974_p3;
        count_13_reg_2569 <= count_13_fu_268_p3;
        count_16_reg_2801 <= count_16_fu_791_p3;
        count_21_reg_2812 <= count_21_fu_849_p3;
        count_29_reg_2926 <= count_29_fu_1297_p3;
        count_35_reg_3032 <= count_35_fu_1736_p3;
        count_39_reg_2662 <= count_39_fu_418_p3;
        count_3_reg_2554 <= count_3_fu_196_p3;
        count_43_reg_2829 <= count_43_fu_898_p3;
        count_49_reg_2677 <= count_49_fu_490_p3;
        count_52_reg_2839 <= count_52_fu_936_p3;
        count_57_reg_2850 <= count_57_fu_994_p3;
        count_65_reg_2963 <= count_65_fu_1455_p3;
        count_71_reg_3058 <= count_71_fu_1855_p3;
        count_75_reg_2770 <= count_75_fu_640_p3;
        count_79_reg_2867 <= count_79_fu_1043_p3;
        count_7_reg_2791 <= count_7_fu_753_p3;
        count_85_reg_2785 <= count_85_fu_712_p3;
        count_88_reg_2877 <= count_88_fu_1081_p3;
        count_93_reg_2888 <= count_93_fu_1139_p3;
        icmp_ln111_10_reg_3148 <= icmp_ln111_10_fu_2111_p2;
        icmp_ln111_11_reg_3153 <= icmp_ln111_11_fu_2116_p2;
        icmp_ln111_12_reg_3159 <= icmp_ln111_12_fu_2122_p2;
        icmp_ln111_13_reg_3164 <= icmp_ln111_13_fu_2128_p2;
        icmp_ln111_14_reg_3170 <= icmp_ln111_14_fu_2170_p2;
        icmp_ln111_15_reg_3175 <= icmp_ln111_15_fu_2175_p2;
        icmp_ln111_16_reg_3180 <= icmp_ln111_16_fu_2180_p2;
        icmp_ln111_17_reg_3186 <= icmp_ln111_17_fu_2185_p2;
        icmp_ln111_18_reg_3191 <= icmp_ln111_18_fu_2190_p2;
        icmp_ln111_19_reg_3197 <= icmp_ln111_19_fu_2196_p2;
        icmp_ln111_1_reg_3099 <= icmp_ln111_1_fu_2027_p2;
        icmp_ln111_20_reg_3202 <= icmp_ln111_20_fu_2202_p2;
        icmp_ln111_2_reg_3104 <= icmp_ln111_2_fu_2032_p2;
        icmp_ln111_3_reg_3110 <= icmp_ln111_3_fu_2037_p2;
        icmp_ln111_4_reg_3115 <= icmp_ln111_4_fu_2042_p2;
        icmp_ln111_5_reg_3121 <= icmp_ln111_5_fu_2048_p2;
        icmp_ln111_6_reg_3126 <= icmp_ln111_6_fu_2054_p2;
        icmp_ln111_7_reg_3132 <= icmp_ln111_7_fu_2096_p2;
        icmp_ln111_8_reg_3137 <= icmp_ln111_8_fu_2101_p2;
        icmp_ln111_9_reg_3142 <= icmp_ln111_9_fu_2106_p2;
        icmp_ln111_reg_3094 <= icmp_ln111_fu_2022_p2;
        icmp_ln90_12_reg_2807 <= icmp_ln90_12_fu_799_p2;
        icmp_ln90_18_reg_2818 <= icmp_ln90_18_fu_857_p2;
        icmp_ln90_19_reg_2824 <= icmp_ln90_19_fu_861_p2;
        icmp_ln90_22_reg_2931 <= icmp_ln90_22_fu_1305_p2;
        icmp_ln90_23_reg_2937 <= icmp_ln90_23_fu_1309_p2;
        icmp_ln90_27_reg_3037 <= icmp_ln90_27_fu_1744_p2;
        icmp_ln90_31_reg_2667 <= icmp_ln90_31_fu_426_p2;
        icmp_ln90_34_reg_2834 <= icmp_ln90_34_fu_906_p2;
        icmp_ln90_3_reg_2559 <= icmp_ln90_3_fu_204_p2;
        icmp_ln90_40_reg_2845 <= icmp_ln90_40_fu_944_p2;
        icmp_ln90_46_reg_2856 <= icmp_ln90_46_fu_1002_p2;
        icmp_ln90_47_reg_2862 <= icmp_ln90_47_fu_1006_p2;
        icmp_ln90_50_reg_2968 <= icmp_ln90_50_fu_1463_p2;
        icmp_ln90_51_reg_2974 <= icmp_ln90_51_fu_1467_p2;
        icmp_ln90_55_reg_3063 <= icmp_ln90_55_fu_1863_p2;
        icmp_ln90_59_reg_2775 <= icmp_ln90_59_fu_648_p2;
        icmp_ln90_62_reg_2872 <= icmp_ln90_62_fu_1051_p2;
        icmp_ln90_68_reg_2883 <= icmp_ln90_68_fu_1089_p2;
        icmp_ln90_6_reg_2796 <= icmp_ln90_6_fu_761_p2;
        icmp_ln90_74_reg_2894 <= icmp_ln90_74_fu_1147_p2;
        icmp_ln90_75_reg_2900 <= icmp_ln90_75_fu_1151_p2;
        icmp_ln90_78_reg_3005 <= icmp_ln90_78_fu_1621_p2;
        icmp_ln90_79_reg_3011 <= icmp_ln90_79_fu_1625_p2;
        icmp_ln90_83_reg_3089 <= icmp_ln90_83_fu_1982_p2;
        icmp_ln92_13_reg_2995 <= icmp_ln92_13_fu_1554_p2;
        icmp_ln92_1_reg_2921 <= icmp_ln92_1_fu_1238_p2;
        icmp_ln92_7_reg_2958 <= icmp_ln92_7_fu_1396_p2;
        max_count_11_reg_3052 <= max_count_11_fu_1823_p3;
        max_count_15_reg_2984 <= max_count_15_fu_1508_p3;
        max_count_18_reg_3078 <= max_count_18_fu_1942_p3;
        max_count_1_reg_2910 <= max_count_1_fu_1192_p3;
        max_count_4_reg_3026 <= max_count_4_fu_1704_p3;
        max_count_8_reg_2947 <= max_count_8_fu_1350_p3;
        tmp_10_reg_2691 <= {{src_buf_0_1_val_int_reg[23:16]}};
        tmp_10_reg_2691_pp0_iter1_reg <= tmp_10_reg_2691;
        tmp_10_reg_2691_pp0_iter2_reg <= tmp_10_reg_2691_pp0_iter1_reg;
        tmp_10_reg_2691_pp0_iter3_reg <= tmp_10_reg_2691_pp0_iter2_reg;
        tmp_10_reg_2691_pp0_iter4_reg <= tmp_10_reg_2691_pp0_iter3_reg;
        tmp_11_reg_2699 <= {{src_buf_0_2_val_int_reg[23:16]}};
        tmp_11_reg_2699_pp0_iter1_reg <= tmp_11_reg_2699;
        tmp_11_reg_2699_pp0_iter2_reg <= tmp_11_reg_2699_pp0_iter1_reg;
        tmp_11_reg_2699_pp0_iter3_reg <= tmp_11_reg_2699_pp0_iter2_reg;
        tmp_11_reg_2699_pp0_iter4_reg <= tmp_11_reg_2699_pp0_iter3_reg;
        tmp_12_reg_2709 <= {{src_buf_1_0_val_int_reg[23:16]}};
        tmp_12_reg_2709_pp0_iter1_reg <= tmp_12_reg_2709;
        tmp_12_reg_2709_pp0_iter2_reg <= tmp_12_reg_2709_pp0_iter1_reg;
        tmp_12_reg_2709_pp0_iter3_reg <= tmp_12_reg_2709_pp0_iter2_reg;
        tmp_12_reg_2709_pp0_iter4_reg <= tmp_12_reg_2709_pp0_iter3_reg;
        tmp_13_reg_2719 <= {{src_buf_1_1_val_int_reg[23:16]}};
        tmp_13_reg_2719_pp0_iter1_reg <= tmp_13_reg_2719;
        tmp_13_reg_2719_pp0_iter2_reg <= tmp_13_reg_2719_pp0_iter1_reg;
        tmp_13_reg_2719_pp0_iter3_reg <= tmp_13_reg_2719_pp0_iter2_reg;
        tmp_13_reg_2719_pp0_iter4_reg <= tmp_13_reg_2719_pp0_iter3_reg;
        tmp_14_reg_2729 <= {{src_buf_1_2_val_int_reg[23:16]}};
        tmp_14_reg_2729_pp0_iter1_reg <= tmp_14_reg_2729;
        tmp_14_reg_2729_pp0_iter2_reg <= tmp_14_reg_2729_pp0_iter1_reg;
        tmp_14_reg_2729_pp0_iter3_reg <= tmp_14_reg_2729_pp0_iter2_reg;
        tmp_14_reg_2729_pp0_iter4_reg <= tmp_14_reg_2729_pp0_iter3_reg;
        tmp_15_reg_2741 <= {{src_buf_2_0_val_int_reg[23:16]}};
        tmp_15_reg_2741_pp0_iter1_reg <= tmp_15_reg_2741;
        tmp_15_reg_2741_pp0_iter2_reg <= tmp_15_reg_2741_pp0_iter1_reg;
        tmp_15_reg_2741_pp0_iter3_reg <= tmp_15_reg_2741_pp0_iter2_reg;
        tmp_15_reg_2741_pp0_iter4_reg <= tmp_15_reg_2741_pp0_iter3_reg;
        tmp_16_reg_2753 <= {{src_buf_2_1_val_int_reg[23:16]}};
        tmp_16_reg_2753_pp0_iter1_reg <= tmp_16_reg_2753;
        tmp_16_reg_2753_pp0_iter2_reg <= tmp_16_reg_2753_pp0_iter1_reg;
        tmp_16_reg_2753_pp0_iter3_reg <= tmp_16_reg_2753_pp0_iter2_reg;
        tmp_16_reg_2753_pp0_iter4_reg <= tmp_16_reg_2753_pp0_iter3_reg;
        tmp_17_reg_2765 <= {{src_buf_2_2_val_int_reg[23:16]}};
        tmp_17_reg_2765_pp0_iter1_reg <= tmp_17_reg_2765;
        tmp_17_reg_2765_pp0_iter2_reg <= tmp_17_reg_2765_pp0_iter1_reg;
        tmp_17_reg_2765_pp0_iter3_reg <= tmp_17_reg_2765_pp0_iter2_reg;
        tmp_17_reg_2765_pp0_iter4_reg <= tmp_17_reg_2765_pp0_iter3_reg;
        tmp_1_reg_2583 <= {{src_buf_0_1_val_int_reg[15:8]}};
        tmp_1_reg_2583_pp0_iter1_reg <= tmp_1_reg_2583;
        tmp_1_reg_2583_pp0_iter2_reg <= tmp_1_reg_2583_pp0_iter1_reg;
        tmp_1_reg_2583_pp0_iter3_reg <= tmp_1_reg_2583_pp0_iter2_reg;
        tmp_1_reg_2583_pp0_iter4_reg <= tmp_1_reg_2583_pp0_iter3_reg;
        tmp_2_reg_2591 <= {{src_buf_0_2_val_int_reg[15:8]}};
        tmp_2_reg_2591_pp0_iter1_reg <= tmp_2_reg_2591;
        tmp_2_reg_2591_pp0_iter2_reg <= tmp_2_reg_2591_pp0_iter1_reg;
        tmp_2_reg_2591_pp0_iter3_reg <= tmp_2_reg_2591_pp0_iter2_reg;
        tmp_2_reg_2591_pp0_iter4_reg <= tmp_2_reg_2591_pp0_iter3_reg;
        tmp_3_reg_2601 <= {{src_buf_1_0_val_int_reg[15:8]}};
        tmp_3_reg_2601_pp0_iter1_reg <= tmp_3_reg_2601;
        tmp_3_reg_2601_pp0_iter2_reg <= tmp_3_reg_2601_pp0_iter1_reg;
        tmp_3_reg_2601_pp0_iter3_reg <= tmp_3_reg_2601_pp0_iter2_reg;
        tmp_3_reg_2601_pp0_iter4_reg <= tmp_3_reg_2601_pp0_iter3_reg;
        tmp_4_reg_2611 <= {{src_buf_1_1_val_int_reg[15:8]}};
        tmp_4_reg_2611_pp0_iter1_reg <= tmp_4_reg_2611;
        tmp_4_reg_2611_pp0_iter2_reg <= tmp_4_reg_2611_pp0_iter1_reg;
        tmp_4_reg_2611_pp0_iter3_reg <= tmp_4_reg_2611_pp0_iter2_reg;
        tmp_4_reg_2611_pp0_iter4_reg <= tmp_4_reg_2611_pp0_iter3_reg;
        tmp_5_reg_2621 <= {{src_buf_1_2_val_int_reg[15:8]}};
        tmp_5_reg_2621_pp0_iter1_reg <= tmp_5_reg_2621;
        tmp_5_reg_2621_pp0_iter2_reg <= tmp_5_reg_2621_pp0_iter1_reg;
        tmp_5_reg_2621_pp0_iter3_reg <= tmp_5_reg_2621_pp0_iter2_reg;
        tmp_5_reg_2621_pp0_iter4_reg <= tmp_5_reg_2621_pp0_iter3_reg;
        tmp_6_reg_2633 <= {{src_buf_2_0_val_int_reg[15:8]}};
        tmp_6_reg_2633_pp0_iter1_reg <= tmp_6_reg_2633;
        tmp_6_reg_2633_pp0_iter2_reg <= tmp_6_reg_2633_pp0_iter1_reg;
        tmp_6_reg_2633_pp0_iter3_reg <= tmp_6_reg_2633_pp0_iter2_reg;
        tmp_6_reg_2633_pp0_iter4_reg <= tmp_6_reg_2633_pp0_iter3_reg;
        tmp_7_reg_2645 <= {{src_buf_2_1_val_int_reg[15:8]}};
        tmp_7_reg_2645_pp0_iter1_reg <= tmp_7_reg_2645;
        tmp_7_reg_2645_pp0_iter2_reg <= tmp_7_reg_2645_pp0_iter1_reg;
        tmp_7_reg_2645_pp0_iter3_reg <= tmp_7_reg_2645_pp0_iter2_reg;
        tmp_7_reg_2645_pp0_iter4_reg <= tmp_7_reg_2645_pp0_iter3_reg;
        tmp_8_reg_2657 <= {{src_buf_2_2_val_int_reg[15:8]}};
        tmp_8_reg_2657_pp0_iter1_reg <= tmp_8_reg_2657;
        tmp_8_reg_2657_pp0_iter2_reg <= tmp_8_reg_2657_pp0_iter1_reg;
        tmp_8_reg_2657_pp0_iter3_reg <= tmp_8_reg_2657_pp0_iter2_reg;
        tmp_8_reg_2657_pp0_iter4_reg <= tmp_8_reg_2657_pp0_iter3_reg;
        tmp_9_reg_2683 <= {{src_buf_0_0_val_int_reg[23:16]}};
        tmp_9_reg_2683_pp0_iter1_reg <= tmp_9_reg_2683;
        tmp_9_reg_2683_pp0_iter2_reg <= tmp_9_reg_2683_pp0_iter1_reg;
        tmp_9_reg_2683_pp0_iter3_reg <= tmp_9_reg_2683_pp0_iter2_reg;
        tmp_9_reg_2683_pp0_iter4_reg <= tmp_9_reg_2683_pp0_iter3_reg;
        tmp_s_reg_2575 <= {{src_buf_0_0_val_int_reg[15:8]}};
        tmp_s_reg_2575_pp0_iter1_reg <= tmp_s_reg_2575;
        tmp_s_reg_2575_pp0_iter2_reg <= tmp_s_reg_2575_pp0_iter1_reg;
        tmp_s_reg_2575_pp0_iter3_reg <= tmp_s_reg_2575_pp0_iter2_reg;
        tmp_s_reg_2575_pp0_iter4_reg <= tmp_s_reg_2575_pp0_iter3_reg;
        trunc_ln73_1_reg_2475 <= trunc_ln73_1_fu_112_p1;
        trunc_ln73_1_reg_2475_pp0_iter1_reg <= trunc_ln73_1_reg_2475;
        trunc_ln73_1_reg_2475_pp0_iter2_reg <= trunc_ln73_1_reg_2475_pp0_iter1_reg;
        trunc_ln73_1_reg_2475_pp0_iter3_reg <= trunc_ln73_1_reg_2475_pp0_iter2_reg;
        trunc_ln73_1_reg_2475_pp0_iter4_reg <= trunc_ln73_1_reg_2475_pp0_iter3_reg;
        trunc_ln73_2_reg_2483 <= trunc_ln73_2_fu_116_p1;
        trunc_ln73_2_reg_2483_pp0_iter1_reg <= trunc_ln73_2_reg_2483;
        trunc_ln73_2_reg_2483_pp0_iter2_reg <= trunc_ln73_2_reg_2483_pp0_iter1_reg;
        trunc_ln73_2_reg_2483_pp0_iter3_reg <= trunc_ln73_2_reg_2483_pp0_iter2_reg;
        trunc_ln73_2_reg_2483_pp0_iter4_reg <= trunc_ln73_2_reg_2483_pp0_iter3_reg;
        trunc_ln73_3_reg_2493 <= trunc_ln73_3_fu_120_p1;
        trunc_ln73_3_reg_2493_pp0_iter1_reg <= trunc_ln73_3_reg_2493;
        trunc_ln73_3_reg_2493_pp0_iter2_reg <= trunc_ln73_3_reg_2493_pp0_iter1_reg;
        trunc_ln73_3_reg_2493_pp0_iter3_reg <= trunc_ln73_3_reg_2493_pp0_iter2_reg;
        trunc_ln73_3_reg_2493_pp0_iter4_reg <= trunc_ln73_3_reg_2493_pp0_iter3_reg;
        trunc_ln73_4_reg_2503 <= trunc_ln73_4_fu_124_p1;
        trunc_ln73_4_reg_2503_pp0_iter1_reg <= trunc_ln73_4_reg_2503;
        trunc_ln73_4_reg_2503_pp0_iter2_reg <= trunc_ln73_4_reg_2503_pp0_iter1_reg;
        trunc_ln73_4_reg_2503_pp0_iter3_reg <= trunc_ln73_4_reg_2503_pp0_iter2_reg;
        trunc_ln73_4_reg_2503_pp0_iter4_reg <= trunc_ln73_4_reg_2503_pp0_iter3_reg;
        trunc_ln73_5_reg_2513 <= trunc_ln73_5_fu_128_p1;
        trunc_ln73_5_reg_2513_pp0_iter1_reg <= trunc_ln73_5_reg_2513;
        trunc_ln73_5_reg_2513_pp0_iter2_reg <= trunc_ln73_5_reg_2513_pp0_iter1_reg;
        trunc_ln73_5_reg_2513_pp0_iter3_reg <= trunc_ln73_5_reg_2513_pp0_iter2_reg;
        trunc_ln73_5_reg_2513_pp0_iter4_reg <= trunc_ln73_5_reg_2513_pp0_iter3_reg;
        trunc_ln73_6_reg_2525 <= trunc_ln73_6_fu_132_p1;
        trunc_ln73_6_reg_2525_pp0_iter1_reg <= trunc_ln73_6_reg_2525;
        trunc_ln73_6_reg_2525_pp0_iter2_reg <= trunc_ln73_6_reg_2525_pp0_iter1_reg;
        trunc_ln73_6_reg_2525_pp0_iter3_reg <= trunc_ln73_6_reg_2525_pp0_iter2_reg;
        trunc_ln73_6_reg_2525_pp0_iter4_reg <= trunc_ln73_6_reg_2525_pp0_iter3_reg;
        trunc_ln73_7_reg_2537 <= trunc_ln73_7_fu_136_p1;
        trunc_ln73_7_reg_2537_pp0_iter1_reg <= trunc_ln73_7_reg_2537;
        trunc_ln73_7_reg_2537_pp0_iter2_reg <= trunc_ln73_7_reg_2537_pp0_iter1_reg;
        trunc_ln73_7_reg_2537_pp0_iter3_reg <= trunc_ln73_7_reg_2537_pp0_iter2_reg;
        trunc_ln73_7_reg_2537_pp0_iter4_reg <= trunc_ln73_7_reg_2537_pp0_iter3_reg;
        trunc_ln73_8_reg_2549 <= trunc_ln73_8_fu_140_p1;
        trunc_ln73_8_reg_2549_pp0_iter1_reg <= trunc_ln73_8_reg_2549;
        trunc_ln73_8_reg_2549_pp0_iter2_reg <= trunc_ln73_8_reg_2549_pp0_iter1_reg;
        trunc_ln73_8_reg_2549_pp0_iter3_reg <= trunc_ln73_8_reg_2549_pp0_iter2_reg;
        trunc_ln73_8_reg_2549_pp0_iter4_reg <= trunc_ln73_8_reg_2549_pp0_iter3_reg;
        trunc_ln73_reg_2467 <= trunc_ln73_fu_108_p1;
        trunc_ln73_reg_2467_pp0_iter1_reg <= trunc_ln73_reg_2467;
        trunc_ln73_reg_2467_pp0_iter2_reg <= trunc_ln73_reg_2467_pp0_iter1_reg;
        trunc_ln73_reg_2467_pp0_iter3_reg <= trunc_ln73_reg_2467_pp0_iter2_reg;
        trunc_ln73_reg_2467_pp0_iter4_reg <= trunc_ln73_reg_2467_pp0_iter3_reg;
        zext_ln84_14_reg_2942[2 : 0] <= zext_ln84_14_fu_1340_p1[2 : 0];
        zext_ln84_14_reg_2942_pp0_iter3_reg[2 : 0] <= zext_ln84_14_reg_2942[2 : 0];
        zext_ln84_16_reg_2952[2 : 0] <= zext_ln84_16_fu_1392_p1[2 : 0];
        zext_ln84_16_reg_2952_pp0_iter3_reg[2 : 0] <= zext_ln84_16_reg_2952[2 : 0];
        zext_ln84_18_reg_3042[2 : 0] <= zext_ln84_18_fu_1753_p1[2 : 0];
        zext_ln84_20_reg_3047[2 : 0] <= zext_ln84_20_fu_1813_p1[2 : 0];
        zext_ln84_25_reg_2979[2 : 0] <= zext_ln84_25_fu_1498_p1[2 : 0];
        zext_ln84_25_reg_2979_pp0_iter3_reg[2 : 0] <= zext_ln84_25_reg_2979[2 : 0];
        zext_ln84_27_reg_2989[2 : 0] <= zext_ln84_27_fu_1550_p1[2 : 0];
        zext_ln84_27_reg_2989_pp0_iter3_reg[2 : 0] <= zext_ln84_27_reg_2989[2 : 0];
        zext_ln84_29_reg_3068[2 : 0] <= zext_ln84_29_fu_1872_p1[2 : 0];
        zext_ln84_31_reg_3073[2 : 0] <= zext_ln84_31_fu_1932_p1[2 : 0];
        zext_ln84_3_reg_2905[2 : 0] <= zext_ln84_3_fu_1182_p1[2 : 0];
        zext_ln84_3_reg_2905_pp0_iter3_reg[2 : 0] <= zext_ln84_3_reg_2905[2 : 0];
        zext_ln84_5_reg_2915[2 : 0] <= zext_ln84_5_fu_1234_p1[2 : 0];
        zext_ln84_5_reg_2915_pp0_iter3_reg[2 : 0] <= zext_ln84_5_reg_2915[2 : 0];
        zext_ln84_7_reg_3016[2 : 0] <= zext_ln84_7_fu_1634_p1[2 : 0];
        zext_ln84_9_reg_3021[2 : 0] <= zext_ln84_9_fu_1694_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= out_val_fu_2457_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        src_buf_0_0_val_int_reg <= src_buf_0_0_val;
        src_buf_0_1_val_int_reg <= src_buf_0_1_val;
        src_buf_0_2_val_int_reg <= src_buf_0_2_val;
        src_buf_1_0_val_int_reg <= src_buf_1_0_val;
        src_buf_1_1_val_int_reg <= src_buf_1_1_val;
        src_buf_1_2_val_int_reg <= src_buf_1_2_val;
        src_buf_2_0_val_int_reg <= src_buf_2_0_val;
        src_buf_2_1_val_int_reg <= src_buf_2_1_val;
        src_buf_2_2_val_int_reg <= src_buf_2_2_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = out_val_fu_2457_p4;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln90_12_fu_1291_p2 = (count_28_fu_1279_p3 + 3'd1);

assign add_ln90_15_fu_432_p2 = (count_39_fu_418_p3 + 3'd1);

assign add_ln90_17_fu_892_p2 = (count_42_fu_880_p3 + 3'd1);

assign add_ln90_20_fu_914_p2 = (count_49_reg_2677 + 3'd1);

assign add_ln90_22_fu_1329_p2 = (count_52_reg_2839 + 3'd1);

assign add_ln90_24_fu_1362_p2 = (count_57_reg_2850 + 3'd1);

assign add_ln90_27_fu_1449_p2 = (count_64_fu_1437_p3 + 3'd1);

assign add_ln90_2_fu_747_p2 = (count_6_fu_735_p3 + 3'd1);

assign add_ln90_30_fu_654_p2 = (count_75_fu_640_p3 + 3'd1);

assign add_ln90_32_fu_1037_p2 = (count_78_fu_1025_p3 + 3'd1);

assign add_ln90_35_fu_1059_p2 = (count_85_reg_2785 + 3'd1);

assign add_ln90_37_fu_1487_p2 = (count_88_reg_2877 + 3'd1);

assign add_ln90_39_fu_1520_p2 = (count_93_reg_2888 + 3'd1);

assign add_ln90_42_fu_1607_p2 = (count_100_fu_1595_p3 + 3'd1);

assign add_ln90_5_fu_769_p2 = (count_13_reg_2569 + 3'd1);

assign add_ln90_7_fu_1171_p2 = (count_16_reg_2801 + 3'd1);

assign add_ln90_9_fu_1204_p2 = (count_21_reg_2812 + 3'd1);

assign add_ln90_fu_210_p2 = (count_3_fu_196_p3 + 3'd1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign count_100_fu_1595_p3 = ((icmp_ln90_76_fu_1585_p2[0:0] == 1'b1) ? count_99_fu_1589_p2 : zext_ln84_28_fu_1581_p1);

assign count_101_fu_1613_p3 = ((icmp_ln90_77_fu_1603_p2[0:0] == 1'b1) ? add_ln90_42_fu_1607_p2 : count_100_fu_1595_p3);

assign count_102_fu_1889_p3 = ((icmp_ln90_78_reg_3005[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_103_fu_1903_p3 = ((icmp_ln90_79_reg_3011[0:0] == 1'b1) ? select_ln90_93_fu_1896_p3 : count_102_fu_1889_p3);

assign count_104_fu_1918_p2 = (zext_ln84_30_fu_1910_p1 + 3'd1);

assign count_105_fu_1924_p3 = ((icmp_ln90_80_fu_1914_p2[0:0] == 1'b1) ? count_104_fu_1918_p2 : zext_ln84_30_fu_1910_p1);

assign count_106_fu_1954_p3 = ((icmp_ln90_81_fu_1950_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_107_fu_1974_p3 = ((icmp_ln90_82_fu_1962_p2[0:0] == 1'b1) ? select_ln90_97_fu_1966_p3 : count_106_fu_1954_p3);

assign count_108_fu_1164_p3 = ((icmp_ln90_6_reg_2796[0:0] == 1'b1) ? count_8_fu_1158_p2 : zext_ln84_1_fu_1155_p1);

assign count_109_fu_1322_p3 = ((icmp_ln90_34_reg_2834[0:0] == 1'b1) ? count_44_fu_1316_p2 : zext_ln84_12_fu_1313_p1);

assign count_10_fu_222_p3 = ((icmp_ln90_7_fu_216_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_110_fu_1480_p3 = ((icmp_ln90_62_reg_2872[0:0] == 1'b1) ? count_80_fu_1474_p2 : zext_ln84_23_fu_1471_p1);

assign count_11_fu_244_p3 = ((icmp_ln90_8_fu_230_p2[0:0] == 1'b1) ? select_ln90_8_fu_236_p3 : count_10_fu_222_p3);

assign count_12_fu_262_p2 = (zext_ln84_2_fu_252_p1 + 3'd1);

assign count_13_fu_268_p3 = ((icmp_ln90_9_fu_256_p2[0:0] == 1'b1) ? count_12_fu_262_p2 : zext_ln84_2_fu_252_p1);

assign count_14_fu_774_p3 = ((icmp_ln90_10_fu_765_p2[0:0] == 1'b1) ? add_ln90_5_fu_769_p2 : count_13_reg_2569);

assign count_15_fu_785_p2 = (count_14_fu_774_p3 + 3'd1);

assign count_16_fu_791_p3 = ((icmp_ln90_11_fu_781_p2[0:0] == 1'b1) ? count_15_fu_785_p2 : count_14_fu_774_p3);

assign count_17_fu_1176_p3 = ((icmp_ln90_12_reg_2807[0:0] == 1'b1) ? add_ln90_7_fu_1171_p2 : count_16_reg_2801);

assign count_18_fu_807_p3 = ((icmp_ln90_13_fu_803_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_19_fu_827_p3 = ((icmp_ln90_14_fu_815_p2[0:0] == 1'b1) ? select_ln90_15_fu_819_p3 : count_18_fu_807_p3);

assign count_1_fu_172_p3 = ((icmp_ln90_1_fu_158_p2[0:0] == 1'b1) ? select_ln90_fu_164_p3 : count_fu_150_p3);

assign count_20_fu_843_p2 = (zext_ln84_4_fu_835_p1 + 3'd1);

assign count_21_fu_849_p3 = ((icmp_ln90_15_fu_839_p2[0:0] == 1'b1) ? count_20_fu_843_p2 : zext_ln84_4_fu_835_p1);

assign count_22_fu_1209_p3 = ((icmp_ln90_16_fu_1200_p2[0:0] == 1'b1) ? add_ln90_9_fu_1204_p2 : count_21_reg_2812);

assign count_23_fu_1220_p2 = (count_22_fu_1209_p3 + 3'd1);

assign count_24_fu_1226_p3 = ((icmp_ln90_17_fu_1216_p2[0:0] == 1'b1) ? count_23_fu_1220_p2 : count_22_fu_1209_p3);

assign count_25_fu_1244_p3 = ((icmp_ln90_18_reg_2818[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_26_fu_1258_p3 = ((icmp_ln90_19_reg_2824[0:0] == 1'b1) ? select_ln90_21_fu_1251_p3 : count_25_fu_1244_p3);

assign count_27_fu_1273_p2 = (zext_ln84_6_fu_1265_p1 + 3'd1);

assign count_28_fu_1279_p3 = ((icmp_ln90_20_fu_1269_p2[0:0] == 1'b1) ? count_27_fu_1273_p2 : zext_ln84_6_fu_1265_p1);

assign count_29_fu_1297_p3 = ((icmp_ln90_21_fu_1287_p2[0:0] == 1'b1) ? add_ln90_12_fu_1291_p2 : count_28_fu_1279_p3);

assign count_2_fu_190_p2 = (zext_ln84_fu_180_p1 + 3'd1);

assign count_30_fu_1651_p3 = ((icmp_ln90_22_reg_2931[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_31_fu_1665_p3 = ((icmp_ln90_23_reg_2937[0:0] == 1'b1) ? select_ln90_26_fu_1658_p3 : count_30_fu_1651_p3);

assign count_32_fu_1680_p2 = (zext_ln84_8_fu_1672_p1 + 3'd1);

assign count_33_fu_1686_p3 = ((icmp_ln90_24_fu_1676_p2[0:0] == 1'b1) ? count_32_fu_1680_p2 : zext_ln84_8_fu_1672_p1);

assign count_34_fu_1716_p3 = ((icmp_ln90_25_fu_1712_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_35_fu_1736_p3 = ((icmp_ln90_26_fu_1724_p2[0:0] == 1'b1) ? select_ln90_30_fu_1728_p3 : count_34_fu_1716_p3);

assign count_36_fu_372_p3 = ((icmp_ln90_28_fu_366_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_37_fu_394_p3 = ((icmp_ln90_29_fu_380_p2[0:0] == 1'b1) ? select_ln90_34_fu_386_p3 : count_36_fu_372_p3);

assign count_38_fu_412_p2 = (zext_ln84_11_fu_402_p1 + 3'd1);

assign count_39_fu_418_p3 = ((icmp_ln90_30_fu_406_p2[0:0] == 1'b1) ? count_38_fu_412_p2 : zext_ln84_11_fu_402_p1);

assign count_3_fu_196_p3 = ((icmp_ln90_2_fu_184_p2[0:0] == 1'b1) ? count_2_fu_190_p2 : zext_ln84_fu_180_p1);

assign count_40_fu_865_p3 = ((icmp_ln90_31_reg_2667[0:0] == 1'b1) ? add_ln90_15_reg_2672 : count_39_reg_2662);

assign count_41_fu_874_p2 = (count_40_fu_865_p3 + 3'd1);

assign count_42_fu_880_p3 = ((icmp_ln90_32_fu_870_p2[0:0] == 1'b1) ? count_41_fu_874_p2 : count_40_fu_865_p3);

assign count_43_fu_898_p3 = ((icmp_ln90_33_fu_888_p2[0:0] == 1'b1) ? add_ln90_17_fu_892_p2 : count_42_fu_880_p3);

assign count_44_fu_1316_p2 = (zext_ln84_12_fu_1313_p1 + 4'd1);

assign count_46_fu_444_p3 = ((icmp_ln90_35_fu_438_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_47_fu_466_p3 = ((icmp_ln90_36_fu_452_p2[0:0] == 1'b1) ? select_ln90_42_fu_458_p3 : count_46_fu_444_p3);

assign count_48_fu_484_p2 = (zext_ln84_13_fu_474_p1 + 3'd1);

assign count_49_fu_490_p3 = ((icmp_ln90_37_fu_478_p2[0:0] == 1'b1) ? count_48_fu_484_p2 : zext_ln84_13_fu_474_p1);

assign count_4_fu_720_p3 = ((icmp_ln90_3_reg_2559[0:0] == 1'b1) ? add_ln90_reg_2564 : count_3_reg_2554);

assign count_50_fu_919_p3 = ((icmp_ln90_38_fu_910_p2[0:0] == 1'b1) ? add_ln90_20_fu_914_p2 : count_49_reg_2677);

assign count_51_fu_930_p2 = (count_50_fu_919_p3 + 3'd1);

assign count_52_fu_936_p3 = ((icmp_ln90_39_fu_926_p2[0:0] == 1'b1) ? count_51_fu_930_p2 : count_50_fu_919_p3);

assign count_53_fu_1334_p3 = ((icmp_ln90_40_reg_2845[0:0] == 1'b1) ? add_ln90_22_fu_1329_p2 : count_52_reg_2839);

assign count_54_fu_952_p3 = ((icmp_ln90_41_fu_948_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_55_fu_972_p3 = ((icmp_ln90_42_fu_960_p2[0:0] == 1'b1) ? select_ln90_49_fu_964_p3 : count_54_fu_952_p3);

assign count_56_fu_988_p2 = (zext_ln84_15_fu_980_p1 + 3'd1);

assign count_57_fu_994_p3 = ((icmp_ln90_43_fu_984_p2[0:0] == 1'b1) ? count_56_fu_988_p2 : zext_ln84_15_fu_980_p1);

assign count_58_fu_1367_p3 = ((icmp_ln90_44_fu_1358_p2[0:0] == 1'b1) ? add_ln90_24_fu_1362_p2 : count_57_reg_2850);

assign count_59_fu_1378_p2 = (count_58_fu_1367_p3 + 3'd1);

assign count_5_fu_729_p2 = (count_4_fu_720_p3 + 3'd1);

assign count_60_fu_1384_p3 = ((icmp_ln90_45_fu_1374_p2[0:0] == 1'b1) ? count_59_fu_1378_p2 : count_58_fu_1367_p3);

assign count_61_fu_1402_p3 = ((icmp_ln90_46_reg_2856[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_62_fu_1416_p3 = ((icmp_ln90_47_reg_2862[0:0] == 1'b1) ? select_ln90_55_fu_1409_p3 : count_61_fu_1402_p3);

assign count_63_fu_1431_p2 = (zext_ln84_17_fu_1423_p1 + 3'd1);

assign count_64_fu_1437_p3 = ((icmp_ln90_48_fu_1427_p2[0:0] == 1'b1) ? count_63_fu_1431_p2 : zext_ln84_17_fu_1423_p1);

assign count_65_fu_1455_p3 = ((icmp_ln90_49_fu_1445_p2[0:0] == 1'b1) ? add_ln90_27_fu_1449_p2 : count_64_fu_1437_p3);

assign count_66_fu_1770_p3 = ((icmp_ln90_50_reg_2968[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_67_fu_1784_p3 = ((icmp_ln90_51_reg_2974[0:0] == 1'b1) ? select_ln90_60_fu_1777_p3 : count_66_fu_1770_p3);

assign count_68_fu_1799_p2 = (zext_ln84_19_fu_1791_p1 + 3'd1);

assign count_69_fu_1805_p3 = ((icmp_ln90_52_fu_1795_p2[0:0] == 1'b1) ? count_68_fu_1799_p2 : zext_ln84_19_fu_1791_p1);

assign count_6_fu_735_p3 = ((icmp_ln90_4_fu_725_p2[0:0] == 1'b1) ? count_5_fu_729_p2 : count_4_fu_720_p3);

assign count_70_fu_1835_p3 = ((icmp_ln90_53_fu_1831_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_71_fu_1855_p3 = ((icmp_ln90_54_fu_1843_p2[0:0] == 1'b1) ? select_ln90_64_fu_1847_p3 : count_70_fu_1835_p3);

assign count_72_fu_594_p3 = ((icmp_ln90_56_fu_588_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_73_fu_616_p3 = ((icmp_ln90_57_fu_602_p2[0:0] == 1'b1) ? select_ln90_67_fu_608_p3 : count_72_fu_594_p3);

assign count_74_fu_634_p2 = (zext_ln84_22_fu_624_p1 + 3'd1);

assign count_75_fu_640_p3 = ((icmp_ln90_58_fu_628_p2[0:0] == 1'b1) ? count_74_fu_634_p2 : zext_ln84_22_fu_624_p1);

assign count_76_fu_1010_p3 = ((icmp_ln90_59_reg_2775[0:0] == 1'b1) ? add_ln90_30_reg_2780 : count_75_reg_2770);

assign count_77_fu_1019_p2 = (count_76_fu_1010_p3 + 3'd1);

assign count_78_fu_1025_p3 = ((icmp_ln90_60_fu_1015_p2[0:0] == 1'b1) ? count_77_fu_1019_p2 : count_76_fu_1010_p3);

assign count_79_fu_1043_p3 = ((icmp_ln90_61_fu_1033_p2[0:0] == 1'b1) ? add_ln90_32_fu_1037_p2 : count_78_fu_1025_p3);

assign count_7_fu_753_p3 = ((icmp_ln90_5_fu_743_p2[0:0] == 1'b1) ? add_ln90_2_fu_747_p2 : count_6_fu_735_p3);

assign count_80_fu_1474_p2 = (zext_ln84_23_fu_1471_p1 + 4'd1);

assign count_82_fu_666_p3 = ((icmp_ln90_63_fu_660_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_83_fu_688_p3 = ((icmp_ln90_64_fu_674_p2[0:0] == 1'b1) ? select_ln90_75_fu_680_p3 : count_82_fu_666_p3);

assign count_84_fu_706_p2 = (zext_ln84_24_fu_696_p1 + 3'd1);

assign count_85_fu_712_p3 = ((icmp_ln90_65_fu_700_p2[0:0] == 1'b1) ? count_84_fu_706_p2 : zext_ln84_24_fu_696_p1);

assign count_86_fu_1064_p3 = ((icmp_ln90_66_fu_1055_p2[0:0] == 1'b1) ? add_ln90_35_fu_1059_p2 : count_85_reg_2785);

assign count_87_fu_1075_p2 = (count_86_fu_1064_p3 + 3'd1);

assign count_88_fu_1081_p3 = ((icmp_ln90_67_fu_1071_p2[0:0] == 1'b1) ? count_87_fu_1075_p2 : count_86_fu_1064_p3);

assign count_89_fu_1492_p3 = ((icmp_ln90_68_reg_2883[0:0] == 1'b1) ? add_ln90_37_fu_1487_p2 : count_88_reg_2877);

assign count_8_fu_1158_p2 = (zext_ln84_1_fu_1155_p1 + 4'd1);

assign count_90_fu_1097_p3 = ((icmp_ln90_69_fu_1093_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_91_fu_1117_p3 = ((icmp_ln90_70_fu_1105_p2[0:0] == 1'b1) ? select_ln90_82_fu_1109_p3 : count_90_fu_1097_p3);

assign count_92_fu_1133_p2 = (zext_ln84_26_fu_1125_p1 + 3'd1);

assign count_93_fu_1139_p3 = ((icmp_ln90_71_fu_1129_p2[0:0] == 1'b1) ? count_92_fu_1133_p2 : zext_ln84_26_fu_1125_p1);

assign count_94_fu_1525_p3 = ((icmp_ln90_72_fu_1516_p2[0:0] == 1'b1) ? add_ln90_39_fu_1520_p2 : count_93_reg_2888);

assign count_95_fu_1536_p2 = (count_94_fu_1525_p3 + 3'd1);

assign count_96_fu_1542_p3 = ((icmp_ln90_73_fu_1532_p2[0:0] == 1'b1) ? count_95_fu_1536_p2 : count_94_fu_1525_p3);

assign count_97_fu_1560_p3 = ((icmp_ln90_74_reg_2894[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_98_fu_1574_p3 = ((icmp_ln90_75_reg_2900[0:0] == 1'b1) ? select_ln90_88_fu_1567_p3 : count_97_fu_1560_p3);

assign count_99_fu_1589_p2 = (zext_ln84_28_fu_1581_p1 + 3'd1);

assign count_fu_150_p3 = ((icmp_ln90_fu_144_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign icmp_ln111_10_fu_2111_p2 = ((zext_ln84_20_reg_3047 == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_11_fu_2116_p2 = ((zext_ln84_21_fu_2060_p1 == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_12_fu_2122_p2 = ((select_ln92_7_fu_2075_p3 == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_13_fu_2128_p2 = ((max_count_13_fu_2088_p3 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln111_14_fu_2170_p2 = ((zext_ln84_25_reg_2979_pp0_iter3_reg == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_15_fu_2175_p2 = ((zext_ln84_27_reg_2989_pp0_iter3_reg == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_16_fu_2180_p2 = ((zext_ln84_29_reg_3068 == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_17_fu_2185_p2 = ((zext_ln84_31_reg_3073 == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_18_fu_2190_p2 = ((zext_ln84_32_fu_2134_p1 == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_19_fu_2196_p2 = ((select_ln92_14_fu_2149_p3 == max_count_20_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_1_fu_2027_p2 = ((zext_ln84_5_reg_2915_pp0_iter3_reg == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_20_fu_2202_p2 = ((max_count_20_fu_2162_p3 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln111_2_fu_2032_p2 = ((zext_ln84_7_reg_3016 == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_3_fu_2037_p2 = ((zext_ln84_9_reg_3021 == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_4_fu_2042_p2 = ((zext_ln84_10_fu_1986_p1 == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_5_fu_2048_p2 = ((select_ln92_fu_2001_p3 == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_6_fu_2054_p2 = ((max_count_6_fu_2014_p3 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln111_7_fu_2096_p2 = ((zext_ln84_14_reg_2942_pp0_iter3_reg == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_8_fu_2101_p2 = ((zext_ln84_16_reg_2952_pp0_iter3_reg == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_9_fu_2106_p2 = ((zext_ln84_18_reg_3042 == max_count_13_fu_2088_p3) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_2022_p2 = ((zext_ln84_3_reg_2905_pp0_iter3_reg == max_count_6_fu_2014_p3) ? 1'b1 : 1'b0);

assign icmp_ln90_10_fu_765_p2 = ((trunc_ln73_1_reg_2475 == trunc_ln73_5_reg_2513) ? 1'b1 : 1'b0);

assign icmp_ln90_11_fu_781_p2 = ((trunc_ln73_1_reg_2475 == trunc_ln73_6_reg_2525) ? 1'b1 : 1'b0);

assign icmp_ln90_12_fu_799_p2 = ((trunc_ln73_1_reg_2475 == trunc_ln73_7_reg_2537) ? 1'b1 : 1'b0);

assign icmp_ln90_13_fu_803_p2 = ((trunc_ln73_2_reg_2483 == trunc_ln73_3_reg_2493) ? 1'b1 : 1'b0);

assign icmp_ln90_14_fu_815_p2 = ((trunc_ln73_2_reg_2483 == trunc_ln73_4_reg_2503) ? 1'b1 : 1'b0);

assign icmp_ln90_15_fu_839_p2 = ((trunc_ln73_2_reg_2483 == trunc_ln73_5_reg_2513) ? 1'b1 : 1'b0);

assign icmp_ln90_16_fu_1200_p2 = ((trunc_ln73_2_reg_2483_pp0_iter1_reg == trunc_ln73_6_reg_2525_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_17_fu_1216_p2 = ((trunc_ln73_2_reg_2483_pp0_iter1_reg == trunc_ln73_7_reg_2537_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_18_fu_857_p2 = ((trunc_ln73_3_reg_2493 == trunc_ln73_4_reg_2503) ? 1'b1 : 1'b0);

assign icmp_ln90_19_fu_861_p2 = ((trunc_ln73_3_reg_2493 == trunc_ln73_5_reg_2513) ? 1'b1 : 1'b0);

assign icmp_ln90_1_fu_158_p2 = ((trunc_ln73_fu_108_p1 == trunc_ln73_2_fu_116_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_20_fu_1269_p2 = ((trunc_ln73_3_reg_2493_pp0_iter1_reg == trunc_ln73_6_reg_2525_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_21_fu_1287_p2 = ((trunc_ln73_3_reg_2493_pp0_iter1_reg == trunc_ln73_7_reg_2537_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_22_fu_1305_p2 = ((trunc_ln73_4_reg_2503_pp0_iter1_reg == trunc_ln73_5_reg_2513_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_23_fu_1309_p2 = ((trunc_ln73_4_reg_2503_pp0_iter1_reg == trunc_ln73_6_reg_2525_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_24_fu_1676_p2 = ((trunc_ln73_4_reg_2503_pp0_iter2_reg == trunc_ln73_7_reg_2537_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_25_fu_1712_p2 = ((trunc_ln73_5_reg_2513_pp0_iter2_reg == trunc_ln73_6_reg_2525_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_26_fu_1724_p2 = ((trunc_ln73_5_reg_2513_pp0_iter2_reg == trunc_ln73_7_reg_2537_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_27_fu_1744_p2 = ((trunc_ln73_6_reg_2525_pp0_iter2_reg == trunc_ln73_7_reg_2537_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_28_fu_366_p2 = ((tmp_s_fu_276_p4 == tmp_1_fu_286_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_29_fu_380_p2 = ((tmp_s_fu_276_p4 == tmp_2_fu_296_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_2_fu_184_p2 = ((trunc_ln73_fu_108_p1 == trunc_ln73_3_fu_120_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_30_fu_406_p2 = ((tmp_s_fu_276_p4 == tmp_3_fu_306_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_31_fu_426_p2 = ((tmp_s_fu_276_p4 == tmp_4_fu_316_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_32_fu_870_p2 = ((tmp_s_reg_2575 == tmp_5_reg_2621) ? 1'b1 : 1'b0);

assign icmp_ln90_33_fu_888_p2 = ((tmp_s_reg_2575 == tmp_6_reg_2633) ? 1'b1 : 1'b0);

assign icmp_ln90_34_fu_906_p2 = ((tmp_s_reg_2575 == tmp_7_reg_2645) ? 1'b1 : 1'b0);

assign icmp_ln90_35_fu_438_p2 = ((tmp_1_fu_286_p4 == tmp_2_fu_296_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_36_fu_452_p2 = ((tmp_1_fu_286_p4 == tmp_3_fu_306_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_37_fu_478_p2 = ((tmp_1_fu_286_p4 == tmp_4_fu_316_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_38_fu_910_p2 = ((tmp_1_reg_2583 == tmp_5_reg_2621) ? 1'b1 : 1'b0);

assign icmp_ln90_39_fu_926_p2 = ((tmp_1_reg_2583 == tmp_6_reg_2633) ? 1'b1 : 1'b0);

assign icmp_ln90_3_fu_204_p2 = ((trunc_ln73_fu_108_p1 == trunc_ln73_4_fu_124_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_40_fu_944_p2 = ((tmp_1_reg_2583 == tmp_7_reg_2645) ? 1'b1 : 1'b0);

assign icmp_ln90_41_fu_948_p2 = ((tmp_2_reg_2591 == tmp_3_reg_2601) ? 1'b1 : 1'b0);

assign icmp_ln90_42_fu_960_p2 = ((tmp_2_reg_2591 == tmp_4_reg_2611) ? 1'b1 : 1'b0);

assign icmp_ln90_43_fu_984_p2 = ((tmp_2_reg_2591 == tmp_5_reg_2621) ? 1'b1 : 1'b0);

assign icmp_ln90_44_fu_1358_p2 = ((tmp_2_reg_2591_pp0_iter1_reg == tmp_6_reg_2633_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_45_fu_1374_p2 = ((tmp_2_reg_2591_pp0_iter1_reg == tmp_7_reg_2645_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_46_fu_1002_p2 = ((tmp_3_reg_2601 == tmp_4_reg_2611) ? 1'b1 : 1'b0);

assign icmp_ln90_47_fu_1006_p2 = ((tmp_3_reg_2601 == tmp_5_reg_2621) ? 1'b1 : 1'b0);

assign icmp_ln90_48_fu_1427_p2 = ((tmp_3_reg_2601_pp0_iter1_reg == tmp_6_reg_2633_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_49_fu_1445_p2 = ((tmp_3_reg_2601_pp0_iter1_reg == tmp_7_reg_2645_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_4_fu_725_p2 = ((trunc_ln73_reg_2467 == trunc_ln73_5_reg_2513) ? 1'b1 : 1'b0);

assign icmp_ln90_50_fu_1463_p2 = ((tmp_4_reg_2611_pp0_iter1_reg == tmp_5_reg_2621_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_51_fu_1467_p2 = ((tmp_4_reg_2611_pp0_iter1_reg == tmp_6_reg_2633_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_52_fu_1795_p2 = ((tmp_4_reg_2611_pp0_iter2_reg == tmp_7_reg_2645_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_53_fu_1831_p2 = ((tmp_5_reg_2621_pp0_iter2_reg == tmp_6_reg_2633_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_54_fu_1843_p2 = ((tmp_5_reg_2621_pp0_iter2_reg == tmp_7_reg_2645_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_55_fu_1863_p2 = ((tmp_6_reg_2633_pp0_iter2_reg == tmp_7_reg_2645_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_56_fu_588_p2 = ((tmp_9_fu_498_p4 == tmp_10_fu_508_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_57_fu_602_p2 = ((tmp_9_fu_498_p4 == tmp_11_fu_518_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_58_fu_628_p2 = ((tmp_9_fu_498_p4 == tmp_12_fu_528_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_59_fu_648_p2 = ((tmp_9_fu_498_p4 == tmp_13_fu_538_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_5_fu_743_p2 = ((trunc_ln73_reg_2467 == trunc_ln73_6_reg_2525) ? 1'b1 : 1'b0);

assign icmp_ln90_60_fu_1015_p2 = ((tmp_9_reg_2683 == tmp_14_reg_2729) ? 1'b1 : 1'b0);

assign icmp_ln90_61_fu_1033_p2 = ((tmp_9_reg_2683 == tmp_15_reg_2741) ? 1'b1 : 1'b0);

assign icmp_ln90_62_fu_1051_p2 = ((tmp_9_reg_2683 == tmp_16_reg_2753) ? 1'b1 : 1'b0);

assign icmp_ln90_63_fu_660_p2 = ((tmp_10_fu_508_p4 == tmp_11_fu_518_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_64_fu_674_p2 = ((tmp_10_fu_508_p4 == tmp_12_fu_528_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_65_fu_700_p2 = ((tmp_10_fu_508_p4 == tmp_13_fu_538_p4) ? 1'b1 : 1'b0);

assign icmp_ln90_66_fu_1055_p2 = ((tmp_10_reg_2691 == tmp_14_reg_2729) ? 1'b1 : 1'b0);

assign icmp_ln90_67_fu_1071_p2 = ((tmp_10_reg_2691 == tmp_15_reg_2741) ? 1'b1 : 1'b0);

assign icmp_ln90_68_fu_1089_p2 = ((tmp_10_reg_2691 == tmp_16_reg_2753) ? 1'b1 : 1'b0);

assign icmp_ln90_69_fu_1093_p2 = ((tmp_11_reg_2699 == tmp_12_reg_2709) ? 1'b1 : 1'b0);

assign icmp_ln90_6_fu_761_p2 = ((trunc_ln73_reg_2467 == trunc_ln73_7_reg_2537) ? 1'b1 : 1'b0);

assign icmp_ln90_70_fu_1105_p2 = ((tmp_11_reg_2699 == tmp_13_reg_2719) ? 1'b1 : 1'b0);

assign icmp_ln90_71_fu_1129_p2 = ((tmp_11_reg_2699 == tmp_14_reg_2729) ? 1'b1 : 1'b0);

assign icmp_ln90_72_fu_1516_p2 = ((tmp_11_reg_2699_pp0_iter1_reg == tmp_15_reg_2741_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_73_fu_1532_p2 = ((tmp_11_reg_2699_pp0_iter1_reg == tmp_16_reg_2753_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_74_fu_1147_p2 = ((tmp_12_reg_2709 == tmp_13_reg_2719) ? 1'b1 : 1'b0);

assign icmp_ln90_75_fu_1151_p2 = ((tmp_12_reg_2709 == tmp_14_reg_2729) ? 1'b1 : 1'b0);

assign icmp_ln90_76_fu_1585_p2 = ((tmp_12_reg_2709_pp0_iter1_reg == tmp_15_reg_2741_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_77_fu_1603_p2 = ((tmp_12_reg_2709_pp0_iter1_reg == tmp_16_reg_2753_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_78_fu_1621_p2 = ((tmp_13_reg_2719_pp0_iter1_reg == tmp_14_reg_2729_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_79_fu_1625_p2 = ((tmp_13_reg_2719_pp0_iter1_reg == tmp_15_reg_2741_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_7_fu_216_p2 = ((trunc_ln73_1_fu_112_p1 == trunc_ln73_2_fu_116_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_80_fu_1914_p2 = ((tmp_13_reg_2719_pp0_iter2_reg == tmp_16_reg_2753_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_81_fu_1950_p2 = ((tmp_14_reg_2729_pp0_iter2_reg == tmp_15_reg_2741_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_82_fu_1962_p2 = ((tmp_14_reg_2729_pp0_iter2_reg == tmp_16_reg_2753_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_83_fu_1982_p2 = ((tmp_15_reg_2741_pp0_iter2_reg == tmp_16_reg_2753_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln90_8_fu_230_p2 = ((trunc_ln73_1_fu_112_p1 == trunc_ln73_3_fu_120_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_9_fu_256_p2 = ((trunc_ln73_1_fu_112_p1 == trunc_ln73_4_fu_124_p1) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_144_p2 = ((trunc_ln73_fu_108_p1 == trunc_ln73_1_fu_112_p1) ? 1'b1 : 1'b0);

assign icmp_ln92_10_fu_2063_p2 = ((zext_ln84_21_fu_2060_p1 > max_count_11_reg_3052) ? 1'b1 : 1'b0);

assign icmp_ln92_11_fu_2082_p2 = ((select_ln92_7_fu_2075_p3 > max_count_12_fu_2068_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_12_fu_1502_p2 = ((zext_ln84_25_fu_1498_p1 > count_110_fu_1480_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_13_fu_1554_p2 = ((zext_ln84_27_fu_1550_p1 > max_count_15_fu_1508_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_14_fu_1875_p2 = ((zext_ln84_29_fu_1872_p1 > max_count_16_fu_1867_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_15_fu_1936_p2 = ((zext_ln84_31_fu_1932_p1 > max_count_17_fu_1881_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_16_fu_2137_p2 = ((zext_ln84_32_fu_2134_p1 > max_count_18_reg_3078) ? 1'b1 : 1'b0);

assign icmp_ln92_17_fu_2156_p2 = ((select_ln92_14_fu_2149_p3 > max_count_19_fu_2142_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_1238_p2 = ((zext_ln84_5_fu_1234_p1 > max_count_1_fu_1192_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_1637_p2 = ((zext_ln84_7_fu_1634_p1 > max_count_2_fu_1629_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_1698_p2 = ((zext_ln84_9_fu_1694_p1 > max_count_3_fu_1643_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_1989_p2 = ((zext_ln84_10_fu_1986_p1 > max_count_4_reg_3026) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_2008_p2 = ((select_ln92_fu_2001_p3 > max_count_5_fu_1994_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_6_fu_1344_p2 = ((zext_ln84_14_fu_1340_p1 > count_109_fu_1322_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_7_fu_1396_p2 = ((zext_ln84_16_fu_1392_p1 > max_count_8_fu_1350_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_8_fu_1756_p2 = ((zext_ln84_18_fu_1753_p1 > max_count_9_fu_1748_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_9_fu_1817_p2 = ((zext_ln84_20_fu_1813_p1 > max_count_10_fu_1762_p3) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1186_p2 = ((zext_ln84_3_fu_1182_p1 > count_108_fu_1164_p3) ? 1'b1 : 1'b0);

assign max_count_10_fu_1762_p3 = ((icmp_ln92_8_fu_1756_p2[0:0] == 1'b1) ? zext_ln84_18_fu_1753_p1 : max_count_9_fu_1748_p3);

assign max_count_11_fu_1823_p3 = ((icmp_ln92_9_fu_1817_p2[0:0] == 1'b1) ? zext_ln84_20_fu_1813_p1 : max_count_10_fu_1762_p3);

assign max_count_12_fu_2068_p3 = ((icmp_ln92_10_fu_2063_p2[0:0] == 1'b1) ? zext_ln84_21_fu_2060_p1 : max_count_11_reg_3052);

assign max_count_13_fu_2088_p3 = ((icmp_ln92_11_fu_2082_p2[0:0] == 1'b1) ? select_ln92_7_fu_2075_p3 : max_count_12_fu_2068_p3);

assign max_count_15_fu_1508_p3 = ((icmp_ln92_12_fu_1502_p2[0:0] == 1'b1) ? zext_ln84_25_fu_1498_p1 : count_110_fu_1480_p3);

assign max_count_16_fu_1867_p3 = ((icmp_ln92_13_reg_2995[0:0] == 1'b1) ? zext_ln84_27_reg_2989 : max_count_15_reg_2984);

assign max_count_17_fu_1881_p3 = ((icmp_ln92_14_fu_1875_p2[0:0] == 1'b1) ? zext_ln84_29_fu_1872_p1 : max_count_16_fu_1867_p3);

assign max_count_18_fu_1942_p3 = ((icmp_ln92_15_fu_1936_p2[0:0] == 1'b1) ? zext_ln84_31_fu_1932_p1 : max_count_17_fu_1881_p3);

assign max_count_19_fu_2142_p3 = ((icmp_ln92_16_fu_2137_p2[0:0] == 1'b1) ? zext_ln84_32_fu_2134_p1 : max_count_18_reg_3078);

assign max_count_1_fu_1192_p3 = ((icmp_ln92_fu_1186_p2[0:0] == 1'b1) ? zext_ln84_3_fu_1182_p1 : count_108_fu_1164_p3);

assign max_count_20_fu_2162_p3 = ((icmp_ln92_17_fu_2156_p2[0:0] == 1'b1) ? select_ln92_14_fu_2149_p3 : max_count_19_fu_2142_p3);

assign max_count_2_fu_1629_p3 = ((icmp_ln92_1_reg_2921[0:0] == 1'b1) ? zext_ln84_5_reg_2915 : max_count_1_reg_2910);

assign max_count_3_fu_1643_p3 = ((icmp_ln92_2_fu_1637_p2[0:0] == 1'b1) ? zext_ln84_7_fu_1634_p1 : max_count_2_fu_1629_p3);

assign max_count_4_fu_1704_p3 = ((icmp_ln92_3_fu_1698_p2[0:0] == 1'b1) ? zext_ln84_9_fu_1694_p1 : max_count_3_fu_1643_p3);

assign max_count_5_fu_1994_p3 = ((icmp_ln92_4_fu_1989_p2[0:0] == 1'b1) ? zext_ln84_10_fu_1986_p1 : max_count_4_reg_3026);

assign max_count_6_fu_2014_p3 = ((icmp_ln92_5_fu_2008_p2[0:0] == 1'b1) ? select_ln92_fu_2001_p3 : max_count_5_fu_1994_p3);

assign max_count_8_fu_1350_p3 = ((icmp_ln92_6_fu_1344_p2[0:0] == 1'b1) ? zext_ln84_14_fu_1340_p1 : count_109_fu_1322_p3);

assign max_count_9_fu_1748_p3 = ((icmp_ln92_7_reg_2958[0:0] == 1'b1) ? zext_ln84_16_reg_2952 : max_count_8_reg_2947);

assign or_ln77_1_fu_2241_p2 = (icmp_ln111_4_reg_3115 | icmp_ln111_3_reg_3110);

assign or_ln77_2_fu_2264_p2 = (icmp_ln111_6_reg_3126 | icmp_ln111_5_reg_3121);

assign or_ln77_3_fu_2286_p2 = (icmp_ln111_9_reg_3142 | icmp_ln111_8_reg_3137);

assign or_ln77_4_fu_2309_p2 = (icmp_ln111_11_reg_3153 | icmp_ln111_10_reg_3148);

assign or_ln77_5_fu_2332_p2 = (icmp_ln111_13_reg_3164 | icmp_ln111_12_reg_3159);

assign or_ln77_6_fu_2354_p2 = (icmp_ln111_16_reg_3180 | icmp_ln111_15_reg_3175);

assign or_ln77_7_fu_2377_p2 = (icmp_ln111_18_reg_3191 | icmp_ln111_17_reg_3186);

assign or_ln77_8_fu_2400_p2 = (icmp_ln111_20_reg_3202 | icmp_ln111_19_reg_3197);

assign or_ln77_fu_2218_p2 = (icmp_ln111_2_reg_3104 | icmp_ln111_1_reg_3099);

assign out_val_fu_2457_p4 = {{{tmp_20_fu_2442_p11}, {tmp_19_fu_2427_p11}}, {tmp_18_fu_2412_p11}};

assign select_ln77_10_fu_2325_p3 = ((icmp_ln111_13_reg_3164[0:0] == 1'b1) ? 4'd8 : 4'd6);

assign select_ln77_12_fu_2347_p3 = ((icmp_ln111_16_reg_3180[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln77_13_fu_2358_p3 = ((or_ln77_6_fu_2354_p2[0:0] == 1'b1) ? select_ln77_12_fu_2347_p3 : zext_ln77_6_fu_2344_p1);

assign select_ln77_14_fu_2370_p3 = ((icmp_ln111_18_reg_3191[0:0] == 1'b1) ? 3'd5 : 3'd4);

assign select_ln77_15_fu_2381_p3 = ((or_ln77_7_fu_2377_p2[0:0] == 1'b1) ? select_ln77_14_fu_2370_p3 : zext_ln77_7_fu_2366_p1);

assign select_ln77_16_fu_2393_p3 = ((icmp_ln111_20_reg_3202[0:0] == 1'b1) ? 4'd8 : 4'd6);

assign select_ln77_1_fu_2222_p3 = ((or_ln77_fu_2218_p2[0:0] == 1'b1) ? select_ln77_fu_2211_p3 : zext_ln77_fu_2208_p1);

assign select_ln77_2_fu_2234_p3 = ((icmp_ln111_4_reg_3115[0:0] == 1'b1) ? 3'd5 : 3'd4);

assign select_ln77_3_fu_2245_p3 = ((or_ln77_1_fu_2241_p2[0:0] == 1'b1) ? select_ln77_2_fu_2234_p3 : zext_ln77_1_fu_2230_p1);

assign select_ln77_4_fu_2257_p3 = ((icmp_ln111_6_reg_3126[0:0] == 1'b1) ? 4'd8 : 4'd6);

assign select_ln77_6_fu_2279_p3 = ((icmp_ln111_9_reg_3142[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln77_7_fu_2290_p3 = ((or_ln77_3_fu_2286_p2[0:0] == 1'b1) ? select_ln77_6_fu_2279_p3 : zext_ln77_3_fu_2276_p1);

assign select_ln77_8_fu_2302_p3 = ((icmp_ln111_11_reg_3153[0:0] == 1'b1) ? 3'd5 : 3'd4);

assign select_ln77_9_fu_2313_p3 = ((or_ln77_4_fu_2309_p2[0:0] == 1'b1) ? select_ln77_8_fu_2302_p3 : zext_ln77_4_fu_2298_p1);

assign select_ln77_fu_2211_p3 = ((icmp_ln111_2_reg_3104[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_15_fu_819_p3 = ((icmp_ln90_13_fu_803_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_21_fu_1251_p3 = ((icmp_ln90_18_reg_2818[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_26_fu_1658_p3 = ((icmp_ln90_22_reg_2931[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_30_fu_1728_p3 = ((icmp_ln90_25_fu_1712_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_34_fu_386_p3 = ((icmp_ln90_28_fu_366_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_42_fu_458_p3 = ((icmp_ln90_35_fu_438_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_49_fu_964_p3 = ((icmp_ln90_41_fu_948_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_55_fu_1409_p3 = ((icmp_ln90_46_reg_2856[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_60_fu_1777_p3 = ((icmp_ln90_50_reg_2968[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_64_fu_1847_p3 = ((icmp_ln90_53_fu_1831_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_67_fu_608_p3 = ((icmp_ln90_56_fu_588_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_75_fu_680_p3 = ((icmp_ln90_63_fu_660_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_82_fu_1109_p3 = ((icmp_ln90_69_fu_1093_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_88_fu_1567_p3 = ((icmp_ln90_74_reg_2894[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_8_fu_236_p3 = ((icmp_ln90_7_fu_216_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_93_fu_1896_p3 = ((icmp_ln90_78_reg_3005[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_97_fu_1966_p3 = ((icmp_ln90_81_fu_1950_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln90_fu_164_p3 = ((icmp_ln90_fu_144_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln92_14_fu_2149_p3 = ((icmp_ln90_83_reg_3089[0:0] == 1'b1) ? 4'd2 : 4'd1);

assign select_ln92_7_fu_2075_p3 = ((icmp_ln90_55_reg_3063[0:0] == 1'b1) ? 4'd2 : 4'd1);

assign select_ln92_fu_2001_p3 = ((icmp_ln90_27_reg_3037[0:0] == 1'b1) ? 4'd2 : 4'd1);

assign tmp_10_fu_508_p4 = {{src_buf_0_1_val_int_reg[23:16]}};

assign tmp_11_fu_518_p4 = {{src_buf_0_2_val_int_reg[23:16]}};

assign tmp_12_fu_528_p4 = {{src_buf_1_0_val_int_reg[23:16]}};

assign tmp_13_fu_538_p4 = {{src_buf_1_1_val_int_reg[23:16]}};

assign tmp_18_fu_2412_p10 = ((or_ln77_2_fu_2264_p2[0:0] == 1'b1) ? select_ln77_4_fu_2257_p3 : zext_ln77_2_fu_2253_p1);

assign tmp_19_fu_2427_p10 = ((or_ln77_5_fu_2332_p2[0:0] == 1'b1) ? select_ln77_10_fu_2325_p3 : zext_ln77_5_fu_2321_p1);

assign tmp_1_fu_286_p4 = {{src_buf_0_1_val_int_reg[15:8]}};

assign tmp_20_fu_2442_p10 = ((or_ln77_8_fu_2400_p2[0:0] == 1'b1) ? select_ln77_16_fu_2393_p3 : zext_ln77_8_fu_2389_p1);

assign tmp_2_fu_296_p4 = {{src_buf_0_2_val_int_reg[15:8]}};

assign tmp_3_fu_306_p4 = {{src_buf_1_0_val_int_reg[15:8]}};

assign tmp_4_fu_316_p4 = {{src_buf_1_1_val_int_reg[15:8]}};

assign tmp_9_fu_498_p4 = {{src_buf_0_0_val_int_reg[23:16]}};

assign tmp_s_fu_276_p4 = {{src_buf_0_0_val_int_reg[15:8]}};

assign trunc_ln73_1_fu_112_p1 = src_buf_0_1_val_int_reg[7:0];

assign trunc_ln73_2_fu_116_p1 = src_buf_0_2_val_int_reg[7:0];

assign trunc_ln73_3_fu_120_p1 = src_buf_1_0_val_int_reg[7:0];

assign trunc_ln73_4_fu_124_p1 = src_buf_1_1_val_int_reg[7:0];

assign trunc_ln73_5_fu_128_p1 = src_buf_1_2_val_int_reg[7:0];

assign trunc_ln73_6_fu_132_p1 = src_buf_2_0_val_int_reg[7:0];

assign trunc_ln73_7_fu_136_p1 = src_buf_2_1_val_int_reg[7:0];

assign trunc_ln73_8_fu_140_p1 = src_buf_2_2_val_int_reg[7:0];

assign trunc_ln73_fu_108_p1 = src_buf_0_0_val_int_reg[7:0];

assign zext_ln77_1_fu_2230_p1 = select_ln77_1_fu_2222_p3;

assign zext_ln77_2_fu_2253_p1 = select_ln77_3_fu_2245_p3;

assign zext_ln77_3_fu_2276_p1 = icmp_ln111_7_reg_3132;

assign zext_ln77_4_fu_2298_p1 = select_ln77_7_fu_2290_p3;

assign zext_ln77_5_fu_2321_p1 = select_ln77_9_fu_2313_p3;

assign zext_ln77_6_fu_2344_p1 = icmp_ln111_14_reg_3170;

assign zext_ln77_7_fu_2366_p1 = select_ln77_13_fu_2358_p3;

assign zext_ln77_8_fu_2389_p1 = select_ln77_15_fu_2381_p3;

assign zext_ln77_fu_2208_p1 = icmp_ln111_reg_3094;

assign zext_ln84_10_fu_1986_p1 = count_35_reg_3032;

assign zext_ln84_11_fu_402_p1 = count_37_fu_394_p3;

assign zext_ln84_12_fu_1313_p1 = count_43_reg_2829;

assign zext_ln84_13_fu_474_p1 = count_47_fu_466_p3;

assign zext_ln84_14_fu_1340_p1 = count_53_fu_1334_p3;

assign zext_ln84_15_fu_980_p1 = count_55_fu_972_p3;

assign zext_ln84_16_fu_1392_p1 = count_60_fu_1384_p3;

assign zext_ln84_17_fu_1423_p1 = count_62_fu_1416_p3;

assign zext_ln84_18_fu_1753_p1 = count_65_reg_2963;

assign zext_ln84_19_fu_1791_p1 = count_67_fu_1784_p3;

assign zext_ln84_1_fu_1155_p1 = count_7_reg_2791;

assign zext_ln84_20_fu_1813_p1 = count_69_fu_1805_p3;

assign zext_ln84_21_fu_2060_p1 = count_71_reg_3058;

assign zext_ln84_22_fu_624_p1 = count_73_fu_616_p3;

assign zext_ln84_23_fu_1471_p1 = count_79_reg_2867;

assign zext_ln84_24_fu_696_p1 = count_83_fu_688_p3;

assign zext_ln84_25_fu_1498_p1 = count_89_fu_1492_p3;

assign zext_ln84_26_fu_1125_p1 = count_91_fu_1117_p3;

assign zext_ln84_27_fu_1550_p1 = count_96_fu_1542_p3;

assign zext_ln84_28_fu_1581_p1 = count_98_fu_1574_p3;

assign zext_ln84_29_fu_1872_p1 = count_101_reg_3000;

assign zext_ln84_2_fu_252_p1 = count_11_fu_244_p3;

assign zext_ln84_30_fu_1910_p1 = count_103_fu_1903_p3;

assign zext_ln84_31_fu_1932_p1 = count_105_fu_1924_p3;

assign zext_ln84_32_fu_2134_p1 = count_107_reg_3084;

assign zext_ln84_3_fu_1182_p1 = count_17_fu_1176_p3;

assign zext_ln84_4_fu_835_p1 = count_19_fu_827_p3;

assign zext_ln84_5_fu_1234_p1 = count_24_fu_1226_p3;

assign zext_ln84_6_fu_1265_p1 = count_26_fu_1258_p3;

assign zext_ln84_7_fu_1634_p1 = count_29_reg_2926;

assign zext_ln84_8_fu_1672_p1 = count_31_fu_1665_p3;

assign zext_ln84_9_fu_1694_p1 = count_33_fu_1686_p3;

assign zext_ln84_fu_180_p1 = count_1_fu_172_p3;

always @ (posedge ap_clk) begin
    zext_ln84_3_reg_2905[3] <= 1'b0;
    zext_ln84_3_reg_2905_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_5_reg_2915[3] <= 1'b0;
    zext_ln84_5_reg_2915_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_14_reg_2942[3] <= 1'b0;
    zext_ln84_14_reg_2942_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_16_reg_2952[3] <= 1'b0;
    zext_ln84_16_reg_2952_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_25_reg_2979[3] <= 1'b0;
    zext_ln84_25_reg_2979_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_27_reg_2989[3] <= 1'b0;
    zext_ln84_27_reg_2989_pp0_iter3_reg[3] <= 1'b0;
    zext_ln84_7_reg_3016[3] <= 1'b0;
    zext_ln84_9_reg_3021[3] <= 1'b0;
    zext_ln84_18_reg_3042[3] <= 1'b0;
    zext_ln84_20_reg_3047[3] <= 1'b0;
    zext_ln84_29_reg_3068[3] <= 1'b0;
    zext_ln84_31_reg_3073[3] <= 1'b0;
end

endmodule //ModeFilter_xFModeProc_3_1_16_3_9_s
