`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   17:29:44 07/21/2020
// Design Name:   t_Multiplier_Binary
// Module Name:   C:/Users/Phantom/Desktop/Ch_5/Multiplier/t_sequential_Binary_Multiplier.v
// Project Name:  Multiplier
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: t_Multiplier_Binary
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

