$date
	Mon Dec 02 08:03:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sreg_piso_9_bit $end
$var wire 1 ! out_serial $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 9 $ in_parallel [8:0] $end
$var reg 1 % load $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 9 ' in_parallel [8:0] $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var wire 1 ! out_serial $end
$var parameter 32 ( WIDTH $end
$var reg 9 ) sreg [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 (
b1001 "
$end
#0
$dumpvars
b0 )
b0 '
1&
0%
b0 $
0#
0!
$end
#5000
1#
#10000
0#
1%
b101010101 $
b101010101 '
0&
#15000
1!
b101010101 )
1#
#20000
0#
0%
#25000
0!
b10101010 )
1#
#30000
0#
#35000
1!
b1010101 )
1#
#40000
0#
#45000
0!
b101010 )
1#
#50000
0#
#55000
1!
b10101 )
1#
#60000
0#
#65000
0!
b1010 )
1#
#70000
0#
#75000
1!
b101 )
1#
#80000
0#
#85000
0!
b10 )
1#
#90000
0#
#95000
1!
b1 )
1#
#100000
0#
#105000
0!
b0 )
1#
#110000
0#
#115000
1#
#120000
0#
