#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 967;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(ACC_CMU_ACC_QCH, QCH_CON_ACC_CMU_ACC_QCH_ENABLE, QCH_CON_ACC_CMU_ACC_QCH_CLOCK_REQ, QCH_CON_ACC_CMU_ACC_QCH_EXPIRE_VAL, QCH_CON_ACC_CMU_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_ACC_QCH, QCH_CON_BTM_ACC_QCH_ENABLE, QCH_CON_BTM_ACC_QCH_CLOCK_REQ, QCH_CON_BTM_ACC_QCH_EXPIRE_VAL, QCH_CON_BTM_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_ISPPRE_QCH, QCH_CON_BTM_ISPPRE_QCH_ENABLE, QCH_CON_BTM_ISPPRE_QCH_CLOCK_REQ, QCH_CON_BTM_ISPPRE_QCH_EXPIRE_VAL, QCH_CON_BTM_ISPPRE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS0, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS2, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS0P1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS1P1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_LINK_MUX3X6_QCH_CSIS2P1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_ENABLE, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_CLOCK_REQ, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_EXPIRE_VAL, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ACC_QCH, QCH_CON_D_TZPC_ACC_QCH_ENABLE, QCH_CON_D_TZPC_ACC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ACC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_GDC0, QCH_CON_HUB_QCH_GDC0_ENABLE, QCH_CON_HUB_QCH_GDC0_CLOCK_REQ, QCH_CON_HUB_QCH_GDC0_EXPIRE_VAL, QCH_CON_HUB_QCH_GDC0_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_GDC1, QCH_CON_HUB_QCH_GDC1_ENABLE, QCH_CON_HUB_QCH_GDC1_CLOCK_REQ, QCH_CON_HUB_QCH_GDC1_EXPIRE_VAL, QCH_CON_HUB_QCH_GDC1_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_VRA, QCH_CON_HUB_QCH_VRA_ENABLE, QCH_CON_HUB_QCH_VRA_CLOCK_REQ, QCH_CON_HUB_QCH_VRA_EXPIRE_VAL, QCH_CON_HUB_QCH_VRA_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_C2COMX, QCH_CON_HUB_QCH_C2COMX_ENABLE, QCH_CON_HUB_QCH_C2COMX_CLOCK_REQ, QCH_CON_HUB_QCH_C2COMX_EXPIRE_VAL, QCH_CON_HUB_QCH_C2COMX_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_ISPPRE, QCH_CON_HUB_QCH_ISPPRE_ENABLE, QCH_CON_HUB_QCH_ISPPRE_CLOCK_REQ, QCH_CON_HUB_QCH_ISPPRE_EXPIRE_VAL, QCH_CON_HUB_QCH_ISPPRE_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_ISPPRE_C2, QCH_CON_HUB_QCH_ISPPRE_C2_ENABLE, QCH_CON_HUB_QCH_ISPPRE_C2_CLOCK_REQ, QCH_CON_HUB_QCH_ISPPRE_C2_EXPIRE_VAL, QCH_CON_HUB_QCH_ISPPRE_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_GDC0_C2, QCH_CON_HUB_QCH_GDC0_C2_ENABLE, QCH_CON_HUB_QCH_GDC0_C2_CLOCK_REQ, QCH_CON_HUB_QCH_GDC0_C2_EXPIRE_VAL, QCH_CON_HUB_QCH_GDC0_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(HUB_QCH_GDC1_C2, QCH_CON_HUB_QCH_GDC1_C2_ENABLE, QCH_CON_HUB_QCH_GDC1_C2_CLOCK_REQ, QCH_CON_HUB_QCH_GDC1_C2_EXPIRE_VAL, QCH_CON_HUB_QCH_GDC1_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_C2C_ISPB0ACC_QCH, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_ENABLE, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_C2C_ISPB1ACC_QCH, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_ENABLE, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_ISPB0ACC_QCH, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_ISPB1ACC_QCH, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_ENABLE, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_ACC_QCH, QCH_CON_LHM_AXI_P_ACC_QCH_ENABLE, QCH_CON_LHM_AXI_P_ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_C2C_ACCTAA0_QCH, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_ENABLE, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_CLOCK_REQ, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_C2C_ACCTAA1_QCH, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_ENABLE, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_CLOCK_REQ, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_ACCDPUM_QCH, QCH_CON_LHS_AST_D0_ACCDPUM_QCH_ENABLE, QCH_CON_LHS_AST_D0_ACCDPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_ACCDPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_ACCDPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_ACCDPUM_QCH, QCH_CON_LHS_AST_D1_ACCDPUM_QCH_ENABLE, QCH_CON_LHS_AST_D1_ACCDPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_ACCDPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_ACCDPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_ACCTAA0_QCH, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_ENABLE, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_ACCTAA1_QCH, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_ENABLE, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_ACC_QCH, QCH_CON_LHS_AXI_D0_ACC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_ACC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_ACC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_ACC_QCH, QCH_CON_LHS_AXI_D1_ACC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_ACC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_ACC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACC_QCH, QCH_CON_PPMU_ACC_QCH_ENABLE, QCH_CON_PPMU_ACC_QCH_CLOCK_REQ, QCH_CON_PPMU_ACC_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ISPPRE_QCH, QCH_CON_PPMU_ISPPRE_QCH_ENABLE, QCH_CON_PPMU_ISPPRE_QCH_CLOCK_REQ, QCH_CON_PPMU_ISPPRE_QCH_EXPIRE_VAL, QCH_CON_PPMU_ISPPRE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_GDC0_QCH, QCH_CON_QE_GDC0_QCH_ENABLE, QCH_CON_QE_GDC0_QCH_CLOCK_REQ, QCH_CON_QE_GDC0_QCH_EXPIRE_VAL, QCH_CON_QE_GDC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_GDC1_QCH, QCH_CON_QE_GDC1_QCH_ENABLE, QCH_CON_QE_GDC1_QCH_CLOCK_REQ, QCH_CON_QE_GDC1_QCH_EXPIRE_VAL, QCH_CON_QE_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ISPPRE_QCH, QCH_CON_QE_ISPPRE_QCH_ENABLE, QCH_CON_QE_ISPPRE_QCH_CLOCK_REQ, QCH_CON_QE_ISPPRE_QCH_EXPIRE_VAL, QCH_CON_QE_ISPPRE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_VRA_QCH, QCH_CON_QE_VRA_QCH_ENABLE, QCH_CON_QE_VRA_QCH_CLOCK_REQ, QCH_CON_QE_VRA_QCH_EXPIRE_VAL, QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ACC_QCH_S0, QCH_CON_SYSMMU_ACC_QCH_S0_ENABLE, QCH_CON_SYSMMU_ACC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_ACC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_ACC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ACC_QCH_S1, QCH_CON_SYSMMU_ACC_QCH_S1_ENABLE, QCH_CON_SYSMMU_ACC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_ACC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_ACC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ISPPRE_QCH_S0, QCH_CON_SYSMMU_ISPPRE_QCH_S0_ENABLE, QCH_CON_SYSMMU_ISPPRE_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_ISPPRE_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_ISPPRE_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ISPPRE_QCH_S1, QCH_CON_SYSMMU_ISPPRE_QCH_S1_ENABLE, QCH_CON_SYSMMU_ISPPRE_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_ISPPRE_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_ISPPRE_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ACC_QCH, QCH_CON_SYSREG_ACC_QCH_ENABLE, QCH_CON_SYSREG_ACC_QCH_CLOCK_REQ, QCH_CON_SYSREG_ACC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_ISPPRE_QCH, QCH_CON_VGEN_ISPPRE_QCH_ENABLE, QCH_CON_VGEN_ISPPRE_QCH_CLOCK_REQ, QCH_CON_VGEN_ISPPRE_QCH_EXPIRE_VAL, QCH_CON_VGEN_ISPPRE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_ACC_QCH, QCH_CON_VGEN_LITE_ACC_QCH_ENABLE, QCH_CON_VGEN_LITE_ACC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_ACC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_TOP_RTC_QCH, QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_QCH, QCH_CON_D_TZPC_APM_QCH_ENABLE, QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_EXPIRE_VAL, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_APM_QCH, QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_SFIAPM_QCH, QCH_CON_LHM_AXI_P_SFIAPM_QCH_ENABLE, QCH_CON_LHM_AXI_P_SFIAPM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_SFIAPM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_APM_QCH, QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_DBGCORE_QCH, QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_SFI0_QCH, QCH_CON_MAILBOX_APM_SFI0_QCH_ENABLE, QCH_CON_MAILBOX_APM_SFI0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_SFI0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_SFI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_SFI1_QCH, QCH_CON_MAILBOX_APM_SFI1_QCH_ENABLE, QCH_CON_MAILBOX_APM_SFI1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_SFI1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_SFI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HCU_QCH, QCH_CON_ROM_CRC32_HCU_QCH_ENABLE, QCH_CON_ROM_CRC32_HCU_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HCU_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_APM_QCH, QCH_CON_SPEEDY_APM_QCH_ENABLE, QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_SUB0_APM_QCH, QCH_CON_SPEEDY_SUB0_APM_QCH_ENABLE, QCH_CON_SPEEDY_SUB0_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_SUB0_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_SUB0_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_GREBE, QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_DBG, QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK, QCH_CON_ABOX_QCH_ACLK_ENABLE, QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK0, QCH_CON_ABOX_QCH_BCLK0_ENABLE, QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK1, QCH_CON_ABOX_QCH_BCLK1_ENABLE, QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK2, QCH_CON_ABOX_QCH_BCLK2_ENABLE, QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK3, QCH_CON_ABOX_QCH_BCLK3_ENABLE, QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_DMY_QCH_CPU, DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE, DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_DMY_QCH_IRQ, DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE, DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CNT, QCH_CON_ABOX_QCH_CNT_ENABLE, QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL, QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK4, QCH_CON_ABOX_QCH_BCLK4_ENABLE, QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK5, QCH_CON_ABOX_QCH_BCLK5_ENABLE, QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK6, QCH_CON_ABOX_QCH_BCLK6_ENABLE, QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_SWP0, QCH_CON_ABOX_QCH_SWP0_ENABLE, QCH_CON_ABOX_QCH_SWP0_CLOCK_REQ, QCH_CON_ABOX_QCH_SWP0_EXPIRE_VAL, QCH_CON_ABOX_QCH_SWP0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_SWP1, QCH_CON_ABOX_QCH_SWP1_ENABLE, QCH_CON_ABOX_QCH_SWP1_CLOCK_REQ, QCH_CON_ABOX_QCH_SWP1_EXPIRE_VAL, QCH_CON_ABOX_QCH_SWP1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_SWP2, QCH_CON_ABOX_QCH_SWP2_ENABLE, QCH_CON_ABOX_QCH_SWP2_CLOCK_REQ, QCH_CON_ABOX_QCH_SWP2_EXPIRE_VAL, QCH_CON_ABOX_QCH_SWP2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_SWP3, QCH_CON_ABOX_QCH_SWP3_ENABLE, QCH_CON_ABOX_QCH_SWP3_CLOCK_REQ, QCH_CON_ABOX_QCH_SWP3_EXPIRE_VAL, QCH_CON_ABOX_QCH_SWP3_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_CMU_AUD_QCH, QCH_CON_AUD_CMU_AUD_QCH_ENABLE, QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D_AUD_QCH, QCH_CON_BTM_D_AUD_QCH_ENABLE, QCH_CON_BTM_D_AUD_QCH_CLOCK_REQ, QCH_CON_BTM_D_AUD_QCH_EXPIRE_VAL, QCH_CON_BTM_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_AUD_QCH, DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE, DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUD_QCH, QCH_CON_D_TZPC_AUD_QCH_ENABLE, QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_AUD_QCH, QCH_CON_GPIO_AUD_QCH_ENABLE, QCH_CON_GPIO_AUD_QCH_CLOCK_REQ, QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL, QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AUD_QCH, QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_AUD_QCH, QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_AUD_QCH, QCH_CON_PPMU_D_AUD_QCH_ENABLE, QCH_CON_PPMU_D_AUD_QCH_CLOCK_REQ, QCH_CON_PPMU_D_AUD_QCH_EXPIRE_VAL, QCH_CON_PPMU_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AXI_D_AUD_QCH_S0, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_ENABLE, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AXI_D_AUD_QCH_S1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_ENABLE, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUD_QCH, QCH_CON_SYSREG_AUD_QCH_ENABLE, QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_AUD0_QCH, QCH_CON_VGEN_AUD0_QCH_ENABLE, QCH_CON_VGEN_AUD0_QCH_CLOCK_REQ, QCH_CON_VGEN_AUD0_QCH_EXPIRE_VAL, QCH_CON_VGEN_AUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_AUD1_QCH, QCH_CON_VGEN_AUD1_QCH_ENABLE, QCH_CON_VGEN_AUD1_QCH_CLOCK_REQ, QCH_CON_VGEN_AUD1_QCH_EXPIRE_VAL, QCH_CON_VGEN_AUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_AUD_QCH, QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD0_QCH, QCH_CON_WDT_AUD0_QCH_ENABLE, QCH_CON_WDT_AUD0_QCH_CLOCK_REQ, QCH_CON_WDT_AUD0_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD1_QCH, QCH_CON_WDT_AUD1_QCH_ENABLE, QCH_CON_WDT_AUD1_QCH_CLOCK_REQ, QCH_CON_WDT_AUD1_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD2_QCH, QCH_CON_WDT_AUD2_QCH_ENABLE, QCH_CON_WDT_AUD2_QCH_CLOCK_REQ, QCH_CON_WDT_AUD2_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD3_QCH, QCH_CON_WDT_AUD3_QCH_ENABLE, QCH_CON_WDT_AUD3_QCH_CLOCK_REQ, QCH_CON_WDT_AUD3_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_SSS_QCH, QCH_CON_ADM_AHB_SSS_QCH_ENABLE, QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_SSS_QCH, QCH_CON_BAAW_D_SSS_QCH_ENABLE, QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ, QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_SFI_BUSC_QCH, QCH_CON_BAAW_P_SFI_BUSC_QCH_ENABLE, QCH_CON_BAAW_P_SFI_BUSC_QCH_CLOCK_REQ, QCH_CON_BAAW_P_SFI_BUSC_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_SFI_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSC_CMU_BUSC_QCH, QCH_CON_BUSC_CMU_BUSC_QCH_ENABLE, QCH_CON_BUSC_CMU_BUSC_QCH_CLOCK_REQ, QCH_CON_BUSC_CMU_BUSC_QCH_EXPIRE_VAL, QCH_CON_BUSC_CMU_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUSC_CMUREF_QCH, DMYQCH_CON_CMU_BUSC_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUSC_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUSC_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUSC_QCH, QCH_CON_D_TZPC_BUSC_QCH_ENABLE, QCH_CON_D_TZPC_BUSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUSC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_G2D_QCH, QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_G2D_QCH, QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_G2D_QCH, QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_FSYS1_QCH, QCH_CON_LHM_ACEL_D_FSYS1_QCH_ENABLE, QCH_CON_LHM_ACEL_D_FSYS1_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_FSYS1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D_FSYS2_QCH, QCH_CON_LHM_ACEL_D_FSYS2_QCH_ENABLE, QCH_CON_LHM_ACEL_D_FSYS2_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D_FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_ACC_QCH, QCH_CON_LHM_AXI_D0_ACC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_DPUM_QCH, QCH_CON_LHM_AXI_D0_DPUM_QCH_ENABLE, QCH_CON_LHM_AXI_D0_DPUM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_DPUS0_QCH, QCH_CON_LHM_AXI_D0_DPUS0_QCH_ENABLE, QCH_CON_LHM_AXI_D0_DPUS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_DPUS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_DPUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_DPUS1_QCH, QCH_CON_LHM_AXI_D0_DPUS1_QCH_ENABLE, QCH_CON_LHM_AXI_D0_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MFC_QCH, QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_ACC_QCH, QCH_CON_LHM_AXI_D1_ACC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_ACC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_ACC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_DPUM_QCH, QCH_CON_LHM_AXI_D1_DPUM_QCH_ENABLE, QCH_CON_LHM_AXI_D1_DPUM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_DPUS0_QCH, QCH_CON_LHM_AXI_D1_DPUS0_QCH_ENABLE, QCH_CON_LHM_AXI_D1_DPUS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_DPUS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_DPUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_DPUS1_QCH, QCH_CON_LHM_AXI_D1_DPUS1_QCH_ENABLE, QCH_CON_LHM_AXI_D1_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MFC_QCH, QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_DPUM_QCH, QCH_CON_LHM_AXI_D2_DPUM_QCH_ENABLE, QCH_CON_LHM_AXI_D2_DPUM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_DPUS0_QCH, QCH_CON_LHM_AXI_D2_DPUS0_QCH_ENABLE, QCH_CON_LHM_AXI_D2_DPUS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_DPUS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_DPUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D2_DPUS1_QCH, QCH_CON_LHM_AXI_D2_DPUS1_QCH_ENABLE, QCH_CON_LHM_AXI_D2_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D2_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D3_DPUM_QCH, QCH_CON_LHM_AXI_D3_DPUM_QCH_ENABLE, QCH_CON_LHM_AXI_D3_DPUM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D3_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D3_DPUS0_QCH, QCH_CON_LHM_AXI_D3_DPUS0_QCH_ENABLE, QCH_CON_LHM_AXI_D3_DPUS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D3_DPUS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D3_DPUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D3_DPUS1_QCH, QCH_CON_LHM_AXI_D3_DPUS1_QCH_ENABLE, QCH_CON_LHM_AXI_D3_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D3_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_BUSMC_DP_QCH, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_ENABLE, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_ISPB0_QCH, QCH_CON_LHM_AXI_D_ISPB0_QCH_ENABLE, QCH_CON_LHM_AXI_D_ISPB0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_ISPB0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_ISPB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_ISPB1_QCH, QCH_CON_LHM_AXI_D_ISPB1_QCH_ENABLE, QCH_CON_LHM_AXI_D_ISPB1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_ISPB1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_ISPB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_SSS_QCH, QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_TAA0_QCH, QCH_CON_LHM_AXI_D_TAA0_QCH_ENABLE, QCH_CON_LHM_AXI_D_TAA0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_TAA0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_TAA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_TAA1_QCH, QCH_CON_LHM_AXI_D_TAA1_QCH_ENABLE, QCH_CON_LHM_AXI_D_TAA1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_TAA1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_TAA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_PCIE_QCH, QCH_CON_LHS_AXI_D0_PCIE_QCH_ENABLE, QCH_CON_LHS_AXI_D0_PCIE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_PCIE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_PCIE_QCH, QCH_CON_LHS_AXI_D1_PCIE_QCH_ENABLE, QCH_CON_LHS_AXI_D1_PCIE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_PCIE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DNCSRAM_QCH, QCH_CON_LHS_AXI_D_DNCSRAM_QCH_ENABLE, QCH_CON_LHS_AXI_D_DNCSRAM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DNCSRAM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_SSS_QCH, QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ACC_QCH, QCH_CON_LHS_AXI_P_ACC_QCH_ENABLE, QCH_CON_LHS_AXI_P_ACC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ACC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AUD_QCH, QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_BUSMC_QCH, QCH_CON_LHS_AXI_P_BUSMC_QCH_ENABLE, QCH_CON_LHS_AXI_P_BUSMC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_BUSMC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DNC_QCH, QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE, QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPTX_QCH, QCH_CON_LHS_AXI_P_DPTX_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPTX_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPTX_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPUM_QCH, QCH_CON_LHS_AXI_P_DPUM_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPUS0_QCH, QCH_CON_LHS_AXI_P_DPUS0_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPUS0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPUS0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPUS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPUS1_QCH, QCH_CON_LHS_AXI_P_DPUS1_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_FSYS0_QCH, QCH_CON_LHS_AXI_P_FSYS0_QCH_ENABLE, QCH_CON_LHS_AXI_P_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_FSYS1_QCH, QCH_CON_LHS_AXI_P_FSYS1_QCH_ENABLE, QCH_CON_LHS_AXI_P_FSYS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_FSYS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_FSYS2_QCH, QCH_CON_LHS_AXI_P_FSYS2_QCH_ENABLE, QCH_CON_LHS_AXI_P_FSYS2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G2D_QCH, QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ISPB0_QCH, QCH_CON_LHS_AXI_P_ISPB0_QCH_ENABLE, QCH_CON_LHS_AXI_P_ISPB0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ISPB0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ISPB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_ISPB1_QCH, QCH_CON_LHS_AXI_P_ISPB1_QCH_ENABLE, QCH_CON_LHS_AXI_P_ISPB1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_ISPB1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_ISPB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MFC_QCH, QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF0_QCH, QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF1_QCH, QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF2_QCH, QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF3_QCH, QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU00_QCH, QCH_CON_LHS_AXI_P_NPU00_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU00_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU00_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU01_QCH, QCH_CON_LHS_AXI_P_NPU01_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU01_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU01_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU10_QCH, QCH_CON_LHS_AXI_P_NPU10_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU10_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU10_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU10_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_NPU11_QCH, QCH_CON_LHS_AXI_P_NPU11_QCH_ENABLE, QCH_CON_LHS_AXI_P_NPU11_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_NPU11_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_NPU11_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC0_QCH, QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIC1_QCH, QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERIS_QCH, QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_SFI_QCH, QCH_CON_LHS_AXI_P_SFI_QCH_ENABLE, QCH_CON_LHS_AXI_P_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_TAA0_QCH, QCH_CON_LHS_AXI_P_TAA0_QCH_ENABLE, QCH_CON_LHS_AXI_P_TAA0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_TAA0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_TAA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_TAA1_QCH, QCH_CON_LHS_AXI_P_TAA1_QCH_ENABLE, QCH_CON_LHS_AXI_P_TAA1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_TAA1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_TAA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RTIC_QCH, QCH_CON_QE_RTIC_QCH_ENABLE, QCH_CON_QE_RTIC_QCH_CLOCK_REQ, QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SSS_QCH, QCH_CON_QE_SSS_QCH_ENABLE, QCH_CON_QE_SSS_QCH_CLOCK_REQ, QCH_CON_QE_SSS_QCH_EXPIRE_VAL, QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIREX_QCH, QCH_CON_SIREX_QCH_ENABLE, QCH_CON_SIREX_QCH_CLOCK_REQ, QCH_CON_SIREX_QCH_EXPIRE_VAL, QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BUSC_QCH, QCH_CON_SYSMMU_BUSC_QCH_ENABLE, QCH_CON_SYSMMU_BUSC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_BUSC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUSC_QCH, QCH_CON_SYSREG_BUSC_QCH_ENABLE, QCH_CON_SYSREG_BUSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUSC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_BUSC_QCH, QCH_CON_TREX_D_BUSC_QCH_ENABLE, QCH_CON_TREX_D_BUSC_QCH_CLOCK_REQ, QCH_CON_TREX_D_BUSC_QCH_EXPIRE_VAL, QCH_CON_TREX_D_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_BUSMC_QCH, QCH_CON_TREX_P_BUSMC_QCH_ENABLE, QCH_CON_TREX_P_BUSMC_QCH_CLOCK_REQ, QCH_CON_TREX_P_BUSMC_QCH_EXPIRE_VAL, QCH_CON_TREX_P_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_BUSC_QCH, QCH_CON_VGEN_LITE_BUSC_QCH_ENABLE, QCH_CON_VGEN_LITE_BUSC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_BUSC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_BUSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_CMUTOPC_QCH, QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE, QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ, QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL, QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSMC_CMU_BUSMC_QCH, QCH_CON_BUSMC_CMU_BUSMC_QCH_ENABLE, QCH_CON_BUSMC_CMU_BUSMC_QCH_CLOCK_REQ, QCH_CON_BUSMC_CMU_BUSMC_QCH_EXPIRE_VAL, QCH_CON_BUSMC_CMU_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_BUSMC_CMUREF_QCH, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BUSMC_QCH, QCH_CON_D_TZPC_BUSMC_QCH_ENABLE, QCH_CON_D_TZPC_BUSMC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BUSMC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_DNC_QCH, QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D0_FSYS0_QCH, QCH_CON_LHM_ACEL_D0_FSYS0_QCH_ENABLE, QCH_CON_LHM_ACEL_D0_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D0_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_DNC_QCH, QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D1_FSYS0_QCH, QCH_CON_LHM_ACEL_D1_FSYS0_QCH_ENABLE, QCH_CON_LHM_ACEL_D1_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D1_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D2_DNC_QCH, QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D3_DNC_QCH, QCH_CON_LHM_ACEL_D3_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D3_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D3_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D4_DNC_QCH, QCH_CON_LHM_ACEL_D4_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D4_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D4_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D5_DNC_QCH, QCH_CON_LHM_ACEL_D5_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D5_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D5_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D6_DNC_QCH, QCH_CON_LHM_ACEL_D6_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D6_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D6_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_D7_DNC_QCH, QCH_CON_LHM_ACEL_D7_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_D7_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_D7_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACEL_DC_DNC_QCH, QCH_CON_LHM_ACEL_DC_DNC_QCH_ENABLE, QCH_CON_LHM_ACEL_DC_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_ACEL_DC_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_APM_QCH, QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_AUD_QCH, QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_SFI_QCH, QCH_CON_LHM_AXI_D_SFI_QCH_ENABLE, QCH_CON_LHM_AXI_D_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_BUSMC_QCH, QCH_CON_LHM_AXI_P_BUSMC_QCH_ENABLE, QCH_CON_LHM_AXI_P_BUSMC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_BUSMC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_BUSMC_DP_QCH, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_ENABLE, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMCACHE0_QCH, QCH_CON_MMCACHE0_QCH_ENABLE, QCH_CON_MMCACHE0_QCH_CLOCK_REQ, QCH_CON_MMCACHE0_QCH_EXPIRE_VAL, QCH_CON_MMCACHE0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMCACHE1_QCH, QCH_CON_MMCACHE1_QCH_ENABLE, QCH_CON_MMCACHE1_QCH_CLOCK_REQ, QCH_CON_MMCACHE1_QCH_EXPIRE_VAL, QCH_CON_MMCACHE1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA0_QCH, QCH_CON_PDMA0_QCH_ENABLE, QCH_CON_PDMA0_QCH_CLOCK_REQ, QCH_CON_PDMA0_QCH_EXPIRE_VAL, QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA0_QCH, QCH_CON_QE_PDMA0_QCH_ENABLE, QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL, QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA_QCH, QCH_CON_QE_SPDMA_QCH_ENABLE, QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_BUSMC_QCH, QCH_CON_SFMPU_BUSMC_QCH_ENABLE, QCH_CON_SFMPU_BUSMC_QCH_CLOCK_REQ, QCH_CON_SFMPU_BUSMC_QCH_EXPIRE_VAL, QCH_CON_SFMPU_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_QCH, QCH_CON_SPDMA_QCH_ENABLE, QCH_CON_SPDMA_QCH_CLOCK_REQ, QCH_CON_SPDMA_QCH_EXPIRE_VAL, QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BUSMC_QCH, QCH_CON_SYSMMU_BUSMC_QCH_ENABLE, QCH_CON_SYSMMU_BUSMC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_BUSMC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_SFI_QCH, QCH_CON_SYSMMU_SFI_QCH_ENABLE, QCH_CON_SYSMMU_SFI_QCH_CLOCK_REQ, QCH_CON_SYSMMU_SFI_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BUSMC_QCH, QCH_CON_SYSREG_BUSMC_QCH_ENABLE, QCH_CON_SYSREG_BUSMC_QCH_CLOCK_REQ, QCH_CON_SYSREG_BUSMC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D0_BUSMC_QCH, QCH_CON_TREX_D0_BUSMC_QCH_ENABLE, QCH_CON_TREX_D0_BUSMC_QCH_CLOCK_REQ, QCH_CON_TREX_D0_BUSMC_QCH_EXPIRE_VAL, QCH_CON_TREX_D0_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D1_BUSMC_QCH, QCH_CON_TREX_D1_BUSMC_QCH_ENABLE, QCH_CON_TREX_D1_BUSMC_QCH_CLOCK_REQ, QCH_CON_TREX_D1_BUSMC_QCH_EXPIRE_VAL, QCH_CON_TREX_D1_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_RB_BUSMC_QCH, QCH_CON_TREX_RB_BUSMC_QCH_ENABLE, QCH_CON_TREX_RB_BUSMC_QCH_CLOCK_REQ, QCH_CON_TREX_RB_BUSMC_QCH_EXPIRE_VAL, QCH_CON_TREX_RB_BUSMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_APM_QCH, QCH_CON_VGEN_LITE_APM_QCH_ENABLE, QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PDMA0_QCH, QCH_CON_VGEN_PDMA0_QCH_ENABLE, QCH_CON_VGEN_PDMA0_QCH_CLOCK_REQ, QCH_CON_VGEN_PDMA0_QCH_EXPIRE_VAL, QCH_CON_VGEN_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_SFI_QCH, QCH_CON_VGEN_SFI_QCH_ENABLE, QCH_CON_VGEN_SFI_QCH_CLOCK_REQ, QCH_CON_VGEN_SFI_QCH_EXPIRE_VAL, QCH_CON_VGEN_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PLLCLKOUT_CMU_QCH, DMYQCH_CON_PLLCLKOUT_CMU_QCH_ENABLE, DMYQCH_CON_PLLCLKOUT_CMU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PLLCLKOUT_CMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D0_0_QCH, QCH_CON_ACE_SLICE_G3D0_0_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D0_0_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D0_0_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D0_1_QCH, QCH_CON_ACE_SLICE_G3D0_1_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D0_1_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D0_1_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_0_QCH, QCH_CON_ACE_SLICE_G3D1_0_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_0_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_0_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_1_QCH, QCH_CON_ACE_SLICE_G3D1_1_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_1_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_1_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_1_0_QCH, QCH_CON_ACE_SLICE_G3D1_1_0_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_1_0_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_1_0_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_1_1_QCH, QCH_CON_ACE_SLICE_G3D1_1_1_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_1_1_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_1_1_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_1_2_QCH, QCH_CON_ACE_SLICE_G3D1_1_2_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_1_2_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_1_2_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_1_3_QCH, QCH_CON_ACE_SLICE_G3D1_1_3_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_1_3_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_1_3_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_2_QCH, QCH_CON_ACE_SLICE_G3D1_2_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_2_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_2_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ACE_SLICE_G3D1_3_QCH, QCH_CON_ACE_SLICE_G3D1_3_QCH_ENABLE, QCH_CON_ACE_SLICE_G3D1_3_QCH_CLOCK_REQ, QCH_CON_ACE_SLICE_G3D1_3_QCH_EXPIRE_VAL, QCH_CON_ACE_SLICE_G3D1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_EXPIRE_VAL, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH, DMYQCH_CON_CCI_QCH_ENABLE, DMYQCH_CON_CCI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CORE_CMUREF_QCH, DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORE_CMU_CORE_QCH, QCH_CON_CORE_CMU_CORE_QCH_ENABLE, QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CORE_QCH, QCH_CON_D_TZPC_CORE_QCH_ENABLE, QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_CLUSTER0_QCH, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_CLUSTER1_QCH, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D0_G3D1_QCH, QCH_CON_LHM_ACE_D0_G3D1_QCH_ENABLE, QCH_CON_LHM_ACE_D0_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D0_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D0_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_CLUSTER0_QCH, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_CLUSTER1_QCH, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D1_G3D1_QCH, QCH_CON_LHM_ACE_D1_G3D1_QCH_ENABLE, QCH_CON_LHM_ACE_D1_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D1_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D1_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D2_G3D1_QCH, QCH_CON_LHM_ACE_D2_G3D1_QCH_ENABLE, QCH_CON_LHM_ACE_D2_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D2_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D2_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D3_G3D1_QCH, QCH_CON_LHM_ACE_D3_G3D1_QCH_ENABLE, QCH_CON_LHM_ACE_D3_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D3_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D3_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D_G3D00_QCH, QCH_CON_LHM_ACE_D_G3D00_QCH_ENABLE, QCH_CON_LHM_ACE_D_G3D00_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D_G3D01_QCH, QCH_CON_LHM_ACE_D_G3D01_QCH_ENABLE, QCH_CON_LHM_ACE_D_G3D01_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_CSSYS_QCH, QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T_BDU_QCH, QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_APM_QCH, QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL0_QCH, QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL1_QCH, QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D00_QCH, QCH_CON_LHS_AXI_P_G3D00_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D00_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D01_QCH, QCH_CON_LHS_AXI_P_G3D01_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D01_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D1_QCH, QCH_CON_LHS_AXI_P_G3D1_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D0_0_QCH, QCH_CON_PPCFW_G3D0_0_QCH_ENABLE, QCH_CON_PPCFW_G3D0_0_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D0_0_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D0_1_QCH, QCH_CON_PPCFW_G3D0_1_QCH_ENABLE, QCH_CON_PPCFW_G3D0_1_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D0_1_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D1_QCH, QCH_CON_PPCFW_G3D1_QCH_ENABLE, QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_0_QCH, QCH_CON_PPC_CPUCL0_0_QCH_ENABLE, QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_1_QCH, QCH_CON_PPC_CPUCL0_1_QCH_ENABLE, QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL1_0_QCH, QCH_CON_PPC_CPUCL1_0_QCH_ENABLE, QCH_CON_PPC_CPUCL1_0_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL1_0_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL1_1_QCH, QCH_CON_PPC_CPUCL1_1_QCH_ENABLE, QCH_CON_PPC_CPUCL1_1_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL1_1_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D0_0_QCH, QCH_CON_PPC_G3D0_0_QCH_ENABLE, QCH_CON_PPC_G3D0_0_QCH_CLOCK_REQ, QCH_CON_PPC_G3D0_0_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D0_1_QCH, QCH_CON_PPC_G3D0_1_QCH_ENABLE, QCH_CON_PPC_G3D0_1_QCH_CLOCK_REQ, QCH_CON_PPC_G3D0_1_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D1_0_QCH, QCH_CON_PPC_G3D1_0_QCH_ENABLE, QCH_CON_PPC_G3D1_0_QCH_CLOCK_REQ, QCH_CON_PPC_G3D1_0_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D1_1_QCH, QCH_CON_PPC_G3D1_1_QCH_ENABLE, QCH_CON_PPC_G3D1_1_QCH_CLOCK_REQ, QCH_CON_PPC_G3D1_1_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D1_2_QCH, QCH_CON_PPC_G3D1_2_QCH_ENABLE, QCH_CON_PPC_G3D1_2_QCH_CLOCK_REQ, QCH_CON_PPC_G3D1_2_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D1_3_QCH, QCH_CON_PPC_G3D1_3_QCH_ENABLE, QCH_CON_PPC_G3D1_3_QCH_CLOCK_REQ, QCH_CON_PPC_G3D1_3_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS0_QCH, QCH_CON_PPC_IRPS0_QCH_ENABLE, QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS1_QCH, QCH_CON_PPC_IRPS1_QCH_ENABLE, QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS2_QCH, QCH_CON_PPC_IRPS2_QCH_ENABLE, QCH_CON_PPC_IRPS2_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS2_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IRPS3_QCH, QCH_CON_PPC_IRPS3_QCH_ENABLE, QCH_CON_PPC_IRPS3_QCH_CLOCK_REQ, QCH_CON_PPC_IRPS3_QCH_EXPIRE_VAL, QCH_CON_PPC_IRPS3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_0_QCH, QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_1_QCH, QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL1_0_QCH, QCH_CON_PPMU_CPUCL1_0_QCH_ENABLE, QCH_CON_PPMU_CPUCL1_0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL1_0_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL1_1_QCH, QCH_CON_PPMU_CPUCL1_1_QCH_ENABLE, QCH_CON_PPMU_CPUCL1_1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL1_1_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_0_QCH, QCH_CON_PPMU_G3D1_0_QCH_ENABLE, QCH_CON_PPMU_G3D1_0_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_0_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_1_QCH, QCH_CON_PPMU_G3D1_1_QCH_ENABLE, QCH_CON_PPMU_G3D1_1_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_1_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_2_QCH, QCH_CON_PPMU_G3D1_2_QCH_ENABLE, QCH_CON_PPMU_G3D1_2_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_2_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_3_QCH, QCH_CON_PPMU_G3D1_3_QCH_ENABLE, QCH_CON_PPMU_G3D1_3_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_3_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D0_0_QCH, QCH_CON_SYSMMU_G3D0_0_QCH_ENABLE, QCH_CON_SYSMMU_G3D0_0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D0_0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D0_1_QCH, QCH_CON_SYSMMU_G3D0_1_QCH_ENABLE, QCH_CON_SYSMMU_G3D0_1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D0_1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_0_QCH, QCH_CON_SYSMMU_G3D1_0_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_1_QCH, QCH_CON_SYSMMU_G3D1_1_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_2_QCH, QCH_CON_SYSMMU_G3D1_2_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_2_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_2_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D1_3_QCH, QCH_CON_SYSMMU_G3D1_3_QCH_ENABLE, QCH_CON_SYSMMU_G3D1_3_QCH_CLOCK_REQ, QCH_CON_SYSMMU_G3D1_3_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CORE_QCH, QCH_CON_SYSREG_CORE_QCH_ENABLE, QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_CORE_QCH, QCH_CON_TREX_D_CORE_QCH_ENABLE, QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P0_CORE_QCH, QCH_CON_TREX_P0_CORE_QCH_ENABLE, QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P1_CORE_QCH, QCH_CON_TREX_P1_CORE_QCH_ENABLE, QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CLUSTER0_QCH, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GICCLK, QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE, QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_DBG_PD, QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_CORE, DMYQCH_CON_CLUSTER0_QCH_CORE_ENABLE, DMYQCH_CON_CLUSTER0_QCH_CORE_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_CORE_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_EXPIRE_VAL, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL0_QCH, QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_DT0_SFI_QCH, QCH_CON_LHM_ATB_DT0_SFI_QCH_ENABLE, QCH_CON_LHM_ATB_DT0_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_DT0_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_DT1_SFI_QCH, QCH_CON_LHM_ATB_DT1_SFI_QCH_ENABLE, QCH_CON_LHM_ATB_DT1_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_DT1_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_IT0_SFI_QCH, QCH_CON_LHM_ATB_IT0_SFI_QCH_ENABLE, QCH_CON_LHM_ATB_IT0_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_IT0_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_IT1_SFI_QCH, QCH_CON_LHM_ATB_IT1_SFI_QCH_ENABLE, QCH_CON_LHM_ATB_IT1_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_IT1_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_CLUSTER0_QCH, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T0_CLUSTER1_QCH, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_CLUSTER0_QCH, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T1_CLUSTER1_QCH, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T2_CLUSTER0_QCH, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T2_CLUSTER1_QCH, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T3_CLUSTER0_QCH, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T3_CLUSTER1_QCH, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_ENABLE, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ATB_T_BDU_QCH, QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_DBGCORE_QCH, QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_CSSYS_QCH, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_ETR_QCH, QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_INT_STM_QCH, QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL0_QCH, QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D0_CLUSTER0_QCH, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D1_CLUSTER0_QCH, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T0_CLUSTER0_QCH, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T1_CLUSTER0_QCH, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T2_CLUSTER0_QCH, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T3_CLUSTER0_QCH, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_CSSYS_QCH, QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_CSSYS_QCH, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_DBGCORE_QCH, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_ETR_QCH, QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_INT_STM_QCH, QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_QCH, QCH_CON_SECJTAG_QCH_ENABLE, QCH_CON_SECJTAG_QCH_CLOCK_REQ, QCH_CON_SECJTAG_QCH_EXPIRE_VAL, QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_CPUCL0_QCH, QCH_CON_TREX_CPUCL0_QCH_ENABLE, QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CLUSTER1_QCH, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_ATCLK, QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PCLK, QCH_CON_CLUSTER1_QCH_PCLK_ENABLE, QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_SCLK, QCH_CON_CLUSTER1_QCH_SCLK_ENABLE, QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PDBGCLK, QCH_CON_CLUSTER1_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER1_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_GICCLK, QCH_CON_CLUSTER1_QCH_GICCLK_ENABLE, QCH_CON_CLUSTER1_QCH_GICCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_GICCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_GICCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_DBG_PD, QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_CORE, DMYQCH_CON_CLUSTER1_QCH_CORE_ENABLE, DMYQCH_CON_CLUSTER1_QCH_CORE_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER1_QCH_CORE_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL1_QCH, QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL1_QCH, QCH_CON_HPM_APBIF_CPUCL1_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL1_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL1_QCH, QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D0_CLUSTER1_QCH, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D1_CLUSTER1_QCH, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T0_CLUSTER1_QCH, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T1_CLUSTER1_QCH, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T2_CLUSTER1_QCH, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_T3_CLUSTER1_QCH, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_ENABLE, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL1_QCH, QCH_CON_SYSREG_CPUCL1_QCH_ENABLE, QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D0_BTM_DNC_QCH, QCH_CON_D0_BTM_DNC_QCH_ENABLE, QCH_CON_D0_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D0_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D0_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D1_BTM_DNC_QCH, QCH_CON_D1_BTM_DNC_QCH_ENABLE, QCH_CON_D1_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D1_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D1_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D2_BTM_DNC_QCH, QCH_CON_D2_BTM_DNC_QCH_ENABLE, QCH_CON_D2_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D2_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D2_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D3_BTM_DNC_QCH, QCH_CON_D3_BTM_DNC_QCH_ENABLE, QCH_CON_D3_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D3_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D3_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D4_BTM_DNC_QCH, QCH_CON_D4_BTM_DNC_QCH_ENABLE, QCH_CON_D4_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D4_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D4_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D5_BTM_DNC_QCH, QCH_CON_D5_BTM_DNC_QCH_ENABLE, QCH_CON_D5_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_D5_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_D5_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DAP_ASYNC_QCH, DMYQCH_CON_DAP_ASYNC_QCH_ENABLE, DMYQCH_CON_DAP_ASYNC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DAP_ASYNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DC_BTM_DNC_QCH, QCH_CON_DC_BTM_DNC_QCH_ENABLE, QCH_CON_DC_BTM_DNC_QCH_CLOCK_REQ, QCH_CON_DC_BTM_DNC_QCH_EXPIRE_VAL, QCH_CON_DC_BTM_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNC_CMU_DNC_QCH, QCH_CON_DNC_CMU_DNC_QCH_ENABLE, QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL, QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNC_QCH, QCH_CON_D_TZPC_DNC_QCH_ENABLE, QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSPC_QCH, QCH_CON_IP_DSPC_QCH_ENABLE, QCH_CON_IP_DSPC_QCH_CLOCK_REQ, QCH_CON_IP_DSPC_QCH_EXPIRE_VAL, QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPUC_QCH_ACLK, QCH_CON_IP_NPUC_QCH_ACLK_ENABLE, QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ, QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL, QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPUC_QCH_PCLK, QCH_CON_IP_NPUC_QCH_PCLK_ENABLE, QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ, QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL, QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU0_UNIT0_DONE_QCH, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU0_UNIT1_DONE_QCH, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU1_UNIT0_DONE_QCH, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU1_UNIT1_DONE_QCH, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DNCSRAM_QCH, QCH_CON_LHM_AXI_D_DNCSRAM_QCH_ENABLE, QCH_CON_LHM_AXI_D_DNCSRAM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DNCSRAM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D0_SDMA0_QCH, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D0_SDMA1_QCH, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D0_SDMA2_QCH, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D1_SDMA0_QCH, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D1_SDMA1_QCH, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D1_SDMA2_QCH, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_DSPC0_QCH, QCH_CON_LHM_AXI_INT_DSPC0_QCH_ENABLE, QCH_CON_LHM_AXI_INT_DSPC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_DSPC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_DSPC_NPUC0_QCH, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_ENABLE, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_DSPC_NPUC1_QCH, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_ENABLE, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_D_SRAMDMA_QCH, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_ENABLE, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_NPUC_DSPC0_QCH, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_ENABLE, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_NPUC_DSPC1_QCH, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_ENABLE, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DNC_QCH, QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE, QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D0_DNC_QCH, QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D1_DNC_QCH, QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D2_DNC_QCH, QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D3_DNC_QCH, QCH_CON_LHS_ACEL_D3_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D3_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D3_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D4_DNC_QCH, QCH_CON_LHS_ACEL_D4_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D4_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D4_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D5_DNC_QCH, QCH_CON_LHS_ACEL_D5_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D5_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D5_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D6_DNC_QCH, QCH_CON_LHS_ACEL_D6_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D6_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D6_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D7_DNC_QCH, QCH_CON_LHS_ACEL_D7_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_D7_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D7_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_DC_DNC_QCH, QCH_CON_LHS_ACEL_DC_DNC_QCH_ENABLE, QCH_CON_LHS_ACEL_DC_DNC_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_DC_DNC_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU0_UNIT0_SETREG_QCH, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU0_UNIT1_SETREG_QCH, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU1_UNIT0_SETREG_QCH, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU1_UNIT1_SETREG_QCH, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPU00_QCH, QCH_CON_LHS_AXI_D_NPU00_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPU00_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPU00_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPU00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPU01_QCH, QCH_CON_LHS_AXI_D_NPU01_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPU01_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPU01_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPU01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPU10_QCH, QCH_CON_LHS_AXI_D_NPU10_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPU10_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPU10_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPU10_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_NPU11_QCH, QCH_CON_LHS_AXI_D_NPU11_QCH_ENABLE, QCH_CON_LHS_AXI_D_NPU11_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_NPU11_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_NPU11_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D0_SDMA0_QCH, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D0_SDMA1_QCH, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D0_SDMA2_QCH, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D1_SDMA0_QCH, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D1_SDMA1_QCH, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D1_SDMA2_QCH, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_DSPC0_QCH, QCH_CON_LHS_AXI_INT_DSPC0_QCH_ENABLE, QCH_CON_LHS_AXI_INT_DSPC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_DSPC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_DSPC_NPUC0_QCH, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_ENABLE, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_DSPC_NPUC1_QCH, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_ENABLE, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_D_SRAMDMA_QCH, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_ENABLE, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_NPUC_DSPC0_QCH, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_ENABLE, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_NPUC_DSPC1_QCH, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_ENABLE, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_QCH, QCH_CON_PPMU_D0_QCH_ENABLE, QCH_CON_PPMU_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_QCH, QCH_CON_PPMU_D1_QCH_ENABLE, QCH_CON_PPMU_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_QCH, QCH_CON_PPMU_D2_QCH_ENABLE, QCH_CON_PPMU_D2_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_QCH, QCH_CON_PPMU_D3_QCH_ENABLE, QCH_CON_PPMU_D3_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_QCH, QCH_CON_PPMU_D4_QCH_ENABLE, QCH_CON_PPMU_D4_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_QCH_EXPIRE_VAL, QCH_CON_PPMU_D4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_QCH, QCH_CON_PPMU_D5_QCH_ENABLE, QCH_CON_PPMU_D5_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_QCH_EXPIRE_VAL, QCH_CON_PPMU_D5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DC_QCH, QCH_CON_PPMU_DC_QCH_ENABLE, QCH_CON_PPMU_DC_QCH_CLOCK_REQ, QCH_CON_PPMU_DC_QCH_EXPIRE_VAL, QCH_CON_PPMU_DC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DNCDMA_QCH_S0, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DNCDMA_QCH_S1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DNCFLC_QCH_S0, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DNCFLC_QCH_S1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DNCDMA_QCH_S0, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DNCDMA_QCH_S1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DNCFLC_QCH_S0, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DNCFLC_QCH_S1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DNCDMA_QCH_S0, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_ENABLE, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DNCDMA_QCH_S1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DNCFLC_QCH_S0, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_ENABLE, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DNCFLC_QCH_S1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DC_DNC_QCH_S0, QCH_CON_SYSMMU_DC_DNC_QCH_S0_ENABLE, QCH_CON_SYSMMU_DC_DNC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DC_DNC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_DC_DNC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DC_DNC_QCH_S1, QCH_CON_SYSMMU_DC_DNC_QCH_S1_ENABLE, QCH_CON_SYSMMU_DC_DNC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DC_DNC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DC_DNC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNC_QCH, QCH_CON_SYSREG_DNC_QCH_ENABLE, QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_DNC_QCH, QCH_CON_TREX_D_DNC_QCH_ENABLE, QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ, QCH_CON_TREX_D_DNC_QCH_EXPIRE_VAL, QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_DNC_QCH, QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_CMU_DPTX_QCH, QCH_CON_DPTX_CMU_DPTX_QCH_ENABLE, QCH_CON_DPTX_CMU_DPTX_QCH_CLOCK_REQ, QCH_CON_DPTX_CMU_DPTX_QCH_EXPIRE_VAL, QCH_CON_DPTX_CMU_DPTX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP0_QCH_PCLK, QCH_CON_DPTX_TOP0_QCH_PCLK_ENABLE, QCH_CON_DPTX_TOP0_QCH_PCLK_CLOCK_REQ, QCH_CON_DPTX_TOP0_QCH_PCLK_EXPIRE_VAL, QCH_CON_DPTX_TOP0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP0_QCH_GTC_CLK, QCH_CON_DPTX_TOP0_QCH_GTC_CLK_ENABLE, QCH_CON_DPTX_TOP0_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DPTX_TOP0_QCH_GTC_CLK_EXPIRE_VAL, QCH_CON_DPTX_TOP0_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP0_QCH_PHY, QCH_CON_DPTX_TOP0_QCH_PHY_ENABLE, QCH_CON_DPTX_TOP0_QCH_PHY_CLOCK_REQ, QCH_CON_DPTX_TOP0_QCH_PHY_EXPIRE_VAL, QCH_CON_DPTX_TOP0_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP1_QCH_PCLK, QCH_CON_DPTX_TOP1_QCH_PCLK_ENABLE, QCH_CON_DPTX_TOP1_QCH_PCLK_CLOCK_REQ, QCH_CON_DPTX_TOP1_QCH_PCLK_EXPIRE_VAL, QCH_CON_DPTX_TOP1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP1_QCH_GTC_CLK, QCH_CON_DPTX_TOP1_QCH_GTC_CLK_ENABLE, QCH_CON_DPTX_TOP1_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DPTX_TOP1_QCH_GTC_CLK_EXPIRE_VAL, QCH_CON_DPTX_TOP1_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPTX_TOP1_QCH_PHY, QCH_CON_DPTX_TOP1_QCH_PHY_ENABLE, QCH_CON_DPTX_TOP1_QCH_PHY_CLOCK_REQ, QCH_CON_DPTX_TOP1_QCH_PHY_EXPIRE_VAL, QCH_CON_DPTX_TOP1_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPTX_QCH, QCH_CON_D_TZPC_DPTX_QCH_ENABLE, QCH_CON_D_TZPC_DPTX_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPTX_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPTX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPTX_QCH, QCH_CON_LHM_AXI_P_DPTX_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPTX_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPTX_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPTX_QCH, QCH_CON_SYSREG_DPTX_QCH_ENABLE, QCH_CON_SYSREG_DPTX_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPTX_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPTX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D0_DPUM_QCH, QCH_CON_BTM_D0_DPUM_QCH_ENABLE, QCH_CON_BTM_D0_DPUM_QCH_CLOCK_REQ, QCH_CON_BTM_D0_DPUM_QCH_EXPIRE_VAL, QCH_CON_BTM_D0_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D1_DPUM_QCH, QCH_CON_BTM_D1_DPUM_QCH_ENABLE, QCH_CON_BTM_D1_DPUM_QCH_CLOCK_REQ, QCH_CON_BTM_D1_DPUM_QCH_EXPIRE_VAL, QCH_CON_BTM_D1_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D2_DPUM_QCH, QCH_CON_BTM_D2_DPUM_QCH_ENABLE, QCH_CON_BTM_D2_DPUM_QCH_CLOCK_REQ, QCH_CON_BTM_D2_DPUM_QCH_EXPIRE_VAL, QCH_CON_BTM_D2_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D3_DPUM_QCH, QCH_CON_BTM_D3_DPUM_QCH_ENABLE, QCH_CON_BTM_D3_DPUM_QCH_CLOCK_REQ, QCH_CON_BTM_D3_DPUM_QCH_EXPIRE_VAL, QCH_CON_BTM_D3_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUM_QCH_DECON, QCH_CON_DPUM_QCH_DECON_ENABLE, QCH_CON_DPUM_QCH_DECON_CLOCK_REQ, QCH_CON_DPUM_QCH_DECON_EXPIRE_VAL, QCH_CON_DPUM_QCH_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUM_QCH_DMA, QCH_CON_DPUM_QCH_DMA_ENABLE, QCH_CON_DPUM_QCH_DMA_CLOCK_REQ, QCH_CON_DPUM_QCH_DMA_EXPIRE_VAL, QCH_CON_DPUM_QCH_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUM_QCH_DPP, QCH_CON_DPUM_QCH_DPP_ENABLE, QCH_CON_DPUM_QCH_DPP_CLOCK_REQ, QCH_CON_DPUM_QCH_DPP_EXPIRE_VAL, QCH_CON_DPUM_QCH_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUM_CMU_DPUM_QCH, QCH_CON_DPUM_CMU_DPUM_QCH_ENABLE, QCH_CON_DPUM_CMU_DPUM_QCH_CLOCK_REQ, QCH_CON_DPUM_CMU_DPUM_QCH_EXPIRE_VAL, QCH_CON_DPUM_CMU_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUM_QCH, QCH_CON_D_TZPC_DPUM_QCH_ENABLE, QCH_CON_D_TZPC_DPUM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUM_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPUM_QCH, QCH_CON_LHM_AXI_P_DPUM_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPUM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_DPUM_QCH, QCH_CON_LHS_AXI_D0_DPUM_QCH_ENABLE, QCH_CON_LHS_AXI_D0_DPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_DPUM_QCH, QCH_CON_LHS_AXI_D1_DPUM_QCH_ENABLE, QCH_CON_LHS_AXI_D1_DPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_DPUM_QCH, QCH_CON_LHS_AXI_D2_DPUM_QCH_ENABLE, QCH_CON_LHS_AXI_D2_DPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D3_DPUM_QCH, QCH_CON_LHS_AXI_D3_DPUM_QCH_ENABLE, QCH_CON_LHS_AXI_D3_DPUM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D3_DPUM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUM_QCH, QCH_CON_PPMU_D0_DPUM_QCH_ENABLE, QCH_CON_PPMU_D0_DPUM_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUM_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUM_QCH, QCH_CON_PPMU_D1_DPUM_QCH_ENABLE, QCH_CON_PPMU_D1_DPUM_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUM_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_DPUM_QCH, QCH_CON_PPMU_D2_DPUM_QCH_ENABLE, QCH_CON_PPMU_D2_DPUM_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_DPUM_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_DPUM_QCH, QCH_CON_PPMU_D3_DPUM_QCH_ENABLE, QCH_CON_PPMU_D3_DPUM_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_DPUM_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_DPUM_QCH, QCH_CON_SFMPU_DPUM_QCH_ENABLE, QCH_CON_SFMPU_DPUM_QCH_CLOCK_REQ, QCH_CON_SFMPU_DPUM_QCH_EXPIRE_VAL, QCH_CON_SFMPU_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUM_QCH_S0, QCH_CON_SYSMMU_D0_DPUM_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_DPUM_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUM_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUM_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUM_QCH_S1, QCH_CON_SYSMMU_D0_DPUM_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_DPUM_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUM_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUM_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUM_QCH_S0, QCH_CON_SYSMMU_D1_DPUM_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_DPUM_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUM_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUM_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUM_QCH_S1, QCH_CON_SYSMMU_D1_DPUM_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_DPUM_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUM_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUM_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUM_QCH_S0, QCH_CON_SYSMMU_D2_DPUM_QCH_S0_ENABLE, QCH_CON_SYSMMU_D2_DPUM_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUM_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUM_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUM_QCH_S1, QCH_CON_SYSMMU_D2_DPUM_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_DPUM_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUM_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUM_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUM_QCH_S0, QCH_CON_SYSMMU_D3_DPUM_QCH_S0_ENABLE, QCH_CON_SYSMMU_D3_DPUM_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUM_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUM_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUM_QCH_S1, QCH_CON_SYSMMU_D3_DPUM_QCH_S1_ENABLE, QCH_CON_SYSMMU_D3_DPUM_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUM_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUM_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUM_QCH, QCH_CON_SYSREG_DPUM_QCH_ENABLE, QCH_CON_SYSREG_DPUM_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPUM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D0_DPUS_QCH, QCH_CON_BTM_D0_DPUS_QCH_ENABLE, QCH_CON_BTM_D0_DPUS_QCH_CLOCK_REQ, QCH_CON_BTM_D0_DPUS_QCH_EXPIRE_VAL, QCH_CON_BTM_D0_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D1_DPUS_QCH, QCH_CON_BTM_D1_DPUS_QCH_ENABLE, QCH_CON_BTM_D1_DPUS_QCH_CLOCK_REQ, QCH_CON_BTM_D1_DPUS_QCH_EXPIRE_VAL, QCH_CON_BTM_D1_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D2_DPUS_QCH, QCH_CON_BTM_D2_DPUS_QCH_ENABLE, QCH_CON_BTM_D2_DPUS_QCH_CLOCK_REQ, QCH_CON_BTM_D2_DPUS_QCH_EXPIRE_VAL, QCH_CON_BTM_D2_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D3_DPUS_QCH, QCH_CON_BTM_D3_DPUS_QCH_ENABLE, QCH_CON_BTM_D3_DPUS_QCH_CLOCK_REQ, QCH_CON_BTM_D3_DPUS_QCH_EXPIRE_VAL, QCH_CON_BTM_D3_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS_QCH_DECON, QCH_CON_DPUS_QCH_DECON_ENABLE, QCH_CON_DPUS_QCH_DECON_CLOCK_REQ, QCH_CON_DPUS_QCH_DECON_EXPIRE_VAL, QCH_CON_DPUS_QCH_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS_QCH_DMA, QCH_CON_DPUS_QCH_DMA_ENABLE, QCH_CON_DPUS_QCH_DMA_CLOCK_REQ, QCH_CON_DPUS_QCH_DMA_EXPIRE_VAL, QCH_CON_DPUS_QCH_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS_QCH_DPP, QCH_CON_DPUS_QCH_DPP_ENABLE, QCH_CON_DPUS_QCH_DPP_CLOCK_REQ, QCH_CON_DPUS_QCH_DPP_EXPIRE_VAL, QCH_CON_DPUS_QCH_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS_CMU_DPUS_QCH, QCH_CON_DPUS_CMU_DPUS_QCH_ENABLE, QCH_CON_DPUS_CMU_DPUS_QCH_CLOCK_REQ, QCH_CON_DPUS_CMU_DPUS_QCH_EXPIRE_VAL, QCH_CON_DPUS_CMU_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUS_QCH, QCH_CON_D_TZPC_DPUS_QCH_ENABLE, QCH_CON_D_TZPC_DPUS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPUS_QCH, QCH_CON_LHM_AXI_P_DPUS_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPUS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPUS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_DPUS_QCH, QCH_CON_LHS_AXI_D0_DPUS_QCH_ENABLE, QCH_CON_LHS_AXI_D0_DPUS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_DPUS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_DPUS_QCH, QCH_CON_LHS_AXI_D1_DPUS_QCH_ENABLE, QCH_CON_LHS_AXI_D1_DPUS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_DPUS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_DPUS_QCH, QCH_CON_LHS_AXI_D2_DPUS_QCH_ENABLE, QCH_CON_LHS_AXI_D2_DPUS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_DPUS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D3_DPUS_QCH, QCH_CON_LHS_AXI_D3_DPUS_QCH_ENABLE, QCH_CON_LHS_AXI_D3_DPUS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D3_DPUS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D3_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUS_QCH, QCH_CON_PPMU_D0_DPUS_QCH_ENABLE, QCH_CON_PPMU_D0_DPUS_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUS_QCH, QCH_CON_PPMU_D1_DPUS_QCH_ENABLE, QCH_CON_PPMU_D1_DPUS_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_DPUS_QCH, QCH_CON_PPMU_D2_DPUS_QCH_ENABLE, QCH_CON_PPMU_D2_DPUS_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_DPUS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_DPUS_QCH, QCH_CON_PPMU_D3_DPUS_QCH_ENABLE, QCH_CON_PPMU_D3_DPUS_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_DPUS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_DPUS_QCH, QCH_CON_SFMPU_DPUS_QCH_ENABLE, QCH_CON_SFMPU_DPUS_QCH_CLOCK_REQ, QCH_CON_SFMPU_DPUS_QCH_EXPIRE_VAL, QCH_CON_SFMPU_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUS_QCH_S0, QCH_CON_SYSMMU_D0_DPUS_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_DPUS_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUS_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUS_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUS_QCH_S1, QCH_CON_SYSMMU_D0_DPUS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_DPUS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUS_QCH_S0, QCH_CON_SYSMMU_D1_DPUS_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_DPUS_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUS_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUS_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUS_QCH_S1, QCH_CON_SYSMMU_D1_DPUS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_DPUS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUS_QCH_S0, QCH_CON_SYSMMU_D2_DPUS_QCH_S0_ENABLE, QCH_CON_SYSMMU_D2_DPUS_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUS_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUS_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUS_QCH_S1, QCH_CON_SYSMMU_D2_DPUS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_DPUS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUS_QCH_S0, QCH_CON_SYSMMU_D3_DPUS_QCH_S0_ENABLE, QCH_CON_SYSMMU_D3_DPUS_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUS_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUS_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUS_QCH_S1, QCH_CON_SYSMMU_D3_DPUS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D3_DPUS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUS_QCH, QCH_CON_SYSREG_DPUS_QCH_ENABLE, QCH_CON_SYSREG_DPUS_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPUS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D0_DPUS1_QCH, QCH_CON_BTM_D0_DPUS1_QCH_ENABLE, QCH_CON_BTM_D0_DPUS1_QCH_CLOCK_REQ, QCH_CON_BTM_D0_DPUS1_QCH_EXPIRE_VAL, QCH_CON_BTM_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D1_DPUS1_QCH, QCH_CON_BTM_D1_DPUS1_QCH_ENABLE, QCH_CON_BTM_D1_DPUS1_QCH_CLOCK_REQ, QCH_CON_BTM_D1_DPUS1_QCH_EXPIRE_VAL, QCH_CON_BTM_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D2_DPUS1_QCH, QCH_CON_BTM_D2_DPUS1_QCH_ENABLE, QCH_CON_BTM_D2_DPUS1_QCH_CLOCK_REQ, QCH_CON_BTM_D2_DPUS1_QCH_EXPIRE_VAL, QCH_CON_BTM_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D3_DPUS1_QCH, QCH_CON_BTM_D3_DPUS1_QCH_ENABLE, QCH_CON_BTM_D3_DPUS1_QCH_CLOCK_REQ, QCH_CON_BTM_D3_DPUS1_QCH_EXPIRE_VAL, QCH_CON_BTM_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS1_QCH_DECON, QCH_CON_DPUS1_QCH_DECON_ENABLE, QCH_CON_DPUS1_QCH_DECON_CLOCK_REQ, QCH_CON_DPUS1_QCH_DECON_EXPIRE_VAL, QCH_CON_DPUS1_QCH_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS1_QCH_DMA, QCH_CON_DPUS1_QCH_DMA_ENABLE, QCH_CON_DPUS1_QCH_DMA_CLOCK_REQ, QCH_CON_DPUS1_QCH_DMA_EXPIRE_VAL, QCH_CON_DPUS1_QCH_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS1_QCH_DPP, QCH_CON_DPUS1_QCH_DPP_ENABLE, QCH_CON_DPUS1_QCH_DPP_CLOCK_REQ, QCH_CON_DPUS1_QCH_DPP_EXPIRE_VAL, QCH_CON_DPUS1_QCH_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUS1_CMU_DPUS1_QCH, QCH_CON_DPUS1_CMU_DPUS1_QCH_ENABLE, QCH_CON_DPUS1_CMU_DPUS1_QCH_CLOCK_REQ, QCH_CON_DPUS1_CMU_DPUS1_QCH_EXPIRE_VAL, QCH_CON_DPUS1_CMU_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUS1_QCH, QCH_CON_D_TZPC_DPUS1_QCH_ENABLE, QCH_CON_D_TZPC_DPUS1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUS1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPUS1_QCH, QCH_CON_LHM_AXI_P_DPUS1_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_DPUS1_QCH, QCH_CON_LHS_AXI_D0_DPUS1_QCH_ENABLE, QCH_CON_LHS_AXI_D0_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_DPUS1_QCH, QCH_CON_LHS_AXI_D1_DPUS1_QCH_ENABLE, QCH_CON_LHS_AXI_D1_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D2_DPUS1_QCH, QCH_CON_LHS_AXI_D2_DPUS1_QCH_ENABLE, QCH_CON_LHS_AXI_D2_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D2_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D3_DPUS1_QCH, QCH_CON_LHS_AXI_D3_DPUS1_QCH_ENABLE, QCH_CON_LHS_AXI_D3_DPUS1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D3_DPUS1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUS1_QCH, QCH_CON_PPMU_D0_DPUS1_QCH_ENABLE, QCH_CON_PPMU_D0_DPUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUS1_QCH, QCH_CON_PPMU_D1_DPUS1_QCH_ENABLE, QCH_CON_PPMU_D1_DPUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_DPUS1_QCH, QCH_CON_PPMU_D2_DPUS1_QCH_ENABLE, QCH_CON_PPMU_D2_DPUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_DPUS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_DPUS1_QCH, QCH_CON_PPMU_D3_DPUS1_QCH_ENABLE, QCH_CON_PPMU_D3_DPUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_DPUS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_DPUS1_QCH, QCH_CON_SFMPU_DPUS1_QCH_ENABLE, QCH_CON_SFMPU_DPUS1_QCH_CLOCK_REQ, QCH_CON_SFMPU_DPUS1_QCH_EXPIRE_VAL, QCH_CON_SFMPU_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUS1_QCH_S0, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_DPUS1_QCH_S1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUS1_QCH_S0, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_DPUS1_QCH_S1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUS1_QCH_S0, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_ENABLE, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_DPUS1_QCH_S1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUS1_QCH_S0, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_ENABLE, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_DPUS1_QCH_S1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_ENABLE, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUS1_QCH, QCH_CON_SYSREG_DPUS1_QCH_ENABLE, QCH_CON_SYSREG_DPUS1_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUS1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D0_FSYS0_QCH, QCH_CON_BTM_D0_FSYS0_QCH_ENABLE, QCH_CON_BTM_D0_FSYS0_QCH_CLOCK_REQ, QCH_CON_BTM_D0_FSYS0_QCH_EXPIRE_VAL, QCH_CON_BTM_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D1_FSYS0_QCH, QCH_CON_BTM_D1_FSYS0_QCH_ENABLE, QCH_CON_BTM_D1_FSYS0_QCH_CLOCK_REQ, QCH_CON_BTM_D1_FSYS0_QCH_EXPIRE_VAL, QCH_CON_BTM_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D_FSYS0SFI_QCH, QCH_CON_BTM_D_FSYS0SFI_QCH_ENABLE, QCH_CON_BTM_D_FSYS0SFI_QCH_CLOCK_REQ, QCH_CON_BTM_D_FSYS0SFI_QCH_EXPIRE_VAL, QCH_CON_BTM_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_FSYS0_0_QCH, QCH_CON_D_TZPC_FSYS0_0_QCH_ENABLE, QCH_CON_D_TZPC_FSYS0_0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_FSYS0_0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_FSYS0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_FSYS0_1_QCH, QCH_CON_D_TZPC_FSYS0_1_QCH_ENABLE, QCH_CON_D_TZPC_FSYS0_1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_FSYS0_1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_FSYS0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(FSYS0_CMU_FSYS0_QCH, QCH_CON_FSYS0_CMU_FSYS0_QCH_ENABLE, QCH_CON_FSYS0_CMU_FSYS0_QCH_CLOCK_REQ, QCH_CON_FSYS0_CMU_FSYS0_QCH_EXPIRE_VAL, QCH_CON_FSYS0_CMU_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_FSYS0_QCH, QCH_CON_GPIO_FSYS0_QCH_ENABLE, QCH_CON_GPIO_FSYS0_QCH_CLOCK_REQ, QCH_CON_GPIO_FSYS0_QCH_EXPIRE_VAL, QCH_CON_GPIO_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_PCIE_QCH, QCH_CON_LHM_AXI_D0_PCIE_QCH_ENABLE, QCH_CON_LHM_AXI_D0_PCIE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_PCIE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_PCIE_QCH, QCH_CON_LHM_AXI_D1_PCIE_QCH_ENABLE, QCH_CON_LHM_AXI_D1_PCIE_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_PCIE_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_FSYS2FSYS0_QCH, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_ENABLE, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_FSYS0_QCH, QCH_CON_LHM_AXI_P_FSYS0_QCH_ENABLE, QCH_CON_LHM_AXI_P_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_SFIFSYS0_QCH, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_ENABLE, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D0_FSYS0_QCH, QCH_CON_LHS_ACEL_D0_FSYS0_QCH_ENABLE, QCH_CON_LHS_ACEL_D0_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D0_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D1_FSYS0_QCH, QCH_CON_LHS_ACEL_D1_FSYS0_QCH_ENABLE, QCH_CON_LHS_ACEL_D1_FSYS0_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D1_FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_FSYS0SFI_QCH, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_ENABLE, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_FSYS0FSYS2_QCH, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_ENABLE, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X2_DBI, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X2_APB, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X1_DBI, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_G3X1_APB, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_SCLK, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_ENABLE, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_PCS_APB, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L0_QCH_IF_CMN, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_ENABLE, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_SCLK, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_ENABLE, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_IF_CMN, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_PCS_APB, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X2_APB, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X2_DBI, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X1_APB, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X1_DBI, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_SCLK, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_ENABLE, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_IF_CMN, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_PCS_APB, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X4_APB, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X4_DBI, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X2_APB, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X2_DBI, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_ENABLE, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_CLOCK_REQ, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3A_2L0_QCH, QCH_CON_PCIE_IA_GEN3A_2L0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3A_2L0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3A_2L0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3A_2L1_QCH, QCH_CON_PCIE_IA_GEN3A_2L1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3A_2L1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3A_2L1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3A_4L_QCH, QCH_CON_PCIE_IA_GEN3A_4L_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3A_4L_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3A_4L_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3B_2L0_QCH, QCH_CON_PCIE_IA_GEN3B_2L0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3B_2L0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3B_2L0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3B_2L1_QCH, QCH_CON_PCIE_IA_GEN3B_2L1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3B_2L1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3B_2L1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN3B_4L_QCH, QCH_CON_PCIE_IA_GEN3B_4L_QCH_ENABLE, QCH_CON_PCIE_IA_GEN3B_4L_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN3B_4L_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_FSYS0_QCH, QCH_CON_PPMU_D0_FSYS0_QCH_ENABLE, QCH_CON_PPMU_D0_FSYS0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_FSYS0_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_FSYS0_QCH, QCH_CON_PPMU_D1_FSYS0_QCH_ENABLE, QCH_CON_PPMU_D1_FSYS0_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_FSYS0_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_FSYS0SFI_QCH, QCH_CON_PPMU_D_FSYS0SFI_QCH_ENABLE, QCH_CON_PPMU_D_FSYS0SFI_QCH_CLOCK_REQ, QCH_CON_PPMU_D_FSYS0SFI_QCH_EXPIRE_VAL, QCH_CON_PPMU_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3A_2L0_QCH, QCH_CON_QE_PCIE_GEN3A_2L0_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3A_2L0_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3A_2L1_QCH, QCH_CON_QE_PCIE_GEN3A_2L1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3A_2L1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3A_4L_QCH, QCH_CON_QE_PCIE_GEN3A_4L_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3A_4L_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3A_4L_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3B_2L0_QCH, QCH_CON_QE_PCIE_GEN3B_2L0_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3B_2L0_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3B_2L1_QCH, QCH_CON_QE_PCIE_GEN3B_2L1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3B_2L1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN3B_4L_QCH, QCH_CON_QE_PCIE_GEN3B_4L_QCH_ENABLE, QCH_CON_QE_PCIE_GEN3B_4L_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN3B_4L_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_D0_FSYS0_QCH, QCH_CON_S2MPU_D0_FSYS0_QCH_ENABLE, QCH_CON_S2MPU_D0_FSYS0_QCH_CLOCK_REQ, QCH_CON_S2MPU_D0_FSYS0_QCH_EXPIRE_VAL, QCH_CON_S2MPU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_D1_FSYS0_QCH, QCH_CON_S2MPU_D1_FSYS0_QCH_ENABLE, QCH_CON_S2MPU_D1_FSYS0_QCH_CLOCK_REQ, QCH_CON_S2MPU_D1_FSYS0_QCH_EXPIRE_VAL, QCH_CON_S2MPU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_FSYS0_QCH, QCH_CON_SYSREG_FSYS0_QCH_ENABLE, QCH_CON_SYSREG_FSYS0_QCH_CLOCK_REQ, QCH_CON_SYSREG_FSYS0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3A_2L0_QCH, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3A_2L1_QCH, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3A_4L_QCH, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3B_2L0_QCH, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3B_2L1_QCH, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PCIE_GEN3B_4L_QCH, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_ENABLE, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_CLOCK_REQ, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_EXPIRE_VAL, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_FSYS1_QCH, QCH_CON_BTM_FSYS1_QCH_ENABLE, QCH_CON_BTM_FSYS1_QCH_CLOCK_REQ, QCH_CON_BTM_FSYS1_QCH_EXPIRE_VAL, QCH_CON_BTM_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_FSYS1_QCH, QCH_CON_D_TZPC_FSYS1_QCH_ENABLE, QCH_CON_D_TZPC_FSYS1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_FSYS1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(FSYS1_CMU_FSYS1_QCH, QCH_CON_FSYS1_CMU_FSYS1_QCH_ENABLE, QCH_CON_FSYS1_CMU_FSYS1_QCH_CLOCK_REQ, QCH_CON_FSYS1_CMU_FSYS1_QCH_EXPIRE_VAL, QCH_CON_FSYS1_CMU_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_FSYS1_QCH, QCH_CON_GPIO_FSYS1_QCH_ENABLE, QCH_CON_GPIO_FSYS1_QCH_CLOCK_REQ, QCH_CON_GPIO_FSYS1_QCH_EXPIRE_VAL, QCH_CON_GPIO_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_FSYS1_QCH, QCH_CON_LHM_AXI_P_FSYS1_QCH_ENABLE, QCH_CON_LHM_AXI_P_FSYS1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_FSYS1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_FSYS1_QCH, QCH_CON_LHS_ACEL_D_FSYS1_QCH_ENABLE, QCH_CON_LHS_ACEL_D_FSYS1_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_FSYS1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_FSYS1_QCH, QCH_CON_PPMU_FSYS1_QCH_ENABLE, QCH_CON_PPMU_FSYS1_QCH_CLOCK_REQ, QCH_CON_PPMU_FSYS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_D_FSYS1_QCH, QCH_CON_S2MPU_D_FSYS1_QCH_ENABLE, QCH_CON_S2MPU_D_FSYS1_QCH_CLOCK_REQ, QCH_CON_S2MPU_D_FSYS1_QCH_EXPIRE_VAL, QCH_CON_S2MPU_D_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_FSYS1_QCH, QCH_CON_SYSREG_FSYS1_QCH_ENABLE, QCH_CON_SYSREG_FSYS1_QCH_CLOCK_REQ, QCH_CON_SYSREG_FSYS1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_0_QCH_LINK, QCH_CON_USB20DRD_0_QCH_LINK_ENABLE, QCH_CON_USB20DRD_0_QCH_LINK_CLOCK_REQ, QCH_CON_USB20DRD_0_QCH_LINK_EXPIRE_VAL, QCH_CON_USB20DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_0_QCH_PHY, QCH_CON_USB20DRD_0_QCH_PHY_ENABLE, QCH_CON_USB20DRD_0_QCH_PHY_CLOCK_REQ, QCH_CON_USB20DRD_0_QCH_PHY_EXPIRE_VAL, QCH_CON_USB20DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_1_QCH_LINK, QCH_CON_USB20DRD_1_QCH_LINK_ENABLE, QCH_CON_USB20DRD_1_QCH_LINK_CLOCK_REQ, QCH_CON_USB20DRD_1_QCH_LINK_EXPIRE_VAL, QCH_CON_USB20DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_1_QCH_PHY, QCH_CON_USB20DRD_1_QCH_PHY_ENABLE, QCH_CON_USB20DRD_1_QCH_PHY_CLOCK_REQ, QCH_CON_USB20DRD_1_QCH_PHY_EXPIRE_VAL, QCH_CON_USB20DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_0_QCH_LINK, QCH_CON_USB30DRD_0_QCH_LINK_ENABLE, QCH_CON_USB30DRD_0_QCH_LINK_CLOCK_REQ, QCH_CON_USB30DRD_0_QCH_LINK_EXPIRE_VAL, QCH_CON_USB30DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_0_QCH_PHY, QCH_CON_USB30DRD_0_QCH_PHY_ENABLE, QCH_CON_USB30DRD_0_QCH_PHY_CLOCK_REQ, QCH_CON_USB30DRD_0_QCH_PHY_EXPIRE_VAL, QCH_CON_USB30DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_0_QCH_SUSPEND, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_ENABLE, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_1_QCH_LINK, QCH_CON_USB30DRD_1_QCH_LINK_ENABLE, QCH_CON_USB30DRD_1_QCH_LINK_CLOCK_REQ, QCH_CON_USB30DRD_1_QCH_LINK_EXPIRE_VAL, QCH_CON_USB30DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_1_QCH_PHY, QCH_CON_USB30DRD_1_QCH_PHY_ENABLE, QCH_CON_USB30DRD_1_QCH_PHY_CLOCK_REQ, QCH_CON_USB30DRD_1_QCH_PHY_EXPIRE_VAL, QCH_CON_USB30DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB30DRD_1_QCH_SUSPEND, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_ENABLE, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_FSYS1_QCH, QCH_CON_VGEN_LITE_FSYS1_QCH_ENABLE, QCH_CON_VGEN_LITE_FSYS1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_FSYS1_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_FSYS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D_FSYS2_QCH, QCH_CON_BTM_D_FSYS2_QCH_ENABLE, QCH_CON_BTM_D_FSYS2_QCH_CLOCK_REQ, QCH_CON_BTM_D_FSYS2_QCH_EXPIRE_VAL, QCH_CON_BTM_D_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D_FSYS2FSYS0_QCH, QCH_CON_BTM_D_FSYS2FSYS0_QCH_ENABLE, QCH_CON_BTM_D_FSYS2FSYS0_QCH_CLOCK_REQ, QCH_CON_BTM_D_FSYS2FSYS0_QCH_EXPIRE_VAL, QCH_CON_BTM_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_FSYS2_QCH, QCH_CON_D_TZPC_FSYS2_QCH_ENABLE, QCH_CON_D_TZPC_FSYS2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_FSYS2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETHERNET0_QCH_S0, QCH_CON_ETHERNET0_QCH_S0_ENABLE, QCH_CON_ETHERNET0_QCH_S0_CLOCK_REQ, QCH_CON_ETHERNET0_QCH_S0_EXPIRE_VAL, QCH_CON_ETHERNET0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETHERNET0_QCH_S1, QCH_CON_ETHERNET0_QCH_S1_ENABLE, QCH_CON_ETHERNET0_QCH_S1_CLOCK_REQ, QCH_CON_ETHERNET0_QCH_S1_EXPIRE_VAL, QCH_CON_ETHERNET0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETHERNET1_QCH_S0, QCH_CON_ETHERNET1_QCH_S0_ENABLE, QCH_CON_ETHERNET1_QCH_S0_CLOCK_REQ, QCH_CON_ETHERNET1_QCH_S0_EXPIRE_VAL, QCH_CON_ETHERNET1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETHERNET1_QCH_S1, QCH_CON_ETHERNET1_QCH_S1_ENABLE, QCH_CON_ETHERNET1_QCH_S1_CLOCK_REQ, QCH_CON_ETHERNET1_QCH_S1_EXPIRE_VAL, QCH_CON_ETHERNET1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(FSYS2_CMU_FSYS2_QCH, QCH_CON_FSYS2_CMU_FSYS2_QCH_ENABLE, QCH_CON_FSYS2_CMU_FSYS2_QCH_CLOCK_REQ, QCH_CON_FSYS2_CMU_FSYS2_QCH_EXPIRE_VAL, QCH_CON_FSYS2_CMU_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_FSYS2_QCH, QCH_CON_GPIO_FSYS2_QCH_ENABLE, QCH_CON_GPIO_FSYS2_QCH_CLOCK_REQ, QCH_CON_GPIO_FSYS2_QCH_EXPIRE_VAL, QCH_CON_GPIO_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_FSYS0FSYS2_QCH, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_ENABLE, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_FSYS2_QCH, QCH_CON_LHM_AXI_P_FSYS2_QCH_ENABLE, QCH_CON_LHM_AXI_P_FSYS2_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D_FSYS2_QCH, QCH_CON_LHS_ACEL_D_FSYS2_QCH_ENABLE, QCH_CON_LHS_ACEL_D_FSYS2_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D_FSYS2_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_FSYS2FSYS0_QCH, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_ENABLE, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ETHERNET_QCH, QCH_CON_PPMU_ETHERNET_QCH_ENABLE, QCH_CON_PPMU_ETHERNET_QCH_CLOCK_REQ, QCH_CON_PPMU_ETHERNET_QCH_EXPIRE_VAL, QCH_CON_PPMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_UFS_EMBD0_QCH, QCH_CON_PPMU_UFS_EMBD0_QCH_ENABLE, QCH_CON_PPMU_UFS_EMBD0_QCH_CLOCK_REQ, QCH_CON_PPMU_UFS_EMBD0_QCH_EXPIRE_VAL, QCH_CON_PPMU_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_UFS_EMBD1_QCH, QCH_CON_PPMU_UFS_EMBD1_QCH_ENABLE, QCH_CON_PPMU_UFS_EMBD1_QCH_CLOCK_REQ, QCH_CON_PPMU_UFS_EMBD1_QCH_EXPIRE_VAL, QCH_CON_PPMU_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ETHERNET0_QCH, QCH_CON_QE_ETHERNET0_QCH_ENABLE, QCH_CON_QE_ETHERNET0_QCH_CLOCK_REQ, QCH_CON_QE_ETHERNET0_QCH_EXPIRE_VAL, QCH_CON_QE_ETHERNET0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ETHERNET1_QCH, QCH_CON_QE_ETHERNET1_QCH_ENABLE, QCH_CON_QE_ETHERNET1_QCH_CLOCK_REQ, QCH_CON_QE_ETHERNET1_QCH_EXPIRE_VAL, QCH_CON_QE_ETHERNET1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_UFS_EMBD0_QCH, QCH_CON_QE_UFS_EMBD0_QCH_ENABLE, QCH_CON_QE_UFS_EMBD0_QCH_CLOCK_REQ, QCH_CON_QE_UFS_EMBD0_QCH_EXPIRE_VAL, QCH_CON_QE_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_UFS_EMBD1_QCH, QCH_CON_QE_UFS_EMBD1_QCH_ENABLE, QCH_CON_QE_UFS_EMBD1_QCH_CLOCK_REQ, QCH_CON_QE_UFS_EMBD1_QCH_EXPIRE_VAL, QCH_CON_QE_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_D_FSYS2_QCH, QCH_CON_S2MPU_D_FSYS2_QCH_ENABLE, QCH_CON_S2MPU_D_FSYS2_QCH_CLOCK_REQ, QCH_CON_S2MPU_D_FSYS2_QCH_EXPIRE_VAL, QCH_CON_S2MPU_D_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ETHERNET_QCH, QCH_CON_SYSMMU_ETHERNET_QCH_ENABLE, QCH_CON_SYSMMU_ETHERNET_QCH_CLOCK_REQ, QCH_CON_SYSMMU_ETHERNET_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_FSYS2_QCH, QCH_CON_SYSREG_FSYS2_QCH_ENABLE, QCH_CON_SYSREG_FSYS2_QCH_CLOCK_REQ, QCH_CON_SYSREG_FSYS2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_FSYS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD0_QCH_UFS, QCH_CON_UFS_EMBD0_QCH_UFS_ENABLE, QCH_CON_UFS_EMBD0_QCH_UFS_CLOCK_REQ, QCH_CON_UFS_EMBD0_QCH_UFS_EXPIRE_VAL, QCH_CON_UFS_EMBD0_QCH_UFS_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD0_QCH_FMP, QCH_CON_UFS_EMBD0_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD0_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD0_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_EMBD0_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD1_QCH_UFS, QCH_CON_UFS_EMBD1_QCH_UFS_ENABLE, QCH_CON_UFS_EMBD1_QCH_UFS_CLOCK_REQ, QCH_CON_UFS_EMBD1_QCH_UFS_EXPIRE_VAL, QCH_CON_UFS_EMBD1_QCH_UFS_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD1_QCH_FMP, QCH_CON_UFS_EMBD1_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD1_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD1_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_EMBD1_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_ETHERNET0_QCH, QCH_CON_VGEN_ETHERNET0_QCH_ENABLE, QCH_CON_VGEN_ETHERNET0_QCH_CLOCK_REQ, QCH_CON_VGEN_ETHERNET0_QCH_EXPIRE_VAL, QCH_CON_VGEN_ETHERNET0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_ETHERNET1_QCH, QCH_CON_VGEN_ETHERNET1_QCH_ENABLE, QCH_CON_VGEN_ETHERNET1_QCH_CLOCK_REQ, QCH_CON_VGEN_ETHERNET1_QCH_EXPIRE_VAL, QCH_CON_VGEN_ETHERNET1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_G2DD0_QCH, QCH_CON_BTM_G2DD0_QCH_ENABLE, QCH_CON_BTM_G2DD0_QCH_CLOCK_REQ, QCH_CON_BTM_G2DD0_QCH_EXPIRE_VAL, QCH_CON_BTM_G2DD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_G2DD1_QCH, QCH_CON_BTM_G2DD1_QCH_ENABLE, QCH_CON_BTM_G2DD1_QCH_CLOCK_REQ, QCH_CON_BTM_G2DD1_QCH_EXPIRE_VAL, QCH_CON_BTM_G2DD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_G2DD2_QCH, QCH_CON_BTM_G2DD2_QCH_ENABLE, QCH_CON_BTM_G2DD2_QCH_CLOCK_REQ, QCH_CON_BTM_G2DD2_QCH_EXPIRE_VAL, QCH_CON_BTM_G2DD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G2D_QCH, QCH_CON_D_TZPC_G2D_QCH_ENABLE, QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_QCH, QCH_CON_G2D_QCH_ENABLE, QCH_CON_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_CMU_G2D_QCH, QCH_CON_G2D_CMU_G2D_QCH_ENABLE, QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_EXPIRE_VAL, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G2D_QCH, QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D0_G2D_QCH, QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D1_G2D_QCH, QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACEL_D2_G2D_QCH, QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MSCL_QCH, QCH_CON_MSCL_QCH_ENABLE, QCH_CON_MSCL_QCH_CLOCK_REQ, QCH_CON_MSCL_QCH_EXPIRE_VAL, QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G2DD0_QCH, QCH_CON_PPMU_G2DD0_QCH_ENABLE, QCH_CON_PPMU_G2DD0_QCH_CLOCK_REQ, QCH_CON_PPMU_G2DD0_QCH_EXPIRE_VAL, QCH_CON_PPMU_G2DD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G2DD1_QCH, QCH_CON_PPMU_G2DD1_QCH_ENABLE, QCH_CON_PPMU_G2DD1_QCH_CLOCK_REQ, QCH_CON_PPMU_G2DD1_QCH_EXPIRE_VAL, QCH_CON_PPMU_G2DD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G2DD2_QCH, QCH_CON_PPMU_G2DD2_QCH_ENABLE, QCH_CON_PPMU_G2DD2_QCH_CLOCK_REQ, QCH_CON_PPMU_G2DD2_QCH_EXPIRE_VAL, QCH_CON_PPMU_G2DD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JPEG_QCH, QCH_CON_QE_JPEG_QCH_ENABLE, QCH_CON_QE_JPEG_QCH_CLOCK_REQ, QCH_CON_QE_JPEG_QCH_EXPIRE_VAL, QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MSCL_QCH, QCH_CON_QE_MSCL_QCH_ENABLE, QCH_CON_QE_MSCL_QCH_CLOCK_REQ, QCH_CON_QE_MSCL_QCH_EXPIRE_VAL, QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD0_QCH_S0, QCH_CON_SYSMMU_G2DD0_QCH_S0_ENABLE, QCH_CON_SYSMMU_G2DD0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_G2DD0_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD0_QCH_S1, QCH_CON_SYSMMU_G2DD0_QCH_S1_ENABLE, QCH_CON_SYSMMU_G2DD0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_G2DD0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD1_QCH_S0, QCH_CON_SYSMMU_G2DD1_QCH_S0_ENABLE, QCH_CON_SYSMMU_G2DD1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_G2DD1_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD1_QCH_S1, QCH_CON_SYSMMU_G2DD1_QCH_S1_ENABLE, QCH_CON_SYSMMU_G2DD1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_G2DD1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD2_QCH_S0, QCH_CON_SYSMMU_G2DD2_QCH_S0_ENABLE, QCH_CON_SYSMMU_G2DD2_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_G2DD2_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD2_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G2DD2_QCH_S1, QCH_CON_SYSMMU_G2DD2_QCH_S1_ENABLE, QCH_CON_SYSMMU_G2DD2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_G2DD2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_G2DD2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G2D_QCH, QCH_CON_SYSREG_G2D_QCH_ENABLE, QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G2D_QCH, QCH_CON_VGEN_LITE_G2D_QCH_ENABLE, QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D00_QCH, QCH_CON_D_TZPC_G3D00_QCH_ENABLE, QCH_CON_D_TZPC_G3D00_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D00_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D00_CMU_G3D00_QCH, QCH_CON_G3D00_CMU_G3D00_QCH_ENABLE, QCH_CON_G3D00_CMU_G3D00_QCH_CLOCK_REQ, QCH_CON_G3D00_CMU_G3D00_QCH_EXPIRE_VAL, QCH_CON_G3D00_CMU_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU00_QCH, QCH_CON_GPU00_QCH_ENABLE, QCH_CON_GPU00_QCH_CLOCK_REQ, QCH_CON_GPU00_QCH_EXPIRE_VAL, QCH_CON_GPU00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D00_QCH, QCH_CON_LHM_AXI_P_G3D00_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D00_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_INT_G3D00_QCH, QCH_CON_LHM_AXI_P_INT_G3D00_QCH_ENABLE, QCH_CON_LHM_AXI_P_INT_G3D00_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_INT_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D_G3D00_QCH, QCH_CON_LHS_ACE_D_G3D00_QCH_ENABLE, QCH_CON_LHS_ACE_D_G3D00_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_INT_G3D00_QCH, QCH_CON_LHS_AXI_P_INT_G3D00_QCH_ENABLE, QCH_CON_LHS_AXI_P_INT_G3D00_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_INT_G3D00_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D00_QCH, QCH_CON_PPMU_G3D00_QCH_ENABLE, QCH_CON_PPMU_G3D00_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D00_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D00_QCH, QCH_CON_SYSREG_G3D00_QCH_ENABLE, QCH_CON_SYSREG_G3D00_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D00_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G3D00_QCH, QCH_CON_VGEN_LITE_G3D00_QCH_ENABLE, QCH_CON_VGEN_LITE_G3D00_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G3D00_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G3D00_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D01_QCH, QCH_CON_D_TZPC_G3D01_QCH_ENABLE, QCH_CON_D_TZPC_G3D01_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D01_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D01_CMU_G3D01_QCH, QCH_CON_G3D01_CMU_G3D01_QCH_ENABLE, QCH_CON_G3D01_CMU_G3D01_QCH_CLOCK_REQ, QCH_CON_G3D01_CMU_G3D01_QCH_EXPIRE_VAL, QCH_CON_G3D01_CMU_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU01_QCH, QCH_CON_GPU01_QCH_ENABLE, QCH_CON_GPU01_QCH_CLOCK_REQ, QCH_CON_GPU01_QCH_EXPIRE_VAL, QCH_CON_GPU01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D01_QCH, QCH_CON_LHM_AXI_P_G3D01_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D01_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_INT_G3D01_QCH, QCH_CON_LHM_AXI_P_INT_G3D01_QCH_ENABLE, QCH_CON_LHM_AXI_P_INT_G3D01_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_INT_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D_G3D01_QCH, QCH_CON_LHS_ACE_D_G3D01_QCH_ENABLE, QCH_CON_LHS_ACE_D_G3D01_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_INT_G3D01_QCH, QCH_CON_LHS_AXI_P_INT_G3D01_QCH_ENABLE, QCH_CON_LHS_AXI_P_INT_G3D01_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_INT_G3D01_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D01_QCH, QCH_CON_PPMU_G3D01_QCH_ENABLE, QCH_CON_PPMU_G3D01_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D01_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D01_QCH, QCH_CON_SYSREG_G3D01_QCH_ENABLE, QCH_CON_SYSREG_G3D01_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D01_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G3D01_QCH, QCH_CON_VGEN_LITE_G3D01_QCH_ENABLE, QCH_CON_VGEN_LITE_G3D01_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G3D01_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G3D01_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D1_QCH_LH_D0_G3D1, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_ENABLE, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_CLOCK_REQ, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_EXPIRE_VAL, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D1_QCH_LH_D1_G3D1, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_ENABLE, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_CLOCK_REQ, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_EXPIRE_VAL, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D1_QCH_LH_D2_G3D1, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_ENABLE, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_CLOCK_REQ, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_EXPIRE_VAL, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D1_QCH_LH_D3_G3D1, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_ENABLE, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_CLOCK_REQ, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_EXPIRE_VAL, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D1_QCH, QCH_CON_D_TZPC_G3D1_QCH_ENABLE, QCH_CON_D_TZPC_G3D1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D1_CMU_G3D1_QCH, QCH_CON_G3D1_CMU_G3D1_QCH_ENABLE, QCH_CON_G3D1_CMU_G3D1_QCH_CLOCK_REQ, QCH_CON_G3D1_CMU_G3D1_QCH_EXPIRE_VAL, QCH_CON_G3D1_CMU_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU1_QCH, QCH_CON_GPU1_QCH_ENABLE, QCH_CON_GPU1_QCH_CLOCK_REQ, QCH_CON_GPU1_QCH_EXPIRE_VAL, QCH_CON_GPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D1_QCH, QCH_CON_LHM_AXI_P_G3D1_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_INT_G3D1_QCH, QCH_CON_LHM_AXI_P_INT_G3D1_QCH_ENABLE, QCH_CON_LHM_AXI_P_INT_G3D1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_INT_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_INT_G3D1_QCH, QCH_CON_LHS_AXI_P_INT_G3D1_QCH_ENABLE, QCH_CON_LHS_AXI_P_INT_G3D1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_INT_G3D1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D1_QCH, QCH_CON_SYSREG_G3D1_QCH_ENABLE, QCH_CON_SYSREG_G3D1_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_G3D1_QCH, QCH_CON_VGEN_LITE_G3D1_QCH_ENABLE, QCH_CON_VGEN_LITE_G3D1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_G3D1_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_ISPB_QCH, QCH_CON_BTM_ISPB_QCH_ENABLE, QCH_CON_BTM_ISPB_QCH_CLOCK_REQ, QCH_CON_BTM_ISPB_QCH_EXPIRE_VAL, QCH_CON_BTM_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ISPB_QCH, QCH_CON_D_TZPC_ISPB_QCH_ENABLE, QCH_CON_D_TZPC_ISPB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ISPB_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ISPB_QCH, QCH_CON_ISPB_QCH_ENABLE, QCH_CON_ISPB_QCH_CLOCK_REQ, QCH_CON_ISPB_QCH_EXPIRE_VAL, QCH_CON_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ISPB_QCH_C2C, QCH_CON_ISPB_QCH_C2C_ENABLE, QCH_CON_ISPB_QCH_C2C_CLOCK_REQ, QCH_CON_ISPB_QCH_C2C_EXPIRE_VAL, QCH_CON_ISPB_QCH_C2C_IGNORE_FORCE_PM_EN),
	CLK_QCH(ISPB_CMU_ISPB_QCH, QCH_CON_ISPB_CMU_ISPB_QCH_ENABLE, QCH_CON_ISPB_CMU_ISPB_QCH_CLOCK_REQ, QCH_CON_ISPB_CMU_ISPB_QCH_EXPIRE_VAL, QCH_CON_ISPB_CMU_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_C2C_TAAISPB_QCH, QCH_CON_LHM_AST_C2C_TAAISPB_QCH_ENABLE, QCH_CON_LHM_AST_C2C_TAAISPB_QCH_CLOCK_REQ, QCH_CON_LHM_AST_C2C_TAAISPB_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_TAAISPB_QCH, QCH_CON_LHM_AST_OTF_TAAISPB_QCH_ENABLE, QCH_CON_LHM_AST_OTF_TAAISPB_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_TAAISPB_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_ISPB_QCH, QCH_CON_LHM_AXI_P_ISPB_QCH_ENABLE, QCH_CON_LHM_AXI_P_ISPB_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_ISPB_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_C2C_ISPBACC_QCH, QCH_CON_LHS_AST_C2C_ISPBACC_QCH_ENABLE, QCH_CON_LHS_AST_C2C_ISPBACC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_C2C_ISPBACC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_C2C_ISPBACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_ISPBACC_QCH, QCH_CON_LHS_AST_OTF_ISPBACC_QCH_ENABLE, QCH_CON_LHS_AST_OTF_ISPBACC_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_ISPBACC_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_ISPBACC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_ISPB_QCH, QCH_CON_LHS_AXI_D_ISPB_QCH_ENABLE, QCH_CON_LHS_AXI_D_ISPB_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_ISPB_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ISPB_QCH, QCH_CON_PPMU_ISPB_QCH_ENABLE, QCH_CON_PPMU_ISPB_QCH_CLOCK_REQ, QCH_CON_PPMU_ISPB_QCH_EXPIRE_VAL, QCH_CON_PPMU_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ISPB_QCH_S0, QCH_CON_SYSMMU_ISPB_QCH_S0_ENABLE, QCH_CON_SYSMMU_ISPB_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_ISPB_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_ISPB_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ISPB_QCH_S1, QCH_CON_SYSMMU_ISPB_QCH_S1_ENABLE, QCH_CON_SYSMMU_ISPB_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_ISPB_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_ISPB_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ISPB_QCH, QCH_CON_SYSREG_ISPB_QCH_ENABLE, QCH_CON_SYSREG_ISPB_QCH_CLOCK_REQ, QCH_CON_SYSREG_ISPB_QCH_EXPIRE_VAL, QCH_CON_SYSREG_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_ISPB_QCH, QCH_CON_VGEN_LITE_ISPB_QCH_ENABLE, QCH_CON_VGEN_LITE_ISPB_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_ISPB_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_ISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D0_MFC_QCH, QCH_CON_BTM_D0_MFC_QCH_ENABLE, QCH_CON_BTM_D0_MFC_QCH_CLOCK_REQ, QCH_CON_BTM_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_BTM_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_D1_MFC_QCH, QCH_CON_BTM_D1_MFC_QCH_ENABLE, QCH_CON_BTM_D1_MFC_QCH_CLOCK_REQ, QCH_CON_BTM_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_BTM_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MFC_QCH, QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE, QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MFC_QCH, QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MFC_QCH, QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC_QCH_MI, QCH_CON_LH_ATB_MFC_QCH_MI_ENABLE, QCH_CON_LH_ATB_MFC_QCH_MI_CLOCK_REQ, QCH_CON_LH_ATB_MFC_QCH_MI_EXPIRE_VAL, QCH_CON_LH_ATB_MFC_QCH_MI_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC_QCH_SI, QCH_CON_LH_ATB_MFC_QCH_SI_ENABLE, QCH_CON_LH_ATB_MFC_QCH_SI_CLOCK_REQ, QCH_CON_LH_ATB_MFC_QCH_SI_EXPIRE_VAL, QCH_CON_LH_ATB_MFC_QCH_SI_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFC_QCH, QCH_CON_PPMU_D0_MFC_QCH_ENABLE, QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFC_QCH, QCH_CON_PPMU_D1_MFC_QCH_ENABLE, QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_MFC_QCH, QCH_CON_PPMU_D2_MFC_QCH_ENABLE, QCH_CON_PPMU_D2_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_S0, QCH_CON_SYSMMU_D0_MFC_QCH_S0_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_S1, QCH_CON_SYSMMU_D0_MFC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_S0, QCH_CON_SYSMMU_D1_MFC_QCH_S0_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_S1, QCH_CON_SYSMMU_D1_MFC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MFC_QCH, QCH_CON_VGEN_LITE_MFC_QCH_ENABLE, QCH_CON_VGEN_LITE_MFC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MFC_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WFD_QCH, QCH_CON_WFD_QCH_ENABLE, QCH_CON_WFD_QCH_CLOCK_REQ, QCH_CON_WFD_QCH_EXPIRE_VAL, QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY0_QCH, QCH_CON_APBBR_DDRPHY0_QCH_ENABLE, QCH_CON_APBBR_DDRPHY0_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY0_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY1_QCH, QCH_CON_APBBR_DDRPHY1_QCH_ENABLE, QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC0_QCH, QCH_CON_APBBR_DMC0_QCH_ENABLE, QCH_CON_APBBR_DMC0_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC0_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC1_QCH, QCH_CON_APBBR_DMC1_QCH_ENABLE, QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMCTZ0_QCH, QCH_CON_APBBR_DMCTZ0_QCH_ENABLE, QCH_CON_APBBR_DMCTZ0_QCH_CLOCK_REQ, QCH_CON_APBBR_DMCTZ0_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMCTZ0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMCTZ1_QCH, QCH_CON_APBBR_DMCTZ1_QCH_ENABLE, QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ, QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC0_QCH, QCH_CON_DMC0_QCH_ENABLE, QCH_CON_DMC0_QCH_CLOCK_REQ, QCH_CON_DMC0_QCH_EXPIRE_VAL, QCH_CON_DMC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC1_QCH, QCH_CON_DMC1_QCH_ENABLE, QCH_CON_DMC1_QCH_CLOCK_REQ, QCH_CON_DMC1_QCH_EXPIRE_VAL, QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF_QCH, QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG0_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG1_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DVFS0_QCH, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DVFS1_QCH, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_QCH, QCH_CON_SFMPU_QCH_ENABLE, QCH_CON_SFMPU_QCH_CLOCK_REQ, QCH_CON_SFMPU_QCH_EXPIRE_VAL, QCH_CON_SFMPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NPU_QCH, QCH_CON_D_TZPC_NPU_QCH_ENABLE, QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D0_NPUH_QCH, QCH_CON_LHM_AST_D0_NPUH_QCH_ENABLE, QCH_CON_LHM_AST_D0_NPUH_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D0_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D0_NPUV_QCH, QCH_CON_LHM_AST_D0_NPUV_QCH_ENABLE, QCH_CON_LHM_AST_D0_NPUV_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D0_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D0_NPUX_QCH, QCH_CON_LHM_AST_D0_NPUX_QCH_ENABLE, QCH_CON_LHM_AST_D0_NPUX_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D0_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D1_NPUH_QCH, QCH_CON_LHM_AST_D1_NPUH_QCH_ENABLE, QCH_CON_LHM_AST_D1_NPUH_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D1_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D1_NPUV_QCH, QCH_CON_LHM_AST_D1_NPUV_QCH_ENABLE, QCH_CON_LHM_AST_D1_NPUV_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D1_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D1_NPUX_QCH, QCH_CON_LHM_AST_D1_NPUX_QCH_ENABLE, QCH_CON_LHM_AST_D1_NPUX_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D1_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D2_NPUH_QCH, QCH_CON_LHM_AST_D2_NPUH_QCH_ENABLE, QCH_CON_LHM_AST_D2_NPUH_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D2_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D2_NPUV_QCH, QCH_CON_LHM_AST_D2_NPUV_QCH_ENABLE, QCH_CON_LHM_AST_D2_NPUV_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D2_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D2_NPUX_QCH, QCH_CON_LHM_AST_D2_NPUX_QCH_ENABLE, QCH_CON_LHM_AST_D2_NPUX_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D2_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D3_NPUH_QCH, QCH_CON_LHM_AST_D3_NPUH_QCH_ENABLE, QCH_CON_LHM_AST_D3_NPUH_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D3_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D3_NPUV_QCH, QCH_CON_LHM_AST_D3_NPUV_QCH_ENABLE, QCH_CON_LHM_AST_D3_NPUV_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D3_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D3_NPUX_QCH, QCH_CON_LHM_AST_D3_NPUX_QCH_ENABLE, QCH_CON_LHM_AST_D3_NPUX_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D3_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_D_NPU_UNIT_SETREG_QCH, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_ENABLE, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_CLOCK_REQ, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_NPU_QCH, QCH_CON_LHM_AXI_D_NPU_QCH_ENABLE, QCH_CON_LHM_AXI_D_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_NPU_QCH, QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_NPUH_QCH, QCH_CON_LHS_AST_D0_NPUH_QCH_ENABLE, QCH_CON_LHS_AST_D0_NPUH_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_NPUV_QCH, QCH_CON_LHS_AST_D0_NPUV_QCH_ENABLE, QCH_CON_LHS_AST_D0_NPUV_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D0_NPUX_QCH, QCH_CON_LHS_AST_D0_NPUX_QCH_ENABLE, QCH_CON_LHS_AST_D0_NPUX_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D0_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_NPUH_QCH, QCH_CON_LHS_AST_D1_NPUH_QCH_ENABLE, QCH_CON_LHS_AST_D1_NPUH_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_NPUV_QCH, QCH_CON_LHS_AST_D1_NPUV_QCH_ENABLE, QCH_CON_LHS_AST_D1_NPUV_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D1_NPUX_QCH, QCH_CON_LHS_AST_D1_NPUX_QCH_ENABLE, QCH_CON_LHS_AST_D1_NPUX_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D1_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D2_NPUH_QCH, QCH_CON_LHS_AST_D2_NPUH_QCH_ENABLE, QCH_CON_LHS_AST_D2_NPUH_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D2_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D2_NPUV_QCH, QCH_CON_LHS_AST_D2_NPUV_QCH_ENABLE, QCH_CON_LHS_AST_D2_NPUV_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D2_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D2_NPUX_QCH, QCH_CON_LHS_AST_D2_NPUX_QCH_ENABLE, QCH_CON_LHS_AST_D2_NPUX_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D2_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D3_NPUH_QCH, QCH_CON_LHS_AST_D3_NPUH_QCH_ENABLE, QCH_CON_LHS_AST_D3_NPUH_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D3_NPUH_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D3_NPUV_QCH, QCH_CON_LHS_AST_D3_NPUV_QCH_ENABLE, QCH_CON_LHS_AST_D3_NPUV_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D3_NPUV_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D3_NPUX_QCH, QCH_CON_LHS_AST_D3_NPUX_QCH_ENABLE, QCH_CON_LHS_AST_D3_NPUX_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D3_NPUX_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_D_NPU_UNIT_DONE_QCH, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_ENABLE, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_CLOCK_REQ, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPUD_UNIT_QCH, DMYQCH_CON_NPUD_UNIT_QCH_ENABLE, DMYQCH_CON_NPUD_UNIT_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_NPUD_UNIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NPU_CMU_NPU_QCH, QCH_CON_NPU_CMU_NPU_QCH_ENABLE, QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ, QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL, QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_NPU_QCH, QCH_CON_PPMU_NPU_QCH_ENABLE, QCH_CON_PPMU_NPU_QCH_CLOCK_REQ, QCH_CON_PPMU_NPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NPU_QCH, QCH_CON_SYSREG_NPU_QCH_ENABLE, QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC0_QCH, QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_00, QCH_CON_PERIC0_TOP0_QCH_00_ENABLE, QCH_CON_PERIC0_TOP0_QCH_00_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_00_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_01, QCH_CON_PERIC0_TOP0_QCH_01_ENABLE, QCH_CON_PERIC0_TOP0_QCH_01_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_01_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_01_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_02, QCH_CON_PERIC0_TOP0_QCH_02_ENABLE, QCH_CON_PERIC0_TOP0_QCH_02_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_02_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_02_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_03, QCH_CON_PERIC0_TOP0_QCH_03_ENABLE, QCH_CON_PERIC0_TOP0_QCH_03_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_03_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_03_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_04, QCH_CON_PERIC0_TOP0_QCH_04_ENABLE, QCH_CON_PERIC0_TOP0_QCH_04_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_04_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_04_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_05, QCH_CON_PERIC0_TOP0_QCH_05_ENABLE, QCH_CON_PERIC0_TOP0_QCH_05_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_05_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_05_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_06, QCH_CON_PERIC0_TOP0_QCH_06_ENABLE, QCH_CON_PERIC0_TOP0_QCH_06_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_06_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_06_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_07, QCH_CON_PERIC0_TOP0_QCH_07_ENABLE, QCH_CON_PERIC0_TOP0_QCH_07_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_07_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_07_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_08, QCH_CON_PERIC0_TOP0_QCH_08_ENABLE, QCH_CON_PERIC0_TOP0_QCH_08_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_08_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_08_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_09, QCH_CON_PERIC0_TOP0_QCH_09_ENABLE, QCH_CON_PERIC0_TOP0_QCH_09_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_09_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_09_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_10, QCH_CON_PERIC0_TOP0_QCH_10_ENABLE, QCH_CON_PERIC0_TOP0_QCH_10_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_10_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_10_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_11, QCH_CON_PERIC0_TOP0_QCH_11_ENABLE, QCH_CON_PERIC0_TOP0_QCH_11_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_11_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_11_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_TOP0_QCH_15, QCH_CON_PERIC0_TOP0_QCH_15_ENABLE, QCH_CON_PERIC0_TOP0_QCH_15_CLOCK_REQ, QCH_CON_PERIC0_TOP0_QCH_15_EXPIRE_VAL, QCH_CON_PERIC0_TOP0_QCH_15_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIC1_QCH, QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_00, QCH_CON_PERIC1_TOP0_QCH_00_ENABLE, QCH_CON_PERIC1_TOP0_QCH_00_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_00_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_01, QCH_CON_PERIC1_TOP0_QCH_01_ENABLE, QCH_CON_PERIC1_TOP0_QCH_01_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_01_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_01_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_02, QCH_CON_PERIC1_TOP0_QCH_02_ENABLE, QCH_CON_PERIC1_TOP0_QCH_02_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_02_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_02_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_03, QCH_CON_PERIC1_TOP0_QCH_03_ENABLE, QCH_CON_PERIC1_TOP0_QCH_03_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_03_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_03_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_04, QCH_CON_PERIC1_TOP0_QCH_04_ENABLE, QCH_CON_PERIC1_TOP0_QCH_04_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_04_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_04_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_05, QCH_CON_PERIC1_TOP0_QCH_05_ENABLE, QCH_CON_PERIC1_TOP0_QCH_05_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_05_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_05_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_06, QCH_CON_PERIC1_TOP0_QCH_06_ENABLE, QCH_CON_PERIC1_TOP0_QCH_06_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_06_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_06_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_07, QCH_CON_PERIC1_TOP0_QCH_07_ENABLE, QCH_CON_PERIC1_TOP0_QCH_07_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_07_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_07_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_08, QCH_CON_PERIC1_TOP0_QCH_08_ENABLE, QCH_CON_PERIC1_TOP0_QCH_08_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_08_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_08_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_09, QCH_CON_PERIC1_TOP0_QCH_09_ENABLE, QCH_CON_PERIC1_TOP0_QCH_09_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_09_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_09_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_10, QCH_CON_PERIC1_TOP0_QCH_10_ENABLE, QCH_CON_PERIC1_TOP0_QCH_10_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_10_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_10_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_TOP0_QCH_11, QCH_CON_PERIC1_TOP0_QCH_11_ENABLE, QCH_CON_PERIC1_TOP0_QCH_11_CLOCK_REQ, QCH_CON_PERIC1_TOP0_QCH_11_EXPIRE_VAL, QCH_CON_PERIC1_TOP0_QCH_11_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_TMU_QCH, QCH_CON_BUSIF_TMU_QCH_ENABLE, QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIS_QCH, QCH_CON_D_TZPC_PERIS_QCH_ENABLE, QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_EXPIRE_VAL, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERIS_QCH, QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ABOX_CR52_C0_QCH, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_ENABLE, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ABOX_CR52_C1_QCH, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_ENABLE, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CR52_C0_QCH, QCH_CON_MAILBOX_AP_CR52_C0_QCH_ENABLE, QCH_CON_MAILBOX_AP_CR52_C0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CR52_C0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CR52_C0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CR52_C1_QCH, QCH_CON_MAILBOX_AP_CR52_C1_QCH_ENABLE, QCH_CON_MAILBOX_AP_CR52_C1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CR52_C1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CR52_C1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BIRA_QCH, QCH_CON_OTP_CON_BIRA_QCH_ENABLE, QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BISR_QCH, QCH_CON_OTP_CON_BISR_QCH_ENABLE, QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIS_CMU_PERIS_QCH, QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL, QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIS_QCH, QCH_CON_SYSREG_PERIS_QCH_ENABLE, QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIS_1_QCH, QCH_CON_SYSREG_PERIS_1_QCH_ENABLE, QCH_CON_SYSREG_PERIS_1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIS_1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIS_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIS_2_QCH, QCH_CON_SYSREG_PERIS_2_QCH_ENABLE, QCH_CON_SYSREG_PERIS_2_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIS_2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIS_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER0_QCH, QCH_CON_WDT_CLUSTER0_QCH_ENABLE, QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER1_QCH, QCH_CON_WDT_CLUSTER1_QCH_ENABLE, QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_SCAN2DRAM_QCH, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_GPIO_LO_QCH, DMYQCH_CON_ADD_GPIO_LO_QCH_ENABLE, DMYQCH_CON_ADD_GPIO_LO_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_GPIO_LO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_GPIO_UP_QCH, DMYQCH_CON_ADD_GPIO_UP_QCH_ENABLE, DMYQCH_CON_ADD_GPIO_UP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_GPIO_UP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_SFI_LO_QCH, DMYQCH_CON_ADD_SFI_LO_QCH_ENABLE, DMYQCH_CON_ADD_SFI_LO_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_SFI_LO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_SFI_UP_QCH, DMYQCH_CON_ADD_SFI_UP_QCH_ENABLE, DMYQCH_CON_ADD_SFI_UP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_SFI_UP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_SFI_QCH, DMYQCH_CON_ADM_APB_G_SFI_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_SFI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_FSYS0SFI_SFI_QCH, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_ENABLE, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_SFI_QCH, QCH_CON_BAAW_D_SFI_QCH_ENABLE, QCH_CON_BAAW_D_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_D_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_FLSH_SFI_QCH, QCH_CON_BAAW_FLSH_SFI_QCH_ENABLE, QCH_CON_BAAW_FLSH_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_FLSH_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_FLSH_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_SFI_QCH, QCH_CON_BAAW_P_SFI_QCH_ENABLE, QCH_CON_BAAW_P_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_P_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_SFIAPM_SFI_QCH, QCH_CON_BAAW_P_SFIAPM_SFI_QCH_ENABLE, QCH_CON_BAAW_P_SFIAPM_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_P_SFIAPM_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_SFIAPM_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_SFIFSYS0_SFI_QCH, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_ENABLE, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_CLOCK_REQ, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_CMU_SFI_QCH, QCH_CON_BUSIF_CMU_SFI_QCH_ENABLE, QCH_CON_BUSIF_CMU_SFI_QCH_CLOCK_REQ, QCH_CON_BUSIF_CMU_SFI_QCH_EXPIRE_VAL, QCH_CON_BUSIF_CMU_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CAN_FD0_QCH, DMYQCH_CON_CAN_FD0_QCH_ENABLE, DMYQCH_CON_CAN_FD0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CAN_FD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CAN_FD1_QCH, DMYQCH_CON_CAN_FD1_QCH_ENABLE, DMYQCH_CON_CAN_FD1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CAN_FD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON0_QCH_APB, QCH_CON_CLKMON0_QCH_APB_ENABLE, QCH_CON_CLKMON0_QCH_APB_CLOCK_REQ, QCH_CON_CLKMON0_QCH_APB_EXPIRE_VAL, QCH_CON_CLKMON0_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON0_QCH_REF0, QCH_CON_CLKMON0_QCH_REF0_ENABLE, QCH_CON_CLKMON0_QCH_REF0_CLOCK_REQ, QCH_CON_CLKMON0_QCH_REF0_EXPIRE_VAL, QCH_CON_CLKMON0_QCH_REF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON0_QCH_REF1, QCH_CON_CLKMON0_QCH_REF1_ENABLE, QCH_CON_CLKMON0_QCH_REF1_CLOCK_REQ, QCH_CON_CLKMON0_QCH_REF1_EXPIRE_VAL, QCH_CON_CLKMON0_QCH_REF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON0_QCH_MON0, QCH_CON_CLKMON0_QCH_MON0_ENABLE, QCH_CON_CLKMON0_QCH_MON0_CLOCK_REQ, QCH_CON_CLKMON0_QCH_MON0_EXPIRE_VAL, QCH_CON_CLKMON0_QCH_MON0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON0_QCH_MON1, QCH_CON_CLKMON0_QCH_MON1_ENABLE, QCH_CON_CLKMON0_QCH_MON1_CLOCK_REQ, QCH_CON_CLKMON0_QCH_MON1_EXPIRE_VAL, QCH_CON_CLKMON0_QCH_MON1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON1_QCH_APB, QCH_CON_CLKMON1_QCH_APB_ENABLE, QCH_CON_CLKMON1_QCH_APB_CLOCK_REQ, QCH_CON_CLKMON1_QCH_APB_EXPIRE_VAL, QCH_CON_CLKMON1_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON1_QCH_REF0, QCH_CON_CLKMON1_QCH_REF0_ENABLE, QCH_CON_CLKMON1_QCH_REF0_CLOCK_REQ, QCH_CON_CLKMON1_QCH_REF0_EXPIRE_VAL, QCH_CON_CLKMON1_QCH_REF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON1_QCH_REF1, QCH_CON_CLKMON1_QCH_REF1_ENABLE, QCH_CON_CLKMON1_QCH_REF1_CLOCK_REQ, QCH_CON_CLKMON1_QCH_REF1_EXPIRE_VAL, QCH_CON_CLKMON1_QCH_REF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON1_QCH_MON0, QCH_CON_CLKMON1_QCH_MON0_ENABLE, QCH_CON_CLKMON1_QCH_MON0_CLOCK_REQ, QCH_CON_CLKMON1_QCH_MON0_EXPIRE_VAL, QCH_CON_CLKMON1_QCH_MON0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON1_QCH_MON1, QCH_CON_CLKMON1_QCH_MON1_ENABLE, QCH_CON_CLKMON1_QCH_MON1_CLOCK_REQ, QCH_CON_CLKMON1_QCH_MON1_EXPIRE_VAL, QCH_CON_CLKMON1_QCH_MON1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON2_QCH_APB, QCH_CON_CLKMON2_QCH_APB_ENABLE, QCH_CON_CLKMON2_QCH_APB_CLOCK_REQ, QCH_CON_CLKMON2_QCH_APB_EXPIRE_VAL, QCH_CON_CLKMON2_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON2_QCH_REF0, QCH_CON_CLKMON2_QCH_REF0_ENABLE, QCH_CON_CLKMON2_QCH_REF0_CLOCK_REQ, QCH_CON_CLKMON2_QCH_REF0_EXPIRE_VAL, QCH_CON_CLKMON2_QCH_REF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON2_QCH_REF1, QCH_CON_CLKMON2_QCH_REF1_ENABLE, QCH_CON_CLKMON2_QCH_REF1_CLOCK_REQ, QCH_CON_CLKMON2_QCH_REF1_EXPIRE_VAL, QCH_CON_CLKMON2_QCH_REF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON2_QCH_MON0, QCH_CON_CLKMON2_QCH_MON0_ENABLE, QCH_CON_CLKMON2_QCH_MON0_CLOCK_REQ, QCH_CON_CLKMON2_QCH_MON0_EXPIRE_VAL, QCH_CON_CLKMON2_QCH_MON0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON2_QCH_MON1, QCH_CON_CLKMON2_QCH_MON1_ENABLE, QCH_CON_CLKMON2_QCH_MON1_CLOCK_REQ, QCH_CON_CLKMON2_QCH_MON1_EXPIRE_VAL, QCH_CON_CLKMON2_QCH_MON1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON3_QCH_APB, QCH_CON_CLKMON3_QCH_APB_ENABLE, QCH_CON_CLKMON3_QCH_APB_CLOCK_REQ, QCH_CON_CLKMON3_QCH_APB_EXPIRE_VAL, QCH_CON_CLKMON3_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON3_QCH_REF0, QCH_CON_CLKMON3_QCH_REF0_ENABLE, QCH_CON_CLKMON3_QCH_REF0_CLOCK_REQ, QCH_CON_CLKMON3_QCH_REF0_EXPIRE_VAL, QCH_CON_CLKMON3_QCH_REF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON3_QCH_REF1, QCH_CON_CLKMON3_QCH_REF1_ENABLE, QCH_CON_CLKMON3_QCH_REF1_CLOCK_REQ, QCH_CON_CLKMON3_QCH_REF1_EXPIRE_VAL, QCH_CON_CLKMON3_QCH_REF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON3_QCH_MON0, QCH_CON_CLKMON3_QCH_MON0_ENABLE, QCH_CON_CLKMON3_QCH_MON0_CLOCK_REQ, QCH_CON_CLKMON3_QCH_MON0_EXPIRE_VAL, QCH_CON_CLKMON3_QCH_MON0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON3_QCH_MON1, QCH_CON_CLKMON3_QCH_MON1_ENABLE, QCH_CON_CLKMON3_QCH_MON1_CLOCK_REQ, QCH_CON_CLKMON3_QCH_MON1_EXPIRE_VAL, QCH_CON_CLKMON3_QCH_MON1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER_SFI_QCH, DMYQCH_CON_CLUSTER_SFI_QCH_ENABLE, DMYQCH_CON_CLUSTER_SFI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DAP_SFI_QCH, DMYQCH_CON_DAP_SFI_QCH_ENABLE, DMYQCH_CON_DAP_SFI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DAP_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_SFPC_SFI_QCH, QCH_CON_D_SFPC_SFI_QCH_ENABLE, QCH_CON_D_SFPC_SFI_QCH_CLOCK_REQ, QCH_CON_D_SFPC_SFI_QCH_EXPIRE_VAL, QCH_CON_D_SFPC_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_SFI_QCH, QCH_CON_D_TZPC_SFI_QCH_ENABLE, QCH_CON_D_TZPC_SFI_QCH_CLOCK_REQ, QCH_CON_D_TZPC_SFI_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(FMU_QCH, DMYQCH_CON_FMU_QCH_ENABLE, DMYQCH_CON_FMU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_FMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_SFI_QCH, QCH_CON_GPIO_SFI_QCH_ENABLE, QCH_CON_GPIO_SFI_QCH_CLOCK_REQ, QCH_CON_GPIO_SFI_QCH_EXPIRE_VAL, QCH_CON_GPIO_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HYPERBUS_QCH_SYS, DMYQCH_CON_HYPERBUS_QCH_SYS_ENABLE, DMYQCH_CON_HYPERBUS_QCH_SYS_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_HYPERBUS_QCH_SYS_IGNORE_FORCE_PM_EN),
	CLK_QCH(HYPERBUS_QCH_AXIR, QCH_CON_HYPERBUS_QCH_AXIR_ENABLE, QCH_CON_HYPERBUS_QCH_AXIR_CLOCK_REQ, QCH_CON_HYPERBUS_QCH_AXIR_EXPIRE_VAL, QCH_CON_HYPERBUS_QCH_AXIR_IGNORE_FORCE_PM_EN),
	CLK_QCH(HYPERBUS_QCH_AXIM, QCH_CON_HYPERBUS_QCH_AXIM_ENABLE, QCH_CON_HYPERBUS_QCH_AXIM_CLOCK_REQ, QCH_CON_HYPERBUS_QCH_AXIM_EXPIRE_VAL, QCH_CON_HYPERBUS_QCH_AXIM_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_SFI_QCH, QCH_CON_INTMEM_SFI_QCH_ENABLE, QCH_CON_INTMEM_SFI_QCH_CLOCK_REQ, QCH_CON_INTMEM_SFI_QCH_EXPIRE_VAL, QCH_CON_INTMEM_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_FSYS0SFI_QCH, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_ENABLE, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_SFI_QCH, QCH_CON_LHM_AXI_P_SFI_QCH_ENABLE, QCH_CON_LHM_AXI_P_SFI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_SFI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_DT0_SFI_QCH, QCH_CON_LHS_ATB_DT0_SFI_QCH_ENABLE, QCH_CON_LHS_ATB_DT0_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_DT0_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_DT1_SFI_QCH, QCH_CON_LHS_ATB_DT1_SFI_QCH_ENABLE, QCH_CON_LHS_ATB_DT1_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_DT1_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_IT0_SFI_QCH, QCH_CON_LHS_ATB_IT0_SFI_QCH_ENABLE, QCH_CON_LHS_ATB_IT0_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_IT0_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ATB_IT1_SFI_QCH, QCH_CON_LHS_ATB_IT1_SFI_QCH_ENABLE, QCH_CON_LHS_ATB_IT1_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_ATB_IT1_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_SFI_QCH, QCH_CON_LHS_AXI_D_SFI_QCH_ENABLE, QCH_CON_LHS_AXI_D_SFI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_SFI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_SFIAPM_QCH, QCH_CON_LHS_AXI_P_SFIAPM_QCH_ENABLE, QCH_CON_LHS_AXI_P_SFIAPM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_SFIAPM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_SFIFSYS0_QCH, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_ENABLE, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CR52_SFI_QCH, QCH_CON_MAILBOX_CR52_SFI_QCH_ENABLE, QCH_CON_MAILBOX_CR52_SFI_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CR52_SFI_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CR52_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_SFI_QCH, QCH_CON_MCT_SFI_QCH_ENABLE, QCH_CON_MCT_SFI_QCH_CLOCK_REQ, QCH_CON_MCT_SFI_QCH_EXPIRE_VAL, QCH_CON_MCT_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PLLCLKOUT_SFI_QCH, DMYQCH_CON_PLLCLKOUT_SFI_QCH_ENABLE, DMYQCH_CON_PLLCLKOUT_SFI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PLLCLKOUT_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMC_QCH, DMYQCH_CON_PMC_QCH_ENABLE, DMYQCH_CON_PMC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_SFIFSYS0_QCH, QCH_CON_PPMU_SFIFSYS0_QCH_ENABLE, QCH_CON_PPMU_SFIFSYS0_QCH_CLOCK_REQ, QCH_CON_PPMU_SFIFSYS0_QCH_EXPIRE_VAL, QCH_CON_PPMU_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_SFI_QCH, QCH_CON_ROM_CRC32_SFI_QCH_ENABLE, QCH_CON_ROM_CRC32_SFI_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_SFI_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SFI_CPU_QCH, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SFI_CPU0_QCH, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SFI_CPU1_QCH, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SBIST0_QCH, DMYQCH_CON_SBIST0_QCH_ENABLE, DMYQCH_CON_SBIST0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SBIST0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SBIST1_QCH, DMYQCH_CON_SBIST1_QCH_ENABLE, DMYQCH_CON_SBIST1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SBIST1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_FLSH0_SFI_QCH, QCH_CON_SFMPU_FLSH0_SFI_QCH_ENABLE, QCH_CON_SFMPU_FLSH0_SFI_QCH_CLOCK_REQ, QCH_CON_SFMPU_FLSH0_SFI_QCH_EXPIRE_VAL, QCH_CON_SFMPU_FLSH0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_FLSH1_SFI_QCH, QCH_CON_SFMPU_FLSH1_SFI_QCH_ENABLE, QCH_CON_SFMPU_FLSH1_SFI_QCH_CLOCK_REQ, QCH_CON_SFMPU_FLSH1_SFI_QCH_EXPIRE_VAL, QCH_CON_SFMPU_FLSH1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFMPU_IMEM_SFI_QCH, QCH_CON_SFMPU_IMEM_SFI_QCH_ENABLE, QCH_CON_SFMPU_IMEM_SFI_QCH_CLOCK_REQ, QCH_CON_SFMPU_IMEM_SFI_QCH_EXPIRE_VAL, QCH_CON_SFMPU_IMEM_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_SFI_QCH, QCH_CON_SSS_SFI_QCH_ENABLE, QCH_CON_SSS_SFI_QCH_CLOCK_REQ, QCH_CON_SSS_SFI_QCH_EXPIRE_VAL, QCH_CON_SSS_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_SFI_QCH, QCH_CON_SYSREG_SFI_QCH_ENABLE, QCH_CON_SYSREG_SFI_QCH_CLOCK_REQ, QCH_CON_SYSREG_SFI_QCH_EXPIRE_VAL, QCH_CON_SYSREG_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIALFLASH_QCH, QCH_CON_SERIALFLASH_QCH_ENABLE, QCH_CON_SERIALFLASH_QCH_CLOCK_REQ, QCH_CON_SERIALFLASH_QCH_EXPIRE_VAL, QCH_CON_SERIALFLASH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI12_USI_QCH, QCH_CON_USI12_USI_QCH_ENABLE, QCH_CON_USI12_USI_QCH_CLOCK_REQ, QCH_CON_USI12_USI_QCH_EXPIRE_VAL, QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI13_USI_QCH, QCH_CON_USI13_USI_QCH_ENABLE, QCH_CON_USI13_USI_QCH_CLOCK_REQ, QCH_CON_USI13_USI_QCH_EXPIRE_VAL, QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI14_USI_QCH, QCH_CON_USI14_USI_QCH_ENABLE, QCH_CON_USI14_USI_QCH_CLOCK_REQ, QCH_CON_USI14_USI_QCH_EXPIRE_VAL, QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI15_USI_QCH, QCH_CON_USI15_USI_QCH_ENABLE, QCH_CON_USI15_USI_QCH_CLOCK_REQ, QCH_CON_USI15_USI_QCH_EXPIRE_VAL, QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VOLMON_QCH, QCH_CON_VOLMON_QCH_ENABLE, QCH_CON_VOLMON_QCH_CLOCK_REQ, QCH_CON_VOLMON_QCH_EXPIRE_VAL, QCH_CON_VOLMON_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT0_SFI_QCH, QCH_CON_WDT0_SFI_QCH_ENABLE, QCH_CON_WDT0_SFI_QCH_CLOCK_REQ, QCH_CON_WDT0_SFI_QCH_EXPIRE_VAL, QCH_CON_WDT0_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT1_SFI_QCH, QCH_CON_WDT1_SFI_QCH_ENABLE, QCH_CON_WDT1_SFI_QCH_CLOCK_REQ, QCH_CON_WDT1_SFI_QCH_EXPIRE_VAL, QCH_CON_WDT1_SFI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BTM_TAA_QCH, QCH_CON_BTM_TAA_QCH_ENABLE, QCH_CON_BTM_TAA_QCH_CLOCK_REQ, QCH_CON_BTM_TAA_QCH_EXPIRE_VAL, QCH_CON_BTM_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TAA_QCH, QCH_CON_D_TZPC_TAA_QCH_ENABLE, QCH_CON_D_TZPC_TAA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TAA_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_C2C_ACCTAA_QCH, QCH_CON_LHM_AST_C2C_ACCTAA_QCH_ENABLE, QCH_CON_LHM_AST_C2C_ACCTAA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_C2C_ACCTAA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_C2C_ACCTAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AST_OTF_ACCTAA_QCH, QCH_CON_LHM_AST_OTF_ACCTAA_QCH_ENABLE, QCH_CON_LHM_AST_OTF_ACCTAA_QCH_CLOCK_REQ, QCH_CON_LHM_AST_OTF_ACCTAA_QCH_EXPIRE_VAL, QCH_CON_LHM_AST_OTF_ACCTAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_TAA_QCH, QCH_CON_LHM_AXI_P_TAA_QCH_ENABLE, QCH_CON_LHM_AXI_P_TAA_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_TAA_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_C2C_TAAISPB_QCH, QCH_CON_LHS_AST_C2C_TAAISPB_QCH_ENABLE, QCH_CON_LHS_AST_C2C_TAAISPB_QCH_CLOCK_REQ, QCH_CON_LHS_AST_C2C_TAAISPB_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AST_OTF_TAAISPB_QCH, QCH_CON_LHS_AST_OTF_TAAISPB_QCH_ENABLE, QCH_CON_LHS_AST_OTF_TAAISPB_QCH_CLOCK_REQ, QCH_CON_LHS_AST_OTF_TAAISPB_QCH_EXPIRE_VAL, QCH_CON_LHS_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_TAA_QCH, QCH_CON_LHS_AXI_D_TAA_QCH_ENABLE, QCH_CON_LHS_AXI_D_TAA_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_TAA_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TAA_QCH, QCH_CON_PPMU_TAA_QCH_ENABLE, QCH_CON_PPMU_TAA_QCH_CLOCK_REQ, QCH_CON_PPMU_TAA_QCH_EXPIRE_VAL, QCH_CON_PPMU_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TAA_QCH_S0, QCH_CON_SYSMMU_TAA_QCH_S0_ENABLE, QCH_CON_SYSMMU_TAA_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_TAA_QCH_S0_EXPIRE_VAL, QCH_CON_SYSMMU_TAA_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TAA_QCH_S1, QCH_CON_SYSMMU_TAA_QCH_S1_ENABLE, QCH_CON_SYSMMU_TAA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_TAA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_TAA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TAA_QCH_SYSREG, QCH_CON_SYSREG_TAA_QCH_SYSREG_ENABLE, QCH_CON_SYSREG_TAA_QCH_SYSREG_CLOCK_REQ, QCH_CON_SYSREG_TAA_QCH_SYSREG_EXPIRE_VAL, QCH_CON_SYSREG_TAA_QCH_SYSREG_IGNORE_FORCE_PM_EN),
	CLK_QCH(TAA_QCH, QCH_CON_TAA_QCH_ENABLE, QCH_CON_TAA_QCH_CLOCK_REQ, QCH_CON_TAA_QCH_EXPIRE_VAL, QCH_CON_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TAA_QCH_C2COMM, QCH_CON_TAA_QCH_C2COMM_ENABLE, QCH_CON_TAA_QCH_C2COMM_CLOCK_REQ, QCH_CON_TAA_QCH_C2COMM_EXPIRE_VAL, QCH_CON_TAA_QCH_C2COMM_IGNORE_FORCE_PM_EN),
	CLK_QCH(TAA_CMU_TAA_QCH, QCH_CON_TAA_CMU_TAA_QCH_ENABLE, QCH_CON_TAA_CMU_TAA_QCH_CLOCK_REQ, QCH_CON_TAA_CMU_TAA_QCH_EXPIRE_VAL, QCH_CON_TAA_CMU_TAA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_TAA_QCH, QCH_CON_VGEN_LITE_TAA_QCH_ENABLE, QCH_CON_VGEN_LITE_TAA_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_TAA_QCH_EXPIRE_VAL, QCH_CON_VGEN_LITE_TAA_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 34;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_ACC, ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUD, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUSC, BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BUSMC, BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CORE, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL1, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNC, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPTX, DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUM, DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUS, DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUS1, DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_FSYS0, FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_FSYS1, FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_FSYS2, FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G2D, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D00, G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D01, G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D1, G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_G3D1, G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ISPB, ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NPU, NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIS, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_SFI, SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TAA, TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
