// Seed: 210821265
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  always @(posedge id_3) id_1 <= ~id_2;
  assign id_3[1] = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  always @(posedge id_4) begin : LABEL_0
    disable id_20;
    id_7 <= 1'd0;
  end
  module_0 modCall_1 (
      id_7,
      id_10
  );
endmodule
