INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile D:/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_c_rom
INFO: [VRFC 10-311] analyzing module fir_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir_mac_muladd_10dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_10dEe_DSP48_2
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_10dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir_mac_muladd_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir_mul_mul_16s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module fir_mul_mul_16s_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/cd/HWSW/Project/lab4/fir.prj/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=16,Addre...
Compiling module xil_defaultlib.fir_c_rom
Compiling module xil_defaultlib.fir_c(DataWidth=16,AddressRange=...
Compiling module xil_defaultlib.fir_mul_mul_16s_1bkb_DSP48_0
Compiling module xil_defaultlib.fir_mul_mul_16s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.fir_mac_muladd_16cud_DSP48_1
Compiling module xil_defaultlib.fir_mac_muladd_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.fir_mac_muladd_10dEe_DSP48_2
Compiling module xil_defaultlib.fir_mac_muladd_10dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir
