// Seed: 407320860
module module_0 (
    input id_2,
    input id_3,
    output logic id_4,
    output id_5
);
  logic id_6;
  assign id_3 = id_1;
  logic id_7;
  logic id_8;
  type_15(
      1, id_7[""] | 1 == 1, id_5
  );
  assign id_3 = 'b0;
  assign id_1 = id_1 ? id_8 : id_7;
  assign id_7 = id_6;
  assign id_3 = 1'b0;
  reg   id_9;
  logic id_10 = 1;
  initial begin
    #1 SystemTFIdentifier(1 - id_7);
    if (id_1 || 1) id_6 = 1;
    else id_2 <= id_9;
  end
endmodule
