module counterup (
input clk,rst,
input [3:0] din,
output reg [3:0]q);

always @(posedge clk or negedge rst)

begin
if(rst == 1'b0) q = 4'b0000;
else q = q+1;
end
endmodule
