-- Company: National University of Ireland Galway
-- Engineer: Fearghal Morgan, Arthur Beretta (AB), Joseph Clancy (JC)
-- Created June 2018
--
-- TEMPLATE: complete processes
--

-- Module Name: RISCV_WB
-- Description: Writeback component
--
-- Includes 
--  1. 3-to-1 WBDAT selection multiplexer
--  2. selLdSlice for memory read slice selection

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity WB is
   Port (selWBD   : in  std_logic_vector( 1 downto 0);
		 ALUOut   : in  std_logic_vector(31 downto 0);
		 DFrM     : in  std_logic_vector(31 downto 0);
         selDFrM  : in  std_logic_vector(2 downto 0);
		 PCPlus4  : in  std_logic_vector(31 downto 0);
         WBDat    : out std_logic_vector(31 downto 0)
         );
end WB;

architecture combinational of WB is
signal MToWB  : std_logic_vector(31 downto 0);

begin

selLdSlice_i: process
end process;

WBDat_i: process
end process;

end combinational;