# Design: Design mem already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0018: mem.vhd : (30, 3): Identifier expected.
# Error: COMP96_0019: mem.vhd : (35, 2): Keyword 'end' expected.
# Error: COMP96_0016: mem.vhd : (35, 7): Design unit declaration expected.
# Error: COMP96_0019: mem.vhd : (38, 24): Keyword 'of' expected.
# Error: COMP96_0018: mem.vhd : (38, 24): Identifier expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0018: mem.vhd : (30, 3): Identifier expected.
# Error: COMP96_0019: mem.vhd : (35, 2): Keyword 'end' expected.
# Error: COMP96_0016: mem.vhd : (35, 7): Design unit declaration expected.
# Error: COMP96_0019: mem.vhd : (38, 24): Keyword 'of' expected.
# Error: COMP96_0018: mem.vhd : (38, 24): Identifier expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0018: mem.vhd : (30, 3): Identifier expected.
# Error: COMP96_0019: mem.vhd : (35, 2): Keyword 'end' expected.
# Error: COMP96_0016: mem.vhd : (35, 7): Design unit declaration expected.
# Error: COMP96_0019: mem.vhd : (37, 24): Keyword 'of' expected.
# Error: COMP96_0018: mem.vhd : (37, 24): Identifier expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0019: mem.vhd : (34, 2): Keyword 'end' expected.
# Error: COMP96_0016: mem.vhd : (34, 7): Design unit declaration expected.
# Error: COMP96_0019: mem.vhd : (36, 24): Keyword 'of' expected.
# Error: COMP96_0018: mem.vhd : (36, 24): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0019: mem.vhd : (34, 2): Keyword 'end' expected.
# Error: COMP96_0016: mem.vhd : (34, 7): Design unit declaration expected.
# Error: COMP96_0019: mem.vhd : (36, 24): Keyword 'of' expected.
# Error: COMP96_0018: mem.vhd : (36, 24): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0015: mem.vhd : (34, 33): ')' expected.
# Error: COMP96_0015: mem.vhd : (34, 36): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0015: mem.vhd : (34, 33): ')' expected.
# Error: COMP96_0015: mem.vhd : (34, 36): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0015: mem.vhd : (34, 33): ')' expected.
# Error: COMP96_0015: mem.vhd : (34, 36): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0015: mem.vhd : (34, 39): '=>' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0367: mem.vhd : (34, 32): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 38): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 44): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 50): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 56): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 62): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 68): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 74): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 80): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 86): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 2): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 8): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 14): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 20): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 26): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 32): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 38): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 44): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 50): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 56): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 62): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 68): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 3): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 9): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 15): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 21): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 27): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 33): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 39): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 45): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 51): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 57): Improper array length (4). Expected length is 32.
# Compile failure 32 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0015: mem.vhd : (34, 34): ')' expected.
# Error: COMP96_0015: mem.vhd : (34, 35): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0331: mem.vhd : (34, 32): Syntax error in expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0367: mem.vhd : (34, 32): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 38): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 44): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 50): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 56): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 62): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 68): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (34, 74): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 2): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 8): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 13): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 19): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 25): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 31): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 37): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (35, 43): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 2): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 8): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 14): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 20): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 26): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 32): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 38): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (36, 44): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 2): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 8): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 14): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 20): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 26): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 32): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 38): Improper array length (4). Expected length is 32.
# Error: COMP96_0367: mem.vhd : (37, 44): Improper array length (4). Expected length is 32.
# Compile failure 32 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0367: mem.vhd : (35, 27): Improper array length (36). Expected length is 32.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Error: COMP96_0078: mem.vhd : (40, 2): Unknown identifier "outout2".
# Error: COMP96_0133: mem.vhd : (40, 2): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.7 [s].
asim -O5 +access +r +m+mem mem sample
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7231 kB (elbread=1280 elab2=5802 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\cpu3\mem\src\wave.asdb
#  19:24, 2017年10月12日
#  Simulation has been initialized
# Error: Memory view:  You do not have a valid license to run Memory View. Contact Aldec for ordering information - sales@aldec.com
# Error: 
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Projects/cpu3/mem/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work mem -2002  $dsn/src/mem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Projects\cpu3\mem\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "sample" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+mem mem sample
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7231 kB (elbread=1280 elab2=5802 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Projects\cpu3\mem\src\wave.asdb
#  19:29, 2017年10月12日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/Projects/cpu3/mem/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 100 ns
# KERNEL: WARNING: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mem,  Process: line__40.
# KERNEL: WARNING: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mem,  Process: line__41.
# KERNEL: WARNING: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mem,  Process: line__40.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
