rule_1: ExGntd = true -> ExGntd = true
rule_2: ExGntd = true -> ExGntd = true
rule_3: CurCmd = ReqE -> CurCmd != ReqS
rule_4: CurCmd = ReqS -> CurCmd != ReqE
rule_5: CurCmd = Empty -> CurCmd != ReqS
rule_6: CurCmd = ReqS -> CurCmd != Empty
rule_7: CurCmd = Empty -> CurCmd != ReqE
rule_8: CurCmd = ReqE -> CurCmd != Empty
rule_9: ExGntd = false -> ExGntd = false
rule_10: ExGntd = false -> ExGntd = false
rule_11: MemData != AuxData -> ExGntd = true
rule_12: ExGntd = false -> MemData = AuxData
rule_13: MemData != AuxData -> ExGntd = true
rule_14: ExGntd = false -> MemData = AuxData
rule_15: Cache[NODE_1].State = E -> ExGntd = true
rule_16: Cache[NODE_2].State = E -> ExGntd = true
rule_17: Cache[NODE_1].State = E -> ExGntd = true
rule_18: Cache[NODE_2].State = E -> ExGntd = true
rule_19: ExGntd = true -> Cache[NODE_1].State != S
rule_20: ExGntd = true -> Cache[NODE_1].State != S
rule_21: Cache[NODE_1].State = S -> ExGntd = false
rule_22: Cache[NODE_1].State = S -> ExGntd = false
rule_23: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_24: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_25: ExGntd = true -> Cache[NODE_2].State != S
rule_26: ExGntd = true -> Cache[NODE_2].State != S
rule_27: Cache[NODE_2].State = S -> ExGntd = false
rule_28: Cache[NODE_2].State = S -> ExGntd = false
rule_29: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_30: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_31: ExGntd = true -> Cache[NODE_1].State != S
rule_32: ExGntd = true -> Cache[NODE_2].State != S
rule_33: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_34: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_35: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_36: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_37: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_38: Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_39: Cache[NODE_1].State = E -> CurCmd != Empty
rule_40: Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_41: CurCmd = Empty -> Cache[NODE_1].State != E
rule_42: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_43: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_44: ExGntd = false -> Cache[NODE_1].State != E
rule_45: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_46: ExGntd = false -> Cache[NODE_2].State != E
rule_47: ExGntd = false -> Cache[NODE_1].State != E
rule_48: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_49: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_50: ExGntd = false -> Cache[NODE_2].State != E
rule_51: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_52: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_53: ExGntd = false -> Cache[NODE_1].State != E
rule_54: ExGntd = false -> Cache[NODE_2].State != E
rule_55: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_56: Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_57: CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_58: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_59: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_60: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_61: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_62: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_63: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_64: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_65: Cache[NODE_1].State = S -> MemData = AuxData
rule_66: Cache[NODE_2].State = S -> MemData = AuxData
rule_67: Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_68: Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_69: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_70: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_71: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_72: Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_73: Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_74: Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_75: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_76: Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_77: Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_78: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_79: Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_80: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_81: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_82: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_83: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_84: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_85: MemData != AuxData -> Cache[NODE_1].State != S
rule_86: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_87: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_88: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_89: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_90: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_91: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_92: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_93: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_94: MemData != AuxData -> Cache[NODE_2].State != S
rule_95: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_96: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_97: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_98: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_99: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_100: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_101: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_102: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_103: MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_104: Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_105: Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_106: MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_107: MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_108: MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_109: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_110: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_111: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_112: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_113: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_114: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_115: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_116: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_117: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_118: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_119: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_120: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_121: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_122: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_123: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_124: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_125: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_126: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_127: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_128: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_129: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_130: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_131: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_132: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_133: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_134: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_135: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_136: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_137: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_138: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_139: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_140: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_141: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_142: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_143: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_144: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_145: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_146: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_147: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_148: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_149: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_150: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_151: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_152: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_153: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_154: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_155: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_156: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_157: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_158: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_159: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_160: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_161: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_162: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_163: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_164: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_165: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_166: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_167: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_168: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_169: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_170: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_171: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_172: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_173: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_174: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_175: Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_176: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_177: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_178: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_179: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_180: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_181: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_182: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_183: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_184: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_185: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_186: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_187: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_188: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_189: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_190: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_191: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_192: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_193: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_194: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_195: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_196: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_197: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_198: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_199: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_200: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_201: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_202: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_203: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_204: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_205: Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_206: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_207: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_208: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_209: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_210: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_211: Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_212: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_213: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_214: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_215: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_216: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_217: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_218: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_219: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_220: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_221: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_222: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_223: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_224: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_225: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_226: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_227: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_228: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_229: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_230: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_231: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_232: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_233: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_234: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_235: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_236: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_237: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_238: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_239: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_240: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_241: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_242: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_243: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_244: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_245: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_246: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_247: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_248: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_249: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_250: Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_251: Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_252: Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_253: Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_254: Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_255: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_256: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_257: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_258: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_259: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_260: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_261: Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_262: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_263: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_264: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_265: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_266: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_267: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_268: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_269: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_270: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_271: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_272: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_273: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_274: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_275: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_276: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_277: Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_278: Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_279: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_280: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_281: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_282: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_283: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_284: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_285: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_286: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_287: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_288: Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_289: Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_290: Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_291: Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_292: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_293: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_294: Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_295: Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_296: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_297: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_298: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_299: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_300: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_301: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_302: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_303: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_304: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_305: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_306: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_307: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_308: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_309: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_310: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_311: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_312: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_313: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_314: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_315: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_316: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_317: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_318: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_319: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_320: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_321: Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_322: Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_323: Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_324: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_325: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_326: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_327: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_328: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_329: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_330: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_331: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_332: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_333: Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_334: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_335: Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_336: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_337: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_338: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_339: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_340: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_341: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_342: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_343: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_344: Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_345: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_346: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_347: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_348: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_349: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_350: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_351: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_352: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_353: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_354: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_355: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_356: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_357: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_358: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_359: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_360: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_361: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_362: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_363: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_364: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_365: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_366: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_367: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_368: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_369: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_370: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_371: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_372: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_373: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_374: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_375: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_376: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_377: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_378: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_379: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_380: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_381: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_382: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_383: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_384: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_385: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_386: Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_387: Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_388: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_389: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_390: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_391: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_392: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_393: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_394: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_395: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_396: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_397: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_398: Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_399: Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_400: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_401: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_402: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_403: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_404: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_405: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_406: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_407: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_408: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_409: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_410: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_411: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_412: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_413: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_414: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_415: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_416: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_417: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_418: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_419: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_420: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_421: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_422: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_423: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_424: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_425: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_426: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_427: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_428: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_429: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_430: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_431: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_432: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_433: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_434: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_435: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_436: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_437: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_438: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_439: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_440: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_441: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_442: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_443: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_444: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_445: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_446: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_447: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_448: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_449: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_450: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_451: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_452: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_453: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_454: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_455: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_456: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_457: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_458: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_459: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_460: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_461: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_462: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_463: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_464: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_465: Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_466: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_467: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_468: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_469: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_470: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_471: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_472: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_473: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_474: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_475: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_476: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_477: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_478: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_479: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_480: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_481: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_482: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_483: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_484: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_485: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_486: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_487: InvSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_488: InvSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_489: InvSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_490: InvSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_491: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_492: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_493: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_494: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_495: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_496: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_497: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_498: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_499: Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_500: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_501: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_502: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_503: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_504: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_505: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_506: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_507: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_508: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_509: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_510: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_511: Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_512: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_513: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_514: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_515: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_516: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_517: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_518: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_519: Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_520: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_521: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_522: Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_523: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_524: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_525: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_526: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_527: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_528: Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_529: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_530: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_531: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_532: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_533: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_534: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_535: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_536: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_537: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_538: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_539: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_540: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_541: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_542: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_543: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_544: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_545: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_546: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_547: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_548: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_549: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_550: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_551: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_552: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_553: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_554: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_555: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_556: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_557: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_558: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_559: ExGntd = true & InvSet[NODE_2] = false -> ExGntd = true
rule_560: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_561: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_562: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_563: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_564: ExGntd = true & InvSet[NODE_1] = false -> ExGntd = true
rule_565: Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_566: Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_567: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_568: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_569: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_570: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_571: Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_572: Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_573: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_574: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_575: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_576: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_577: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_578: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_579: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_580: Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_581: Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_582: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_583: Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_584: Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_585: Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_586: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_587: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_588: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_589: Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_590: Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_591: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_592: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_593: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_594: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_595: Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_596: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_597: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_598: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_599: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_600: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_601: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_602: CurCmd = Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_603: CurCmd = Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_604: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_605: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_606: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_607: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_608: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_609: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_610: CurCmd = Empty & ShrSet[NODE_2] = true -> CurCmd != ReqS
rule_611: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_612: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_613: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_614: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_615: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_616: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_617: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_618: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_619: CurCmd = Empty & ShrSet[NODE_2] = true -> CurCmd != ReqS
rule_620: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_621: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_622: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_623: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_624: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_625: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_626: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_627: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_628: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_629: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_630: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_631: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_632: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_633: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_634: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_635: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_636: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_637: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_638: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_639: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_640: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_641: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_642: CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_643: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_644: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_645: CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_646: CurCmd = Empty & ShrSet[NODE_2] = true -> CurCmd != ReqE
rule_647: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_648: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_649: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_650: Cache[NODE_1].State = I & ExGntd = true -> ExGntd = true
rule_651: Cache[NODE_1].State = I & ExGntd = true -> ExGntd = true
rule_652: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_653: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_654: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_655: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_656: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_657: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_658: CurCmd = Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_659: CurCmd = Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_660: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_661: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_662: CurCmd = Empty & ShrSet[NODE_2] = true -> CurCmd != ReqE
rule_663: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_664: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_665: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_666: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_667: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_668: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_669: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_670: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_671: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_672: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_673: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_674: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_675: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_676: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_677: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_678: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_679: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_680: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_681: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_682: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_683: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_684: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_685: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_686: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_687: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_688: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_689: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_690: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_691: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_692: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_693: CurCmd = Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_694: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_695: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_696: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_697: CurCmd = Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_698: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_699: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_700: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_701: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_702: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_703: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_704: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_705: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_706: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_707: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_708: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_709: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_710: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_711: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_712: ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
rule_713: ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
rule_714: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_715: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_716: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_717: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_718: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_719: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_720: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_721: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_722: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_723: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_724: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_725: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_726: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_727: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_728: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_729: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_730: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_731: Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_732: Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_733: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_734: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_735: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_736: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_737: Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_738: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_739: Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_740: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_741: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_742: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_743: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_744: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_745: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_746: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_747: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_748: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_749: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_750: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != ReqS
rule_751: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_752: Cache[NODE_1].State = I & CurCmd = ReqE -> CurCmd != ReqS
rule_753: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_754: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_755: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_756: Cache[NODE_2].State = I & CurCmd = ReqE -> CurCmd != ReqS
rule_757: Cache[NODE_2].State = S & CurCmd = ReqE -> CurCmd != ReqS
rule_758: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
rule_759: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
rule_760: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_761: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_762: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_763: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_764: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_765: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_766: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_767: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_768: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_769: CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_770: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_771: CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_772: CurCmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_773: CurCmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_774: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_775: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_776: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_777: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_778: Cache[NODE_1].State = I & CurCmd = ReqS -> CurCmd != ReqE
rule_779: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_780: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqS
rule_781: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqE
rule_782: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != ReqE
rule_783: Cache[NODE_2].State = S & CurCmd = ReqS -> CurCmd != ReqE
rule_784: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
rule_785: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
rule_786: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqS
rule_787: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqE
rule_788: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != ReqE
rule_789: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_790: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_791: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_792: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_793: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_794: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_795: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_796: CurCmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_797: CurCmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_798: Cache[NODE_2].State = S & CurCmd = ReqS -> ExGntd = false
rule_799: Cache[NODE_2].State = S & CurCmd = ReqS -> ExGntd = false
rule_800: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_801: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_802: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_803: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_804: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_805: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_806: Cache[NODE_1].State = S & CurCmd = ReqE -> ExGntd = false
rule_807: Cache[NODE_1].State = S & CurCmd = ReqE -> ExGntd = false
rule_808: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_809: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_810: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_811: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_812: CurCmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_813: CurCmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_814: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_815: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_816: Cache[NODE_1].State != I & ExGntd = true -> ExGntd = true
rule_817: Cache[NODE_1].State != I & ExGntd = true -> ExGntd = true
rule_818: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_819: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_820: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_821: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_822: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_823: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_824: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_825: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_826: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_827: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_828: CurCmd = Empty & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_829: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_830: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_831: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_832: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_833: CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_834: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_835: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_836: CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_837: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_838: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_839: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_840: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_841: CurCmd = ReqE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_842: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_843: CurCmd = ReqE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_844: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_845: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_846: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_847: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_848: Cache[NODE_2].State = S & CurCmd = ReqE -> ExGntd = false
rule_849: Cache[NODE_2].State = S & CurCmd = ReqE -> ExGntd = false
rule_850: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_851: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_852: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_853: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_854: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_855: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_856: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_857: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_858: CurCmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_859: CurCmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_860: CurCmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_861: CurCmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_862: Cache[NODE_2].State != I & ExGntd = true -> ExGntd = true
rule_863: Cache[NODE_2].State != I & ExGntd = true -> ExGntd = true
rule_864: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_865: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_866: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_867: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_868: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_869: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_870: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> ExGntd = true
rule_871: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> ExGntd = true
rule_872: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_873: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_874: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_875: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_876: Cache[NODE_2].State != S & ExGntd = true -> ExGntd = true
rule_877: Cache[NODE_2].State != S & ExGntd = true -> ExGntd = true
rule_878: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_879: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_880: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_881: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_882: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_883: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_884: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_885: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_886: ExGntd = true & Cache[NODE_2].State != E -> ExGntd = true
rule_887: ExGntd = true & Cache[NODE_2].State != E -> ExGntd = true
rule_888: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_889: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_890: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_891: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_892: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_893: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_894: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_895: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_896: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_897: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_898: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_899: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_900: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_901: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_902: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_903: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_904: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_905: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_906: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_907: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_908: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_909: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_910: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_911: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_912: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_913: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_914: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_915: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_916: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_917: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_918: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_919: Cache[NODE_1].State != I & CurCmd = ReqE -> CurCmd != ReqS
rule_920: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_921: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_922: Cache[NODE_2].State != I & CurCmd = ReqE -> CurCmd != ReqS
rule_923: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_924: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_925: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_926: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_927: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_928: Cache[NODE_2].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_929: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_930: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = ReqE
rule_931: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_932: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_933: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_934: CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_935: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_936: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_937: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_938: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_939: CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_940: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_941: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_942: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_943: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_944: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_945: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_946: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_947: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_948: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_949: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_950: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_951: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != Empty
rule_952: Cache[NODE_1].State != I & CurCmd = ReqS -> CurCmd != ReqE
rule_953: Cache[NODE_1].State = I & CurCmd = ReqS -> CurCmd != Empty
rule_954: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_955: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_956: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_957: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_958: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_959: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_960: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_961: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_962: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd = ReqS
rule_963: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_964: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_965: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_966: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_967: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_968: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_969: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_970: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_971: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != Empty
rule_972: Cache[NODE_2].State = S & CurCmd = ReqS -> CurCmd != Empty
rule_973: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_974: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_975: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_976: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_977: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_978: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_979: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_980: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_981: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_982: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_983: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_984: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_985: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_986: CurCmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_987: CurCmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_988: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_989: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_990: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_991: CurCmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_992: CurCmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_993: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != Empty
rule_994: CurCmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_995: CurCmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_996: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_997: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_998: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_999: Cache[NODE_1].State = I & CurCmd = ReqE -> CurCmd != Empty
rule_1000: Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
rule_1001: Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
rule_1002: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1003: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1004: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_1005: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_1006: CurCmd = Empty & Cache[NODE_2].State = E -> CurCmd != ReqE
rule_1007: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1008: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1009: CurCmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_1010: CurCmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_1011: CurCmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_1012: CurCmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_1013: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1014: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1015: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1016: Cache[NODE_2].State = I & CurCmd = ReqE -> CurCmd != Empty
rule_1017: Cache[NODE_2].State = S & CurCmd = ReqE -> CurCmd != Empty
rule_1018: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1019: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1020: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1021: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1022: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1023: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1024: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1025: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1026: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1027: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1028: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1029: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1030: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1031: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1032: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1033: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_1034: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_1035: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1036: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1037: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1038: CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_1039: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1040: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1041: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1042: CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_1043: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1044: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1045: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1046: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1047: CurCmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1048: CurCmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1049: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_1050: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1051: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_1052: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1053: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1054: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1055: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1056: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1057: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1058: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1059: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1060: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1061: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1062: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1063: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1064: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1065: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1066: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1067: Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
rule_1068: Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
rule_1069: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1070: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1071: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1072: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1073: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1074: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1075: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1076: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1077: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_1078: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_1079: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_1080: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_1081: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1082: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1083: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1084: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1085: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1086: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1087: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1088: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1089: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1090: CurCmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1091: CurCmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1092: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1093: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1094: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_1095: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1096: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1097: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1098: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_1099: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1100: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1101: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1102: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1103: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1104: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1105: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1106: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1107: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1108: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1109: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1110: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1111: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1112: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1113: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1114: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_1115: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_1116: CurCmd = Empty & ShrSet[NODE_1] = true -> MemData = AuxData
rule_1117: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1118: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1119: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1120: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1121: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_1122: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_1123: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1124: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1125: CurCmd != ReqE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_1126: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1127: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1128: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1129: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1130: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_1131: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_1132: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_1133: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_1134: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_1135: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1136: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1137: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1138: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1139: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_1140: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1141: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1142: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1143: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_1144: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_1145: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_1146: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_1147: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_1148: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_1149: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1150: CurCmd = Empty & Cache[NODE_1].State != E -> CurCmd != ReqS
rule_1151: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_1152: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_1153: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1154: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_1155: CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_1156: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1157: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1158: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1159: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1160: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1161: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1162: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1163: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1164: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != Empty
rule_1165: Cache[NODE_1].State != I & CurCmd = ReqS -> CurCmd != Empty
rule_1166: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1167: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1168: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1169: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1170: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_1171: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1172: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_1173: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1174: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1175: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1176: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1177: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1178: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1179: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ExGntd = true
rule_1180: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1181: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != Empty
rule_1182: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1183: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1184: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_1185: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1186: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1187: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1188: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1189: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_1190: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_1191: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_1192: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1193: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1194: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1195: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1196: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1197: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_1198: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1199: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1200: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ExGntd = true
rule_1201: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1202: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1203: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_1204: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_1205: ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
rule_1206: ExGntd = true & CurCmd != Empty -> Cache[NODE_1].State != S
rule_1207: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1208: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1209: Cache[NODE_1].State = S & CurCmd != Empty -> ExGntd = false
rule_1210: Cache[NODE_1].State = S & CurCmd != Empty -> ExGntd = false
rule_1211: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1212: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1213: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1214: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1215: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_1216: Cache[NODE_1].State != I & CurCmd = ReqE -> CurCmd != Empty
rule_1217: Cache[NODE_1].State != I & ExGntd = true -> CurCmd != Empty
rule_1218: Cache[NODE_1].State != I & ExGntd = true -> CurCmd != Empty
rule_1219: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1220: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1221: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_1222: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_1223: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_1224: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_1225: CurCmd = Empty & ShrSet[NODE_1] = true -> MemData = AuxData
rule_1226: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1227: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1228: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1229: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1230: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1231: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_1232: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1233: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1234: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1235: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1236: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1237: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_1238: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_1239: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_1240: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_1241: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_1242: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_1243: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_1244: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1245: CurCmd = Empty & Cache[NODE_1].State != E -> CurCmd != ReqE
rule_1246: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1247: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_1248: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_1249: CurCmd = Empty & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_1250: CurCmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1251: CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1252: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1253: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1254: CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1255: CurCmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1256: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1257: CurCmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1258: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1259: CurCmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1260: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1261: Cache[NODE_2].State != I & CurCmd = ReqE -> CurCmd != Empty
rule_1262: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1263: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1264: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1265: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1266: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1267: Cache[NODE_2].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_1268: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1269: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_1270: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_1271: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_1272: CurCmd = ReqE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1273: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1274: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1275: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1276: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1277: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ExGntd = true
rule_1278: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ExGntd = true
rule_1279: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1280: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1281: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_1282: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_1283: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1284: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1285: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1286: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1287: ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
rule_1288: ExGntd = true & CurCmd != Empty -> Cache[NODE_2].State != S
rule_1289: Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
rule_1290: Cache[NODE_2].State = S & CurCmd != Empty -> ExGntd = false
rule_1291: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1292: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1293: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1294: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1295: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1296: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1297: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_1298: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_1299: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_1300: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_1301: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1302: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1303: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1304: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1305: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1306: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1307: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1308: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1309: CurCmd = Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_1310: CurCmd = Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_1311: CurCmd = Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_1312: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1313: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1314: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1315: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1316: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1317: Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
rule_1318: Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
rule_1319: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1320: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1321: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1322: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1323: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1324: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1325: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1326: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1327: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1328: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1329: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1330: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1331: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1332: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1333: Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
rule_1334: Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
rule_1335: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1336: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1337: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1338: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1339: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1340: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1341: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1342: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1343: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1344: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1345: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1346: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ExGntd = true
rule_1347: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ExGntd = true
rule_1348: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_1349: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_1350: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1351: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1352: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1353: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1354: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1355: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1356: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1357: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1358: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1359: ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
rule_1360: ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
rule_1361: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1362: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1363: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1364: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1365: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1366: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1367: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1368: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1369: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1370: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1371: ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1372: ExGntd = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1373: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_1374: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_1375: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1376: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1377: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1378: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_1379: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqS
rule_1380: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1381: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1382: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1383: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1384: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1385: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1386: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1387: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1388: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1389: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1390: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1391: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1392: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1393: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1394: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1395: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1396: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_1397: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_1398: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1399: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1400: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1401: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1402: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1403: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1404: CurCmd != ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1405: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1406: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1407: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1408: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1409: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1410: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> CurCmd = ReqE
rule_1411: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1412: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1413: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1414: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1415: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1416: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1417: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqS
rule_1418: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_1419: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_1420: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_1421: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_1422: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1423: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1424: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1425: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1426: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1427: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1428: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1429: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1430: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1431: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1432: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1433: CurCmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1434: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1435: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1436: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqS
rule_1437: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1438: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1439: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1440: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1441: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1442: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqS
rule_1443: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqE
rule_1444: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1445: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1446: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1447: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1448: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_1449: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1450: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1451: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1452: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1453: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1454: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1455: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1456: Cache[NODE_2].State = S & CurCmd = ReqS -> MemData = AuxData
rule_1457: Cache[NODE_1].State = S & CurCmd = ReqE -> MemData = AuxData
rule_1458: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1459: CurCmd = Empty & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1460: MemData != AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_1461: ExGntd = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1462: MemData != AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_1463: ExGntd = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1464: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1465: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1466: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1467: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1468: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1469: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1470: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1471: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1472: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1473: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1474: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1475: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1476: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
rule_1477: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_1478: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_1479: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqE
rule_1480: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_1481: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1482: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_1483: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1484: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1485: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1486: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1487: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1488: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1489: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1490: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1491: CurCmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1492: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1493: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1494: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1495: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1496: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1497: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1498: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1499: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1500: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1501: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1502: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1503: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1504: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1505: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1506: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1507: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1508: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1509: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1510: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1511: Cache[NODE_2].State = S & CurCmd = ReqE -> MemData = AuxData
rule_1512: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1513: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1514: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1515: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd = ReqE
rule_1516: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_1517: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_1518: ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1519: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_1520: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1521: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_1522: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_1523: ExGntd = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1524: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1525: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_1526: CurCmd = Empty & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1527: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1528: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1529: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1530: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1531: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1532: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1533: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1534: MemData != AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_1535: ExGntd = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1536: MemData != AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_1537: ExGntd = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1538: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1539: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1540: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1541: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1542: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1543: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1544: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1545: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1546: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1547: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1548: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1549: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1550: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1551: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1552: MemData != AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_1553: ExGntd = false & InvSet[NODE_2] = false -> MemData = AuxData
rule_1554: MemData != AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_1555: ExGntd = false & InvSet[NODE_2] = false -> MemData = AuxData
rule_1556: Cache[NODE_1].State = E & MemData = AuxData -> ExGntd = true
rule_1557: MemData != AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_1558: MemData != AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_1559: MemData != AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_1560: MemData = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1561: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1562: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1563: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1564: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1565: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1566: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1567: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1568: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1569: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1570: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1571: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1572: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_1573: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_1574: Cache[NODE_1].State = E & MemData = AuxData -> ExGntd = true
rule_1575: MemData != AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_1576: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1577: MemData != AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_1578: MemData != AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_1579: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1580: ExGntd = false & InvSet[NODE_1] = false -> MemData = AuxData
rule_1581: MemData = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1582: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1583: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> MemData = AuxData
rule_1584: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1585: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1586: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1587: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1588: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1589: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1590: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1591: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1592: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1593: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1594: CurCmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1595: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1596: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_1597: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1598: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1599: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1600: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1601: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1602: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1603: CurCmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1604: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1605: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1606: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1607: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != ReqS
rule_1608: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1609: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ExGntd = true
rule_1610: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ExGntd = true
rule_1611: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_1612: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_1613: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1614: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1615: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1616: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1617: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1618: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1619: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1620: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1621: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1622: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_1623: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1624: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1625: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1626: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1627: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1628: ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
rule_1629: ExGntd = true & MemData = AuxData -> Cache[NODE_1].State != S
rule_1630: CurCmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_1631: CurCmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1632: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1633: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1634: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1635: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1636: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1637: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_1638: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1639: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_1640: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1641: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1642: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_1643: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_1644: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ExGntd = true
rule_1645: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ExGntd = true
rule_1646: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1647: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1648: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1649: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1650: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1651: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1652: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1653: CurCmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_1654: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_1655: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1656: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1657: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1658: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_1659: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1660: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1661: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> MemData = AuxData
rule_1662: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1663: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1664: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1665: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_1666: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_1667: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_1668: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_1669: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1670: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1671: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_1672: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_1673: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_1674: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_1675: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1676: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1677: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1678: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1679: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1680: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1681: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1682: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1683: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_1684: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1685: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1686: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1687: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1688: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> CurCmd != Empty
rule_1689: CurCmd = Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_1690: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_1691: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_1692: CurCmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_1693: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1694: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_1695: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1696: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1697: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1698: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_1699: Cache[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1700: Cache[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1701: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1702: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1703: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1704: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1705: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1706: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1707: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1708: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1709: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1710: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1711: ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
rule_1712: ExGntd = true & MemData = AuxData -> Cache[NODE_2].State != S
rule_1713: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_1714: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_1715: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_1716: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_1717: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1718: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1719: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1720: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1721: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1722: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_1723: MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1724: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1725: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1726: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1727: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1728: Cache[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1729: Cache[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1730: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1731: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1732: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1733: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1734: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1735: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1736: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ExGntd = false
rule_1737: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_1738: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_1739: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1740: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_1741: MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1742: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1743: ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1744: ExGntd = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1745: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1746: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1747: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1748: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1749: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1750: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1751: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1752: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1753: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1754: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1755: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1756: ShrSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1757: ShrSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1758: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1759: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1760: ShrSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1761: ShrSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1762: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1763: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1764: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1765: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1766: InvSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1767: InvSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1768: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1769: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1770: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1771: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1772: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1773: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_1774: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1775: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1776: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1777: CurCmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1778: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1779: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1780: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_1781: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1782: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1783: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_1784: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1785: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1786: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> CurCmd != Empty
rule_1787: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1788: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_1789: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1790: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1791: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1792: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1793: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1794: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1795: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_1796: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1797: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1798: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1799: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1800: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqS
rule_1801: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1802: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1803: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1804: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1805: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
rule_1806: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1807: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1808: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1809: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1810: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_1811: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1812: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1813: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_1814: InvSet[NODE_2] = true & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_1815: InvSet[NODE_2] = true & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_1816: InvSet[NODE_1] = true & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_1817: InvSet[NODE_1] = true & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_1818: MemData != AuxData & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_1819: MemData != AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_1820: MemData != AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_1821: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1822: MemData != AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_1823: MemData != AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_1824: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1825: Cache[NODE_1].State = S & CurCmd != Empty -> MemData = AuxData
rule_1826: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1827: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1828: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1829: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1830: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1831: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1832: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1833: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1834: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1835: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1836: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1837: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1838: MemData != AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1839: CurCmd = Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_1840: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1841: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1842: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1843: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1844: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_1845: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1846: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1847: InvSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1848: InvSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1849: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1850: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1851: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1852: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1853: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1854: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_1855: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1856: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1857: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1858: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1859: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1860: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1861: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_1862: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1863: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1864: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1865: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1866: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1867: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1868: CurCmd != ReqE & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1869: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1870: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_1871: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1872: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1873: MemData != AuxData & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_1874: InvSet[NODE_2] = true & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_1875: InvSet[NODE_2] = true & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_1876: InvSet[NODE_1] = true & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_1877: InvSet[NODE_1] = true & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_1878: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1879: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1880: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_1881: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_1882: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1883: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1884: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1885: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_1886: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1887: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_1888: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1889: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1890: MemData != AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1891: Cache[NODE_2].State = S & CurCmd != Empty -> MemData = AuxData
rule_1892: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1893: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1894: Cache[NODE_1].State = E & MemData = AuxData -> CurCmd != Empty
rule_1895: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1896: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1897: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> CurCmd != Empty
rule_1898: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1899: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1900: CurCmd = Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_1901: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_1902: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1903: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1904: CurCmd = Empty & Cache[NODE_2].State != E -> MemData = AuxData
rule_1905: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1906: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1907: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_1908: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1909: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_1910: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1911: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1912: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1913: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1914: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_1915: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_1916: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_1917: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_1918: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1919: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1920: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1921: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1922: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1923: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1924: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1925: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1926: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_1927: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_1928: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_1929: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_1930: MemData != AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_1931: Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
rule_1932: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_1933: Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
rule_1934: MemData != AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_1935: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_1936: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1937: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1938: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1939: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1940: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1941: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1942: MemData != AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_1943: ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1944: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = true
rule_1945: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = true
rule_1946: ExGntd = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_1947: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1948: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1949: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1950: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1951: ExGntd = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_1952: ExGntd = false & Cache[NODE_2].State != E -> MemData = AuxData
rule_1953: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1954: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1955: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1956: ExGntd = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_1957: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1958: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1959: MemData != AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_1960: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1961: ExGntd = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1962: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1963: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1964: ExGntd = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_1965: ExGntd = false & Cache[NODE_2].State != E -> MemData = AuxData
rule_1966: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = true
rule_1967: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = true
rule_1968: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1969: MemData != AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1970: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_1971: MemData != AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1972: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_1973: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_1974: MemData != AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1975: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_1976: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_1977: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1978: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_1979: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_1980: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_1981: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_1982: CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1983: CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1984: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1985: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1986: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_1987: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1988: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1989: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_1990: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_1991: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_1992: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_1993: CurCmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1994: CurCmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1995: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1996: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1997: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_1998: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_1999: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2000: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2001: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2002: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2003: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2004: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2005: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2006: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2007: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2008: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2009: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2010: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2011: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2012: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2013: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2014: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2015: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2016: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2017: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2018: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2019: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2020: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2021: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2022: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2023: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2024: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2025: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2026: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2027: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2028: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2029: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2030: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2031: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2032: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2033: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2034: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2035: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2036: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2037: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2038: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_2039: CurCmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2040: CurCmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2041: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2042: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2043: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2044: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2045: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2046: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2047: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_2048: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2049: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2050: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_2051: InvSet[NODE_2] = true & CurCmd != ReqS -> InvSet[NODE_2] = true
rule_2052: CurCmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2053: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2054: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2055: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_2056: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_2057: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2058: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2059: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_2060: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2061: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2062: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2063: CurCmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_2064: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_2065: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2066: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2067: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2068: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2069: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2070: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2071: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2072: CurCmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2073: CurCmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2074: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2075: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2076: CurCmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2077: CurCmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2078: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2079: CurCmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2080: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2081: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2082: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2083: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2084: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2085: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2086: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2087: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2088: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2089: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2090: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2091: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2092: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2093: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2094: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2095: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2096: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2097: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2098: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2099: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2100: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2101: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2102: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2103: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2104: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2105: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2106: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2107: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2108: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2109: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2110: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2111: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2112: Chan3[NODE_2].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2113: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2114: Chan3[NODE_2].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2115: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2116: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2117: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2118: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2119: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2120: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2121: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2122: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2123: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2124: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2125: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2126: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2127: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2128: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2129: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2130: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2131: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2132: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2133: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_2134: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2135: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2136: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2137: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2138: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2139: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2140: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2141: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2142: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2143: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2144: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2145: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2146: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2147: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2148: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2149: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2150: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_2151: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2152: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2153: CurCmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_2154: InvSet[NODE_2] = true & CurCmd != ReqE -> InvSet[NODE_2] = true
rule_2155: CurCmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2156: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2157: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2158: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2159: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2160: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2161: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2162: MemData != AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2163: MemData != AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2164: MemData != AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2165: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_2166: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2167: Cache[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2168: Cache[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2169: Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
rule_2170: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_2171: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_2172: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
rule_2173: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2174: Chan3[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2175: Chan2[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2176: MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2177: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_2178: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_2179: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ExGntd = true
rule_2180: Chan3[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2181: Chan2[NODE_1].Data = AuxData & ExGntd = true -> CurCmd != Empty
rule_2182: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2183: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2184: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_2185: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2186: CurCmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2187: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2188: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2189: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_2190: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2191: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2192: CurCmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2193: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2194: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2195: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2196: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_2197: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2198: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2199: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2200: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2201: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2202: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2203: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2204: Cache[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2205: Cache[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2206: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2207: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2208: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2209: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2210: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2211: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2212: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2213: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2214: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2215: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2216: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2217: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2218: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2219: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2220: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2221: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2222: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2223: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2224: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2225: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2226: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2227: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2228: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2229: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2230: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2231: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2232: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2233: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2234: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2235: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2236: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2237: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2238: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2239: MemData != AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2240: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2241: ExGntd = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2242: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2243: MemData != AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2244: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2245: ExGntd = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2246: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2247: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2248: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2249: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2250: MemData != AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2251: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2252: ExGntd = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2253: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2254: MemData != AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2255: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2256: ExGntd = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2257: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2258: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2259: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2260: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2261: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2262: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2263: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2264: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2265: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2266: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2267: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2268: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2269: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2270: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2271: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2272: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2273: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2274: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2275: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2276: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2277: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2278: MemData != AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2279: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2280: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2281: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_2282: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_2283: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2284: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2285: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2286: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2287: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2288: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_2289: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_2290: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_2291: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2292: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2293: Cache[NODE_2].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2294: Cache[NODE_2].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2295: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2296: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2297: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2298: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2299: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2300: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2301: MemData != AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2302: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2303: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2304: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_2305: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_2306: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2307: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2308: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2309: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_2310: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_2311: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_2312: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2313: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2314: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2315: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2316: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2317: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2318: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2319: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2320: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2321: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2322: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2323: Cache[NODE_1].State = S & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2324: ShrSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2325: ShrSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2326: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2327: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2328: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2329: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2330: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2331: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2332: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2333: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2334: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2335: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2336: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2337: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2338: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2339: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2340: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2341: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2342: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2343: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_2344: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_2345: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2346: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2347: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2348: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2349: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2350: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2351: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2352: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2353: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2354: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2355: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2356: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2357: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2358: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2359: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2360: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2361: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2362: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2363: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2364: Cache[NODE_2].State = S & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2365: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2366: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2367: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2368: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2369: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2370: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2371: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2372: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2373: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2374: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2375: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2376: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2377: Cache[NODE_2].State = S & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2378: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2379: Cache[NODE_2].State = S & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2380: Cache[NODE_2].State = S & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2381: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2382: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2383: CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2384: CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2385: MemData != AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2386: Cache[NODE_1].State = S & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2387: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2388: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2389: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2390: Cache[NODE_2].State = S & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2391: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2392: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2393: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2394: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2395: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2396: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2397: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2398: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2399: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2400: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2401: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2402: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2403: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2404: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2405: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2406: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2407: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2408: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2409: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2410: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2411: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2412: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2413: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2414: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2415: Cache[NODE_1].State != I & MemData != AuxData -> CurCmd != Empty
rule_2416: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2417: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2418: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2419: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2420: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2421: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2422: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_2423: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2424: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_2425: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2426: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2427: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2428: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2429: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2430: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2431: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2432: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2433: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2434: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2435: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2436: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2437: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2438: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2439: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2440: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2441: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2442: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2443: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2444: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2445: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2446: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2447: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2448: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2449: CurCmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2450: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2451: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2452: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2453: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2454: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2455: Cache[NODE_2].State = S & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2456: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2457: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2458: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2459: CurCmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2460: CurCmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2461: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2462: CurCmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2463: CurCmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2464: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2465: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2466: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2467: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2468: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2469: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2470: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2471: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2472: MemData != AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2473: InvSet[NODE_2] = true & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2474: InvSet[NODE_2] = true & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2475: MemData != AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_2476: InvSet[NODE_1] = true & CurCmd != Empty -> InvSet[NODE_1] = true
rule_2477: InvSet[NODE_1] = true & CurCmd != Empty -> InvSet[NODE_1] = true
rule_2478: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_2479: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_2480: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2481: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2482: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2483: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2484: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2485: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2486: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2487: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2488: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2489: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2490: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2491: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2492: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2493: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2494: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2495: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2496: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2497: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2498: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2499: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2500: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2501: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2502: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2503: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2504: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2505: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2506: ExGntd = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2507: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2508: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2509: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2510: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2511: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2512: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2513: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2514: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_2515: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2516: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2517: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2518: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2519: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2520: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2521: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2522: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2523: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2524: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2525: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2526: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ExGntd = true
rule_2527: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_2528: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2529: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2530: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> MemData = AuxData
rule_2531: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2532: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2533: ExGntd = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2534: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2535: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2536: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2537: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2538: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2539: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2540: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2541: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2542: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2543: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2544: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2545: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2546: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2547: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2548: Cache[NODE_1].State != I & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2549: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2550: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2551: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2552: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2553: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2554: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2555: CurCmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2556: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2557: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2558: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2559: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2560: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2561: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2562: Cache[NODE_1].State != I & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2563: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2564: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2565: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2566: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2567: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2568: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2569: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2570: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2571: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2572: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2573: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2574: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2575: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2576: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2577: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2578: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2579: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2580: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2581: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2582: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2583: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2584: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2585: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2586: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2587: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2588: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2589: CurCmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2590: CurCmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2591: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2592: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2593: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_2594: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2595: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2596: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2597: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2598: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2599: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_2600: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2601: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2602: CurCmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2603: CurCmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2604: CurCmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2605: CurCmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2606: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2607: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2608: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2609: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2610: CurCmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2611: CurCmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2612: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2613: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2614: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2615: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2616: CurCmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2617: CurCmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2618: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2619: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2620: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2621: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2622: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2623: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2624: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2625: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2626: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2627: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2628: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2629: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2630: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2631: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2632: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2633: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2634: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2635: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2636: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2637: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2638: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2639: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2640: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2641: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2642: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2643: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2644: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2645: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2646: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2647: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2648: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2649: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2650: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2651: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2652: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2653: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2654: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2655: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2656: CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2657: CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2658: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2659: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2660: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2661: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2662: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2663: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2664: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2665: Cache[NODE_1].State != I & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2666: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_2667: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2668: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2669: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2670: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2671: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2672: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2673: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2674: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2675: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2676: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2677: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2678: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2679: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2680: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2681: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2682: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2683: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2684: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2685: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2686: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2687: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2688: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2689: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2690: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2691: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2692: InvSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2693: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2694: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2695: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2696: InvSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2697: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2698: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2699: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2700: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2701: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2702: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2703: InvSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2704: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2705: CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2706: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2707: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2708: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2709: CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2710: InvSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2711: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2712: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2713: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2714: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2715: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2716: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2717: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2718: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2719: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2720: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2721: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2722: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2723: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2724: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2725: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_2726: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2727: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2728: CurCmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2729: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2730: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2731: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2732: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2733: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2734: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_2735: CurCmd = Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_2736: CurCmd = Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_2737: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2738: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2739: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2740: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2741: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2742: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2743: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2744: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2745: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2746: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2747: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2748: CurCmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2749: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2750: Cache[NODE_2].State != I & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2751: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2752: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2753: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2754: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2755: CurCmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2756: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2757: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_2] = true
rule_2758: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_2] = true
rule_2759: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2760: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2761: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2762: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2763: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2764: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2765: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ExGntd = false
rule_2766: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2767: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ExGntd = false
rule_2768: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2769: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2770: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2771: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2772: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2773: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2774: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2775: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2776: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2777: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2778: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2779: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2780: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2781: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2782: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2783: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2784: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2785: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2786: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2787: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2788: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2789: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2790: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2791: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2792: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2793: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2794: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2795: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2796: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2797: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2798: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2799: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2800: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2801: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2802: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2803: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2804: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2805: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2806: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2807: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2808: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2809: Cache[NODE_1].State != I & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2810: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2811: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2812: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_2813: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2814: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2815: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_2816: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_2817: CurCmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2818: CurCmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2819: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2820: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2821: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2822: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2823: CurCmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2824: CurCmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_2825: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2826: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2827: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2828: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2829: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2830: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2831: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2832: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2833: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2834: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2835: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2836: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2837: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2838: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2839: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2840: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2841: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2842: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2843: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2844: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2845: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2846: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2847: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2848: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2849: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2850: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2851: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2852: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ExGntd = false
rule_2853: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2854: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2855: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ExGntd = true
rule_2856: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2857: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2858: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2859: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2860: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2861: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2862: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2863: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2864: CurCmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2865: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2866: CurCmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2867: CurCmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2868: CurCmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2869: CurCmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2870: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2871: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2872: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2873: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2874: Cache[NODE_2].State != I & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2875: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2876: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2877: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2878: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2879: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2880: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2881: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2882: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2883: InvSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2884: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2885: InvSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2886: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2887: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> MemData = AuxData
rule_2888: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2889: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2890: InvSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2891: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2892: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2893: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2894: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2895: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2896: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2897: InvSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2898: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2899: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_2900: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_2901: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_2902: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_2903: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
rule_2904: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2905: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2906: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2907: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2908: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2909: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2910: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2911: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2912: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2913: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2914: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2915: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2916: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2917: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2918: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2919: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2920: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2921: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2922: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2923: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2924: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2925: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2926: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2927: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2928: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2929: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2930: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2931: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2932: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2933: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2934: MemData != AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2935: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2936: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> CurCmd != Empty
rule_2937: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2938: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2939: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2940: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2941: CurCmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2942: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2943: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2944: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2945: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2946: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2947: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2948: CurCmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_2949: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2950: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2951: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2952: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_2] = true
rule_2953: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_2] = true
rule_2954: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2955: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2956: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2957: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2958: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2959: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2960: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2961: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2962: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2963: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2964: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2965: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2966: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2967: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2968: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2969: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2970: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2971: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2972: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2973: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ExGntd = false
rule_2974: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2975: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ExGntd = false
rule_2976: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2977: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2978: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2979: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2980: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2981: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2982: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2983: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2984: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2985: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2986: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2987: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2988: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2989: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2990: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2991: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2992: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2993: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2994: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2995: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2996: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2997: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2998: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2999: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_3000: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_3001: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_3002: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_3003: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3004: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_3005: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3006: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3007: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_3008: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3009: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_3010: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3011: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3012: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3013: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3014: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3015: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3016: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3017: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3018: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3019: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3020: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3021: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3022: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3023: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3024: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3025: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3026: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3027: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3028: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3029: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3030: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3031: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3032: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3033: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3034: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3035: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3036: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_3037: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_3038: Chan2[NODE_1].Data = AuxData & ExGntd = true -> MemData = AuxData
rule_3039: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3040: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3041: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3042: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3043: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3044: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3045: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3046: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3047: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3048: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3049: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3050: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3051: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3052: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3053: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3054: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3055: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3056: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3057: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3058: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3059: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3060: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3061: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3062: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_3063: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ExGntd = true
rule_3064: Chan2[NODE_1].Data = AuxData & ExGntd = true -> MemData = AuxData
rule_3065: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3066: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3067: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3068: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3069: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3070: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3071: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3072: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3073: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3074: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3075: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_3076: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3077: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3078: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3079: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3080: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3081: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3082: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3083: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3084: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3085: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3086: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3087: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3088: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3089: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3090: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3091: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3092: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3093: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3094: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3095: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3096: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3097: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3098: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3099: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3100: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3101: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3102: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3103: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3104: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3105: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3106: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3107: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3108: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3109: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3110: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3111: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3112: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3113: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3114: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3115: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3116: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3117: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3118: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3119: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3120: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3121: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3122: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3123: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3124: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3125: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3126: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3127: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3128: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3129: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3130: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3131: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3132: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3133: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3134: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3135: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3136: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3137: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3138: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3139: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3140: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3141: Cache[NODE_1].State != I & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3142: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3143: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3144: CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3145: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3146: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3147: Cache[NODE_1].State = S & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3148: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3149: CurCmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3150: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3151: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3152: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3153: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3154: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3155: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3156: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3157: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3158: CurCmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3159: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3160: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3161: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3162: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3163: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3164: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3165: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3166: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3167: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3168: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3169: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3170: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3171: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3172: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3173: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3174: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3175: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3176: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3177: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3178: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3179: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3180: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3181: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3182: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3183: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3184: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3185: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3186: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3187: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3188: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3189: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3190: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3191: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3192: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3193: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3194: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3195: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3196: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3197: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3198: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3199: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3200: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3201: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3202: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3203: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3204: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3205: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3206: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_3207: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_3208: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_3209: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3210: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3211: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3212: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3213: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3214: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3215: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3216: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_1] = false
rule_3217: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_1] = false
rule_3218: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3219: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3220: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3221: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3222: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3223: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3224: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_3225: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_3226: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3227: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3228: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3229: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3230: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3231: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3232: CurCmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3233: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3234: CurCmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3235: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3236: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3237: Cache[NODE_1].State != I & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3238: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3239: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3240: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3241: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3242: CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3243: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3244: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3245: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3246: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3247: CurCmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3248: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3249: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3250: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3251: CurCmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3252: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3253: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3254: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3255: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3256: InvSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3257: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3258: CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3259: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3260: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3261: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3262: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3263: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3264: CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3265: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3266: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3267: CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3268: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3269: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3270: CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3271: CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3272: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3273: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3274: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3275: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3276: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3277: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_3278: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3279: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3280: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3281: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3282: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3283: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3284: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3285: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_3286: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3287: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3288: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3289: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3290: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3291: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3292: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3293: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3294: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3295: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3296: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3297: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3298: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3299: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3300: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3301: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3302: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3303: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3304: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3305: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3306: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3307: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3308: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3309: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3310: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3311: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3312: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3313: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3314: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3315: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3316: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3317: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3318: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3319: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3320: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3321: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3322: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3323: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3324: Cache[NODE_1].State = S & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3325: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_3326: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3327: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3328: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3329: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3330: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3331: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3332: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3333: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3334: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3335: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3336: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3337: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_3338: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ExGntd = false
rule_3339: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ExGntd = false
rule_3340: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3341: CurCmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3342: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3343: CurCmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3344: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3345: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3346: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3347: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3348: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3349: Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3350: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3351: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3352: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3353: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3354: CurCmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3355: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3356: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3357: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3358: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3359: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3360: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3361: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3362: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3363: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3364: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3365: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3366: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3367: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3368: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3369: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3370: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3371: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3372: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3373: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3374: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3375: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3376: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3377: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3378: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3379: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3380: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3381: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3382: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_3383: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3384: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3385: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3386: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3387: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3388: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3389: CurCmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3390: CurCmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3391: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3392: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3393: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3394: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3395: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3396: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3397: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3398: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3399: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3400: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3401: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3402: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3403: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3404: CurCmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3405: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3406: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3407: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3408: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_3409: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_3410: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_3411: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3412: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3413: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ExGntd = false
rule_3414: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ExGntd = false
rule_3415: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3416: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3417: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3418: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3419: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3420: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ExGntd = false
rule_3421: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3422: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ExGntd = false
rule_3423: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3424: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3425: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3426: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3427: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3428: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_3429: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_3430: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3431: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3432: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3433: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3434: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
rule_3435: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
rule_3436: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3437: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3438: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3439: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_3440: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3441: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3442: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3443: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3444: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3445: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3446: CurCmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3447: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_1] = false
rule_3448: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_1] = false
rule_3449: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3450: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3451: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3452: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3453: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3454: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3455: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_3456: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_3457: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3458: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3459: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3460: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3461: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3462: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3463: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3464: CurCmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3465: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3466: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3467: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3468: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3469: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3470: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3471: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3472: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3473: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3474: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3475: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3476: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3477: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3478: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3479: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3480: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3481: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3482: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3483: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3484: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3485: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3486: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3487: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3488: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3489: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3490: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3491: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3492: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3493: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3494: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3495: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3496: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3497: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3498: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3499: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3500: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3501: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3502: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3503: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3504: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3505: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_3506: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_3507: CurCmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3508: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3509: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3510: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_3511: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3512: CurCmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3513: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3514: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3515: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3516: InvSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3517: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3518: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3519: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3520: CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3521: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3522: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3523: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3524: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3525: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3526: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3527: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3528: CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3529: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3530: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3531: CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3532: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3533: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3534: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_3535: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3536: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3537: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3538: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3539: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3540: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3541: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3542: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3543: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3544: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3545: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3546: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3547: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3548: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3549: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3550: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3551: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3552: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3553: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
rule_3554: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3555: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3556: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3557: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3558: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3559: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3560: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3561: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3562: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3563: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3564: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3565: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3566: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3567: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3568: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3569: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3570: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3571: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_3572: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3573: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3574: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3575: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3576: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_3577: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3578: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3579: Cache[NODE_2].State = S & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3580: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3581: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3582: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3583: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3584: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3585: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3586: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3587: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3588: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3589: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3590: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3591: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3592: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> CurCmd != Empty
rule_3593: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_3594: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3595: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3596: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_3597: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3598: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3599: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3600: CurCmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3601: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3602: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3603: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3604: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3605: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_3606: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3607: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_3608: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3609: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3610: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3611: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_3612: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_3613: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_3614: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_3615: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3616: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3617: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3618: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3619: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3620: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3621: CurCmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_3622: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3623: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3624: Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3625: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3626: Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3627: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3628: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_3629: Cache[NODE_2].State != I & ExGntd = true -> InvSet[NODE_1] = false
rule_3630: Cache[NODE_2].State != I & ExGntd = true -> InvSet[NODE_1] = false
rule_3631: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3632: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3633: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3634: Cache[NODE_2].State != I & ExGntd = true -> InvSet[NODE_1] = false
rule_3635: Cache[NODE_2].State != I & ExGntd = true -> InvSet[NODE_1] = false
rule_3636: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3637: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3638: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3639: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3640: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3641: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3642: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3643: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3644: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3645: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3646: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3647: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3648: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3649: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3650: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3651: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3652: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3653: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3654: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3655: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3656: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3657: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3658: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3659: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3660: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3661: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3662: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3663: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3664: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3665: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3666: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3667: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3668: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3669: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3670: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3671: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3672: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3673: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3674: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3675: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3676: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3677: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3678: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3679: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3680: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3681: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3682: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3683: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3684: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3685: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3686: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3687: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3688: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3689: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3690: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3691: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3692: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3693: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3694: ExGntd = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3695: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3696: ExGntd = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3697: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3698: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3699: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3700: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3701: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3702: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ExGntd = false
rule_3703: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3704: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ExGntd = false
rule_3705: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3706: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3707: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3708: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3709: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3710: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3711: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3712: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3713: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3714: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3715: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3716: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3717: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3718: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3719: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3720: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3721: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3722: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3723: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3724: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3725: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3726: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3727: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3728: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3729: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3730: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3731: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3732: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3733: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3734: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3735: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3736: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3737: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3738: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3739: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3740: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3741: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3742: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3743: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3744: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3745: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3746: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3747: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3748: Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3749: Cache[NODE_2].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3750: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3751: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3752: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3753: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3754: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3755: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3756: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3757: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3758: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3759: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3760: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3761: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3762: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3763: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3764: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3765: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3766: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3767: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3768: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3769: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3770: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3771: InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
rule_3772: InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
rule_3773: Chan2[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3774: Cache[NODE_2].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3775: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3776: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3777: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3778: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3779: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3780: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3781: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3782: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3783: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3784: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3785: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3786: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3787: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3788: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3789: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3790: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3791: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3792: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3793: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3794: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3795: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3796: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3797: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3798: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3799: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3800: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3801: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3802: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3803: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3804: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3805: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3806: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3807: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3808: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3809: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3810: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3811: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_3812: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_3813: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3814: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3815: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3816: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3817: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3818: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3819: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3820: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_3821: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_3822: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3823: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3824: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_3825: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_3826: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_3827: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_3828: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_3829: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_3830: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_3831: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3832: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3833: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_3834: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3835: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_3836: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3837: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3838: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3839: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3840: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3841: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3842: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3843: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3844: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3845: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3846: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3847: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3848: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3849: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3850: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3851: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3852: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3853: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3854: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3855: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3856: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3857: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3858: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3859: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3860: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3861: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3862: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3863: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3864: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3865: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3866: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3867: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3868: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3869: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3870: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3871: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3872: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3873: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3874: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3875: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3876: CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3877: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_3878: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3879: Cache[NODE_1].State != I & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3880: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3881: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3882: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3883: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3884: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_3885: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3886: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_3887: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3888: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3889: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_3890: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3891: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_3892: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3893: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3894: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3895: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3896: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3897: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3898: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3899: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3900: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3901: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_3902: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3903: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3904: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_3905: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3906: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3907: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3908: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3909: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_3910: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3911: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3912: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3913: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3914: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_3915: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_3916: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_3917: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3918: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3919: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3920: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_3921: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3922: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_3923: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_3924: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3925: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3926: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3927: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3928: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3929: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3930: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3931: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3932: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3933: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3934: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3935: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3936: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3937: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3938: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3939: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3940: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3941: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3942: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3943: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3944: CurCmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3945: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3946: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3947: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3948: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3949: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3950: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3951: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3952: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3953: CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3954: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3955: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3956: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3957: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3958: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3959: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3960: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3961: CurCmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3962: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3963: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3964: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_3965: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_3966: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3967: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3968: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3969: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3970: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3971: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3972: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3973: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3974: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3975: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3976: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3977: Cache[NODE_1].State = I & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3978: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_3979: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_3980: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_3981: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3982: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3983: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3984: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_3985: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_3986: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_3987: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3988: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_3989: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3990: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3991: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_3992: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_3993: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3994: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3995: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3996: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3997: Cache[NODE_1].State = I & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3998: Cache[NODE_1].State = I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3999: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4000: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4001: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4002: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4003: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4004: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_4005: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4006: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4007: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4008: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4009: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4010: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_4011: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4012: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_4013: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_4014: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4015: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4016: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4017: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_4018: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4019: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4020: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4021: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4022: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_4023: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4024: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4025: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4026: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4027: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4028: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4029: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4030: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4031: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4032: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4033: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4034: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4035: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4036: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4037: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4038: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4039: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4040: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4041: Cache[NODE_1].State = I & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4042: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4043: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4044: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4045: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4046: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_4047: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_4048: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4049: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4050: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_4051: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_4052: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4053: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4054: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4055: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4056: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4057: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4058: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4059: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_4060: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4061: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4062: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4063: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4064: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4065: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_4066: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4067: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4068: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4069: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4070: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_4071: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4072: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4073: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4074: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4075: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4076: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4077: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4078: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_4079: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_4080: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_4081: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_4082: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4083: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_4084: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4085: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_4086: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4087: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4088: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4089: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4090: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4091: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_4092: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_4093: Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4094: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4095: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4096: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4097: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4098: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4099: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4100: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4101: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4102: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4103: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4104: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4105: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4106: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4107: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4108: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4109: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4110: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4111: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4112: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4113: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4114: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4115: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4116: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4117: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4118: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4119: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4120: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4121: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4122: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4123: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4124: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4125: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4126: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4127: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4128: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4129: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4130: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4131: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4132: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4133: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4134: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4135: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4136: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4137: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4138: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4139: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4140: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4141: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4142: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4143: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4144: Cache[NODE_1].State != I & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4145: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_4146: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4147: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4148: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State = I
rule_4149: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State = I
rule_4150: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State = E
rule_4151: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4152: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_4153: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4154: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_4155: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State = E
rule_4156: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4157: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4158: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4159: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_4160: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_4161: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4162: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_4163: Cache[NODE_1].State = I & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4164: Cache[NODE_1].State = I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4165: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_4166: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State = I
rule_4167: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State = I
rule_4168: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4169: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4170: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4171: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4172: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4173: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4174: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ExGntd = false
rule_4175: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ExGntd = false
rule_4176: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_4177: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4178: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4179: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_4180: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_4181: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_4182: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4183: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_4184: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_4185: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4186: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> CurCmd != Empty
rule_4187: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4188: CurCmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4189: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4190: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4191: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4192: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4193: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4194: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4195: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_4196: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4197: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4198: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4199: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4200: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4201: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4202: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4203: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4204: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4205: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4206: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4207: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4208: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4209: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4210: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4211: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4212: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4213: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_4214: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_4215: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd = ReqE
rule_4216: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_4217: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4218: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_4219: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4220: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4221: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4222: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4223: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4224: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4225: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4226: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4227: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4228: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4229: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4230: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_4231: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4232: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4233: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_4234: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4235: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_4236: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4237: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_4238: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4239: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4240: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4241: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4242: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4243: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4244: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4245: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4246: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4247: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4248: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4249: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4250: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4251: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4252: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4253: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_4254: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4255: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4256: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_4257: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_4258: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4259: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4260: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4261: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4262: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4263: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4264: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4265: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4266: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_4267: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd = ReqE
rule_4268: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_4269: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4270: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4271: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4272: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4273: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_4274: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4275: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4276: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4277: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4278: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4279: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4280: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4281: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4282: CurCmd = ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4283: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4284: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4285: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4286: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4287: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4288: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4289: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4290: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4291: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4292: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4293: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4294: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4295: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4296: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4297: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4298: CurCmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4299: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4300: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_4301: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = true
rule_4302: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4303: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4304: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4305: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4306: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4307: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4308: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4309: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4310: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4311: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4312: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4313: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4314: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4315: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4316: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4317: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4318: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4319: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4320: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4321: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_4322: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4323: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_4324: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4325: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4326: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4327: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4328: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4329: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_4330: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_4331: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_4332: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_4333: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_4334: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4335: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_4336: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4337: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4338: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_4339: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4340: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4341: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_4342: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4343: Cache[NODE_2].State != I & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_4344: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4345: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4346: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4347: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4348: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4349: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4350: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_4351: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4352: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4353: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_4354: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4355: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_4356: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4357: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_4358: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4359: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4360: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4361: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4362: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4363: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4364: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4365: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4366: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4367: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4368: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> CurCmd != Empty
rule_4369: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> MemData = AuxData
rule_4370: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4371: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4372: InvSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4373: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_4374: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4375: CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4376: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4377: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_4378: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4379: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4380: CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4381: InvSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4382: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4383: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4384: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4385: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4386: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4387: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4388: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4389: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_4390: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4391: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4392: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_4393: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_4394: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_4395: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_4396: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4397: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4398: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4399: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4400: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4401: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4402: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4403: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4404: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4405: CurCmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4406: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4407: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4408: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4409: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4410: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_4411: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4412: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4413: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_4414: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4415: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_4416: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4417: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4418: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
rule_4419: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State = E
rule_4420: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
rule_4421: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4422: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State = E
rule_4423: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4424: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4425: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4426: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4427: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4428: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4429: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_4430: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_4431: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_4432: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_4433: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4434: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_4435: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4436: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_4437: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4438: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4439: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4440: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4441: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4442: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4443: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4444: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4445: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4446: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4447: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4448: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4449: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4450: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4451: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4452: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4453: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4454: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4455: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4456: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4457: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4458: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4459: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4460: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4461: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4462: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4463: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4464: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4465: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4466: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4467: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4468: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4469: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4470: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4471: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4472: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4473: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4474: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4475: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4476: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4477: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4478: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4479: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4480: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4481: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4482: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4483: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4484: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4485: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4486: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_4487: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4488: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4489: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4490: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4491: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4492: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4493: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4494: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4495: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_4496: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4497: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4498: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4499: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4500: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4501: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4502: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4503: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4504: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4505: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4506: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4507: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4508: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4509: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4510: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4511: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4512: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4513: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4514: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4515: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4516: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4517: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4518: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4519: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4520: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4521: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4522: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4523: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4524: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4525: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4526: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4527: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_4528: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4529: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4530: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4531: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4532: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4533: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4534: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4535: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4536: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4537: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4538: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4539: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4540: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4541: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4542: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4543: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4544: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4545: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4546: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4547: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4548: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4549: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4550: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4551: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_4552: ExGntd = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4553: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4554: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4555: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4556: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
rule_4557: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
rule_4558: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4559: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4560: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4561: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_4562: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4563: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4564: ExGntd = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4565: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4566: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4567: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4568: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4569: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4570: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4571: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4572: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4573: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4574: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4575: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4576: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4577: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4578: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4579: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4580: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4581: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4582: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4583: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4584: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4585: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4586: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4587: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4588: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4589: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4590: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_4591: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4592: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4593: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_4594: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4595: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_4596: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4597: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4598: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_4599: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4600: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4601: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4602: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4603: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4604: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4605: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_4606: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_4607: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4608: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4609: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4610: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4611: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4612: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_4613: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_4614: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4615: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4616: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4617: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4618: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4619: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4620: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4621: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4622: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4623: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4624: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4625: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4626: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4627: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_4628: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_4629: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_4630: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_4631: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4632: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4633: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4634: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4635: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4636: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4637: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4638: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4639: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4640: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4641: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4642: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4643: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4644: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4645: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4646: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4647: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4648: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4649: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4650: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4651: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4652: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4653: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4654: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4655: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4656: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4657: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4658: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4659: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4660: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4661: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4662: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4663: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4664: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_4665: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4666: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4667: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4668: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4669: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4670: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4671: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4672: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4673: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4674: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4675: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4676: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4677: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4678: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4679: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4680: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4681: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_4682: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_4683: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4684: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4685: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4686: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4687: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4688: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4689: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4690: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4691: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4692: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4693: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4694: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4695: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4696: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4697: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4698: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4699: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4700: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4701: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4702: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4703: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4704: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4705: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_4706: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4707: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4708: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4709: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_4710: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_4711: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_4712: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_4713: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_4714: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4715: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4716: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4717: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_4718: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4719: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4720: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_4721: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4722: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_4723: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_4724: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_4725: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4726: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_4727: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4728: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_4729: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_4730: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_4731: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4732: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4733: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4734: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4735: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4736: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_4737: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4738: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4739: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_4740: ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
rule_4741: ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
rule_4742: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4743: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4744: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4745: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_4746: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_4747: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4748: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4749: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_4750: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4751: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4752: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4753: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_4754: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_4755: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4756: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4757: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_4758: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_4759: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4760: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4761: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4762: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4763: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4764: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_4765: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_4766: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4767: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4768: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4769: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4770: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4771: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_4772: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_4773: Cache[NODE_1].State = I & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4774: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4775: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4776: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4777: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4778: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4779: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4780: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_4781: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4782: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4783: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4784: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4785: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4786: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_4787: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4788: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4789: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4790: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4791: Cache[NODE_1].State = I & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4792: Cache[NODE_1].State = I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4793: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4794: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4795: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4796: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4797: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4798: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4799: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4800: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4801: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4802: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4803: CurCmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4804: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4805: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4806: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4807: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_4808: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_4809: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_4810: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4811: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4812: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4813: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4814: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_4815: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4816: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4817: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4818: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4819: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_4820: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4821: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4822: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4823: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4824: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4825: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4826: CurCmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4827: CurCmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4828: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4829: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4830: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4831: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4832: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4833: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4834: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4835: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4836: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4837: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4838: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4839: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4840: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4841: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4842: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4843: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4844: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4845: Cache[NODE_1].State != I & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4846: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4847: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4848: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4849: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4850: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4851: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4852: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4853: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4854: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4855: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4856: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4857: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4858: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4859: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_4860: CurCmd = ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_4861: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_4862: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4863: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4864: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_4865: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4866: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_4867: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_4868: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4869: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4870: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4871: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4872: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4873: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4874: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4875: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4876: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4877: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4878: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4879: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4880: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4881: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4882: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4883: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4884: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4885: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4886: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4887: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4888: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4889: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4890: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4891: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4892: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_4893: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4894: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4895: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4896: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4897: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4898: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4899: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4900: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4901: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4902: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4903: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_4904: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4905: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_4906: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4907: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_4908: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4909: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4910: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4911: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4912: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ExGntd = true
rule_4913: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4914: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ExGntd = true
rule_4915: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4916: CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4917: CurCmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_4918: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4919: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4920: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_4921: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4922: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_4923: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_4924: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_4925: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4926: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4927: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4928: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4929: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4930: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_4931: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_4932: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4933: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4934: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4935: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_4936: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_4937: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_4938: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_4939: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_4940: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_4941: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4942: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4943: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4944: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4945: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_4946: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_4947: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_4948: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != S
rule_4949: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_4950: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != S
rule_4951: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_4952: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_4953: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_4954: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4955: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_4956: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4957: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_4958: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4959: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_4960: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_4961: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4962: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_4963: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4964: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4965: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4966: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_4967: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_4968: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_4969: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_4970: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_4971: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_4972: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_4973: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4974: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4975: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4976: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4977: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4978: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4979: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4980: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4981: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4982: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_4983: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_4984: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4985: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4986: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4987: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4988: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4989: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_4990: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_4991: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4992: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4993: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4994: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_4995: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_4996: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_4997: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_4998: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4999: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5000: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
rule_5001: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
rule_5002: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5003: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5004: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5005: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_5006: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5007: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5008: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5009: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5010: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5011: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5012: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5013: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5014: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_5015: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5016: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5017: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5018: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5019: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5020: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5021: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5022: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5023: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5024: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5025: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5026: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5027: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5028: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5029: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5030: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5031: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5032: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> MemData = AuxData
rule_5033: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5034: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5035: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5036: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5037: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5038: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5039: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5040: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_5041: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5042: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5043: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5044: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5045: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5046: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5047: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5048: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_5049: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5050: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5051: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5052: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5053: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5054: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5055: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5056: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5057: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5058: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5059: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5060: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5061: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5062: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5063: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5064: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_5065: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_5066: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5067: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5068: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5069: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5070: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5071: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5072: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5073: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_5074: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5075: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5076: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5077: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5078: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5079: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5080: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_5081: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5082: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5083: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5084: Cache[NODE_1].State != I & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_5085: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5086: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5087: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5088: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5089: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5090: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5091: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5092: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_5093: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_5094: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_5095: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_5096: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != E
rule_5097: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5098: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5099: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != E
rule_5100: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_5101: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_5102: CurCmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5103: CurCmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5104: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5105: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5106: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_5107: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_5108: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5109: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5110: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5111: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5112: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5113: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5114: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5115: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5116: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_5117: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_5118: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5119: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5120: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5121: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5122: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5123: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5124: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5125: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5126: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5127: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5128: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5129: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5130: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_5131: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_1] = false
rule_5132: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_5133: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5134: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5135: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5136: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5137: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5138: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5139: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5140: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5141: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5142: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5143: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5144: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5145: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5146: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5147: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5148: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5149: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5150: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5151: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5152: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5153: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5154: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5155: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5156: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5157: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5158: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5159: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5160: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5161: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5162: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_5163: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ExGntd = false
rule_5164: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5165: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5166: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5167: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5168: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_5169: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5170: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5171: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5172: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5173: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_5174: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5175: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5176: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5177: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5178: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5179: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ExGntd = false
rule_5180: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_1] = true
rule_5181: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5182: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5183: CurCmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5184: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_5185: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5186: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_5187: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_5188: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_5189: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_5190: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_5191: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5192: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_5193: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_5194: CurCmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5195: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_5196: CurCmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5197: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5198: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5199: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5200: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5201: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5202: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5203: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_5204: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_5205: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5206: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5207: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5208: CurCmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5209: CurCmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5210: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5211: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5212: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_5213: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5214: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5215: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5216: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5217: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5218: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5219: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5220: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5221: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5222: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5223: Cache[NODE_2].State != I & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5224: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5225: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5226: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5227: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5228: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5229: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5230: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5231: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5232: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5233: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_5234: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5235: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5236: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5237: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5238: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5239: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5240: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5241: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_5242: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5243: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_5244: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5245: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5246: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5247: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5248: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5249: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5250: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5251: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5252: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5253: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5254: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5255: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5256: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5257: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5258: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5259: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5260: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5261: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5262: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5263: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5264: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5265: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5266: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> ShrSet[NODE_2] = true
rule_5267: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5268: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5269: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5270: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5271: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5272: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5273: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5274: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5275: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5276: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5277: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5278: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_5279: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5280: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5281: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_5282: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5283: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5284: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5285: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5286: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5287: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5288: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5289: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_5290: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_5291: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5292: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5293: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5294: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5295: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5296: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_5297: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_5298: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_5299: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5300: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5301: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5302: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_5303: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_5304: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5305: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_5306: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_5307: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5308: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5309: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5310: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5311: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5312: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5313: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_5314: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5315: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_5316: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ExGntd = false
rule_5317: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_5318: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5319: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5320: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5321: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5322: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5323: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_5324: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ExGntd = false
rule_5325: Cache[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5326: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5327: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5328: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5329: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5330: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5331: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5332: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5333: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5334: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5335: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5336: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5337: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_5338: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_5339: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5340: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5341: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5342: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5343: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5344: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5345: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5346: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5347: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5348: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5349: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5350: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5351: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_5352: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5353: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_5354: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_5355: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5356: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_5357: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5358: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5359: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5360: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5361: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5362: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5363: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5364: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5365: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5366: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5367: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_5368: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_5369: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5370: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5371: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_5372: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5373: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5374: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5375: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5376: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5377: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5378: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5379: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5380: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5381: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5382: CurCmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5383: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5384: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5385: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_5386: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5387: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_5388: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ExGntd = true
rule_5389: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_5390: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ExGntd = true
rule_5391: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_5392: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_5393: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5394: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_5395: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_5396: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5397: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != E
rule_5398: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5399: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5400: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != E
rule_5401: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5402: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5403: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_5404: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_5405: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_5406: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_5407: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> MemData = AuxData
rule_5408: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5409: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5410: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5411: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5412: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5413: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> MemData = AuxData
rule_5414: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5415: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5416: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5417: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5418: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5419: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5420: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5421: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5422: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5423: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5424: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_5425: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5426: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5427: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5428: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5429: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5430: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5431: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_5432: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5433: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5434: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5435: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5436: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> MemData = AuxData
rule_5437: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5438: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5439: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5440: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5441: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5442: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5443: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5444: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_5445: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5446: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5447: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5448: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5449: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5450: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5451: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5452: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5453: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5454: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5455: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5456: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5457: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5458: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5459: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5460: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5461: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5462: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5463: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5464: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5465: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5466: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5467: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5468: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5469: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5470: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5471: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5472: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5473: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5474: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5475: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5476: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5477: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5478: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5479: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5480: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5481: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_5482: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_5483: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_5484: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_5485: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5486: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5487: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5488: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5489: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5490: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5491: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5492: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5493: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_5494: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_5495: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5496: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5497: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5498: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5499: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5500: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5501: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5502: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5503: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5504: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5505: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5506: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5507: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5508: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5509: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5510: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5511: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5512: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5513: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5514: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_5515: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5516: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5517: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5518: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5519: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5520: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5521: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5522: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5523: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5524: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5525: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5526: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5527: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5528: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5529: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5530: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5531: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5532: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5533: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5534: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5535: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5536: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5537: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5538: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5539: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5540: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5541: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5542: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5543: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5544: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5545: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5546: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_5547: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_5548: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5549: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5550: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_5551: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_5552: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5553: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_5554: ExGntd = true & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_5555: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5556: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5557: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ExGntd = false
rule_5558: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_5559: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5560: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5561: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5562: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5563: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ExGntd = false
rule_5564: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5565: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5566: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5567: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_5568: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5569: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5570: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5571: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5572: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5573: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5574: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5575: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5576: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5577: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5578: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5579: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5580: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5581: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5582: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5583: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5584: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5585: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5586: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5587: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5588: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_5589: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_5590: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5591: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5592: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_5593: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_5594: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_5595: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5596: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_5597: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_5598: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5599: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_5600: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_5601: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5602: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5603: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5604: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5605: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5606: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5607: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5608: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5609: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5610: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5611: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5612: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5613: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5614: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5615: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5616: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5617: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5618: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5619: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5620: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5621: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5622: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5623: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5624: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5625: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5626: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5627: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5628: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5629: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5630: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5631: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5632: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5633: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5634: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5635: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_5636: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5637: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5638: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5639: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5640: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5641: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5642: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5643: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5644: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5645: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5646: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5647: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5648: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5649: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5650: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5651: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5652: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5653: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5654: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5655: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5656: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5657: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5658: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5659: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5660: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5661: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5662: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5663: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5664: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5665: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_5666: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5667: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5668: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5669: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5670: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5671: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5672: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_5673: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5674: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5675: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5676: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5677: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5678: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5679: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5680: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5681: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5682: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5683: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5684: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_5685: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5686: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5687: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5688: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5689: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_5690: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5691: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5692: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5693: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5694: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5695: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5696: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5697: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5698: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5699: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5700: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_5701: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5702: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_5703: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5704: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_5705: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_5706: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5707: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5708: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5709: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5710: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5711: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5712: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5713: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5714: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5715: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_5716: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_5717: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5718: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5719: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5720: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_5721: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_5722: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5723: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5724: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5725: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5726: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5727: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5728: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5729: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5730: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5731: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5732: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5733: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5734: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5735: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5736: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5737: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_5738: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5739: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_5740: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5741: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_5742: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_5743: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_5744: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5745: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_5746: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5747: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5748: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5749: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_5750: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5751: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5752: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_5753: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5754: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5755: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5756: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_5757: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5758: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5759: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5760: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5761: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5762: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5763: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5764: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5765: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5766: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5767: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5768: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5769: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_5770: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5771: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5772: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5773: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5774: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5775: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5776: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5777: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5778: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5779: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5780: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5781: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_5782: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5783: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5784: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_5785: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_5786: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5787: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5788: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5789: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5790: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5791: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5792: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5793: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5794: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5795: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5796: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_5797: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_5798: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5799: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_5800: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5801: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_5802: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5803: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5804: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5805: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5806: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_5807: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5808: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5809: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5810: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_5811: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5812: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5813: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5814: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_5815: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5816: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5817: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5818: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_5819: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_5820: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5821: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_5822: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5823: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5824: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5825: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_5826: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5827: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_5828: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_5829: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_5830: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5831: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5832: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_5833: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5834: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5835: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5836: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5837: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5838: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5839: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5840: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5841: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5842: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5843: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5844: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5845: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5846: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5847: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5848: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5849: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5850: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5851: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5852: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5853: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_5854: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_5855: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5856: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5857: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_5858: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5859: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_5860: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5861: Cache[NODE_1].State != I & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5862: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5863: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5864: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_5865: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_5866: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5867: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5868: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5869: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5870: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5871: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5872: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5873: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5874: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_5875: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5876: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5877: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5878: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5879: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5880: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5881: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5882: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5883: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5884: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5885: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_5886: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_5887: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5888: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5889: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5890: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5891: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5892: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5893: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_5894: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5895: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5896: Cache[NODE_1].State != I & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5897: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5898: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_5899: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5900: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_5901: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5902: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_5903: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_5904: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_5905: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_5906: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5907: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5908: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_5909: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_5910: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_5911: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_5912: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5913: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> MemData = AuxData
rule_5914: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_5915: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_5916: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_5917: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5918: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_5919: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5920: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_5921: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_5922: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5923: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_5924: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_5925: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5926: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
rule_5927: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5928: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5929: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5930: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_5931: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5932: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_5933: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5934: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5935: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> MemData = AuxData
rule_5936: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5937: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5938: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5939: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_5940: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5941: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_5942: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_5943: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5944: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5945: Cache[NODE_1].State != I & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5946: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5947: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5948: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5949: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5950: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5951: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5952: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5953: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5954: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5955: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5956: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5957: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5958: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5959: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5960: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5961: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5962: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5963: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5964: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5965: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_5966: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5967: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5968: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5969: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5970: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5971: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_5972: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5973: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_5974: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5975: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_5976: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5977: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5978: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5979: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5980: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5981: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5982: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5983: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5984: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5985: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5986: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5987: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5988: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5989: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_5990: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_5991: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5992: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5993: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5994: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5995: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5996: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5997: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5998: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_5999: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6000: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_6001: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6002: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6003: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6004: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6005: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6006: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6007: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6008: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6009: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6010: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6011: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6012: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_6013: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6014: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6015: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6016: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6017: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6018: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6019: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6020: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6021: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6022: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6023: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6024: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6025: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6026: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6027: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6028: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6029: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6030: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6031: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6032: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6033: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6034: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6035: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6036: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_6037: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6038: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6039: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6040: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_6041: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6042: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_6043: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6044: CurCmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_6045: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6046: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6047: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6048: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6049: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6050: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6051: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6052: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6053: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6054: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_6055: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_6056: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6057: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6058: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_6059: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_6060: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6061: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_6062: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6063: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6064: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_6065: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6066: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6067: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6068: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6069: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6070: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6071: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6072: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_6073: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6074: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6075: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6076: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6077: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_6078: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6079: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].State != I
rule_6080: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6081: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6082: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6083: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6084: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6085: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_6086: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_6087: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6088: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6089: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6090: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6091: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6092: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6093: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6094: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6095: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6096: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6097: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6098: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6099: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6100: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6101: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6102: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6103: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6104: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6105: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6106: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6107: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6108: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6109: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6110: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_6111: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6112: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_6113: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6114: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6115: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6116: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6117: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6118: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6119: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_6120: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6121: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6122: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6123: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> MemData = AuxData
rule_6124: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_6125: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6126: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = true
rule_6127: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6128: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = true
rule_6129: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6130: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6131: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6132: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6133: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6134: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_6135: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_6136: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6137: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_6138: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6139: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6140: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6141: Cache[NODE_2].State != I & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6142: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6143: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6144: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6145: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6146: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_6147: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6148: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6149: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_6150: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6151: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6152: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6153: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6154: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6155: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6156: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_6157: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_6158: MemData != AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_6159: MemData != AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6160: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_2] = false
rule_6161: MemData != AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6162: Cache[NODE_1].State != I & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6163: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_6164: CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6165: Cache[NODE_1].State != I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6166: Cache[NODE_1].State != I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6167: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_6168: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6169: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_6170: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6171: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_6172: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6173: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_6174: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_6175: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_6176: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_6177: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_6178: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> MemData = AuxData
rule_6179: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6180: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6181: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6182: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6183: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_6184: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6185: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6186: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6187: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6188: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> ExGntd = false
rule_6189: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6190: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6191: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6192: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> ExGntd = false
rule_6193: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> MemData = AuxData
rule_6194: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6195: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6196: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6197: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6198: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6199: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
rule_6200: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_6201: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_6202: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_6203: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_6204: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6205: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_6206: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6207: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6208: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_6209: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_6210: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_6211: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6212: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6213: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6214: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6215: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_6216: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_6217: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_6218: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6219: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_6220: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_6221: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_6222: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_6223: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6224: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6225: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6226: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6227: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6228: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6229: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6230: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6231: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6232: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6233: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6234: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6235: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6236: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6237: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = true
rule_6238: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6239: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = true
rule_6240: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_6241: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6242: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6243: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6244: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6245: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6246: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> MemData = AuxData
rule_6247: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6248: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6249: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6250: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_6251: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6252: CurCmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6253: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_6254: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6255: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_6256: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6257: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6258: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6259: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != Empty
rule_6260: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6261: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6262: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6263: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_6264: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_6265: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_6266: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6267: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6268: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6269: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6270: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_6271: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_6272: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6273: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_6274: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6275: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6276: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6277: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6278: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6279: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_6280: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6281: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6282: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6283: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6284: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6285: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6286: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6287: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6288: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6289: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6290: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6291: CurCmd != ReqE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_6292: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_6293: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6294: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6295: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6296: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6297: CurCmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6298: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_6299: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_6300: CurCmd != ReqE & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6301: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_6302: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6303: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6304: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6305: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6306: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_6307: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6308: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_6309: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6310: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_6311: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6312: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6313: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6314: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6315: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6316: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_6317: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_6318: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_6319: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6320: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6321: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6322: CurCmd != ReqE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_6323: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_6324: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6325: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6326: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6327: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6328: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6329: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6330: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6331: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6332: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6333: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_6334: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6335: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6336: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_6337: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6338: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_6339: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6340: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6341: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6342: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6343: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6344: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6345: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6346: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6347: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_6348: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_6349: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6350: Cache[NODE_2].State != I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6351: Cache[NODE_2].State != I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6352: Cache[NODE_2].State != I & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6353: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6354: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6355: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6356: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6357: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6358: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6359: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6360: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6361: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_6362: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6363: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6364: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6365: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6366: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6367: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6368: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6369: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6370: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6371: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6372: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_6373: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6374: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6375: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_6376: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6377: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6378: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6379: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6380: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6381: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6382: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6383: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6384: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6385: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6386: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6387: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6388: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_6389: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6390: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6391: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_6392: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_6393: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6394: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6395: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6396: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> InvSet[NODE_2] = false
rule_6397: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6398: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_6399: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6400: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6401: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_6402: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6403: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6404: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6405: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6406: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6407: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6408: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_6409: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6410: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_6411: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_6412: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6413: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_6414: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6415: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6416: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6417: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6418: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6419: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6420: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6421: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_6422: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6423: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6424: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6425: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6426: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_6427: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6428: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_6429: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6430: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_6431: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6432: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6433: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6434: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6435: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_6436: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6437: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6438: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6439: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> CurCmd != Empty
rule_6440: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_6441: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6442: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6443: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6444: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6445: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_6446: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6447: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6448: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_6449: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6450: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6451: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != I
rule_6452: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6453: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_6454: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_6455: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
rule_6456: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_6457: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_6458: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6459: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6460: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6461: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6462: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6463: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_6464: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6465: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6466: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6467: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6468: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6469: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6470: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6471: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6472: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6473: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6474: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6475: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6476: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_6477: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6478: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6479: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_6480: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6481: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6482: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6483: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6484: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6485: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6486: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_6487: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6488: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_6489: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6490: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6491: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6492: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6493: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_6494: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_6495: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6496: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6497: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6498: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6499: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_6500: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_6501: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_6502: CurCmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6503: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_6504: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6505: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6506: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6507: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6508: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6509: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6510: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6511: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6512: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_6513: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6514: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_6515: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6516: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6517: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6518: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_6519: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6520: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6521: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6522: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6523: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6524: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_6525: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_6526: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_6527: CurCmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_6528: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6529: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6530: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_6531: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_6532: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6533: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_6534: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6535: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6536: CurCmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6537: Cache[NODE_2].State != I & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6538: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_6539: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_6540: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6541: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6542: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6543: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6544: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6545: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6546: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6547: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6548: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6549: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ExGntd = false
rule_6550: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_6551: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_6552: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_6553: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6554: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6555: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6556: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_6557: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ExGntd = false
rule_6558: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_6559: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6560: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6561: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6562: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6563: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6564: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6565: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6566: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_6567: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6568: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6569: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6570: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_6571: MemData != AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6572: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_2] = false
rule_6573: MemData != AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6574: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_6575: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6576: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6577: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6578: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_6579: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6580: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6581: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6582: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6583: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6584: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6585: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6586: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6587: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6588: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6589: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6590: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6591: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6592: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6593: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6594: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6595: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6596: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6597: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6598: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6599: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6600: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6601: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_6602: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_6603: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_6604: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_6605: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6606: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6607: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6608: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6609: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6610: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6611: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6612: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6613: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6614: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6615: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6616: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6617: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6618: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6619: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6620: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6621: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_6622: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_6623: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_6624: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_6625: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6626: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6627: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6628: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6629: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6630: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6631: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6632: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6633: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6634: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6635: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6636: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6637: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6638: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6639: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6640: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6641: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_6642: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_6643: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6644: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6645: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6646: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6647: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6648: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6649: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6650: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6651: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_6652: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_6653: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_6654: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6655: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_6656: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6657: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_6658: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6659: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_6660: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6661: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6662: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6663: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6664: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6665: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6666: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6667: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6668: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6669: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6670: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6671: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6672: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6673: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6674: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6675: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6676: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6677: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6678: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6679: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6680: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6681: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6682: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6683: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6684: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_6685: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6686: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6687: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6688: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6689: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6690: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6691: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6692: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6693: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6694: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6695: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_6696: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_6697: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6698: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_6699: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6700: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6701: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6702: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6703: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6704: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6705: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6706: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6707: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_6708: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6709: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6710: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6711: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6712: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_6713: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6714: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_6715: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6716: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_6717: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6718: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6719: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_6720: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6721: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6722: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6723: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> MemData = AuxData
rule_6724: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6725: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> MemData = AuxData
rule_6726: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6727: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_6728: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6729: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6730: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6731: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6732: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6733: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6734: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_6735: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6736: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6737: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6738: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_6739: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6740: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_6741: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6742: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_6743: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6744: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6745: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_6746: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6747: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6749: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_6750: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6751: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6752: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_6753: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6754: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6755: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6756: Cache[NODE_1].State = E & MemData = AuxData -> InvSet[NODE_2] = false
rule_6757: MemData != AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6758: MemData != AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_6759: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6760: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6761: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6762: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = true
rule_6763: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6764: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6765: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = true
rule_6766: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6767: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6768: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6769: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6770: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6771: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_6772: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_6773: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6774: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6775: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6776: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6777: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6778: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6779: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6780: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6781: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_6782: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6783: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6784: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6785: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> MemData = AuxData
rule_6786: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> MemData = AuxData
rule_6787: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6788: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6789: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6790: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6791: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_6792: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_6793: Cache[NODE_1].State = E & MemData = AuxData -> InvSet[NODE_2] = false
rule_6794: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_6795: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_6796: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6797: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6798: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_6799: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6800: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6801: MemData != AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_6802: MemData != AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_6803: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6804: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6805: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6806: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_6807: MemData = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_6808: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6809: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_6810: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6811: MemData = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_6812: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6813: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = true
rule_6814: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6815: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6816: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6817: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6818: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6819: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6820: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6821: ExGntd = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_6822: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6823: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_6824: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> InvSet[NODE_1] = false
rule_6825: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = true
rule_6826: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6827: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6828: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6829: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6830: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6831: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6832: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6833: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6834: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6835: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6836: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6837: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6838: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6839: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_6840: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_6841: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_6842: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6843: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6844: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6845: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6846: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6847: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_6848: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_6849: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6850: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6851: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6852: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6853: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6854: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6855: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6856: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6857: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6858: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6859: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6860: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6861: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6862: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6863: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_6864: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6865: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6866: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6867: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6868: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_6869: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6870: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_6871: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_6872: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_6873: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6874: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6875: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6876: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6877: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_6878: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6879: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6880: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6881: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6882: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6883: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6884: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6885: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6886: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6887: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6888: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_6889: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6890: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6891: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6892: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6893: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6894: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6895: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6896: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6897: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6898: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6899: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6900: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6901: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6902: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6903: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6904: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6905: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6906: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6907: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6908: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6909: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6910: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6911: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6912: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6913: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6914: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6915: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6916: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6917: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6918: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6919: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6920: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6921: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_6922: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6923: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6924: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6925: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6926: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_6927: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_6928: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_6929: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6930: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6931: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6932: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6933: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6934: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_6935: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_6936: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_6937: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6938: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_6939: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6940: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6941: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6942: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_6943: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6944: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6945: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_6946: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6947: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_6948: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_6949: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_6950: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6951: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_6952: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6953: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_6954: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6955: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6956: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_6957: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_6958: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_6959: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_6960: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_6961: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6962: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_6963: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6964: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_6965: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6966: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6967: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_6968: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_6969: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_6970: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6971: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_6972: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_6973: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6974: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_6975: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6976: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6977: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6978: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6979: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_6980: Cache[NODE_1].State = S & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6981: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6982: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6983: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6984: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6985: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6986: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6987: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6988: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6989: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6990: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_6991: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_6992: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6993: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6994: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6995: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6996: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6997: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6998: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6999: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7000: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7001: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7002: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7003: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_7004: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7005: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_7006: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7007: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_7008: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_7009: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_7010: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7011: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7012: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7013: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_7014: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7015: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7016: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7017: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7018: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7019: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_7020: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7021: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7022: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7023: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7024: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7025: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7026: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7027: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7028: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7029: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7030: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7031: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7032: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7033: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7034: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7035: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7036: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7037: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7038: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7039: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7040: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7041: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7042: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7043: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7044: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7045: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7046: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7047: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7048: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7049: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7050: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7051: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7052: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7053: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7054: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7055: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7056: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7057: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7058: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7059: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7060: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7061: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7062: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7063: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7064: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = false
rule_7065: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7066: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7067: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7068: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7069: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7070: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7071: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = false
rule_7072: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7073: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_7074: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
rule_7075: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7076: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_7077: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7078: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ExGntd = true
rule_7079: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ExGntd = true
rule_7080: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7081: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7082: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7083: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7084: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_7085: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7086: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7087: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7088: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_7089: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7090: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7091: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_7092: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_7093: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7094: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7095: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7096: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_7097: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_7098: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7099: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_7100: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7101: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7102: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7103: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7104: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7105: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7106: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7107: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7108: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7109: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7110: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7111: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7112: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7113: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_7114: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_7115: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7116: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7117: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7118: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7119: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_7120: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_7121: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7122: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7123: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7124: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7125: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7126: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7127: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7128: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7129: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7130: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7131: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7132: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7133: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7134: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7135: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7136: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7137: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_7138: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7139: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7140: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7141: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7142: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7143: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7144: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7145: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7146: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7147: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7148: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_7149: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7150: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_7151: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_7152: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_7153: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_7154: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_7155: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7156: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7157: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7158: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7159: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7160: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7161: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7162: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7163: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7164: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7165: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7166: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7167: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7168: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7169: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7170: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7171: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7172: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7173: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7174: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7175: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7176: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7177: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7178: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7179: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7180: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7181: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7182: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7183: Cache[NODE_2].State = S & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7184: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7185: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7186: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7187: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7188: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7189: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7190: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7191: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7192: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7193: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7194: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7195: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7196: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7197: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7198: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7199: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7200: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> CurCmd != Empty
rule_7201: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7202: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7203: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
rule_7204: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7205: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_7206: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7207: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7208: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_7209: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_7210: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7211: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7212: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_7213: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7214: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7215: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7216: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7217: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7218: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7219: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7220: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7221: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7222: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7223: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7224: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7225: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7226: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7227: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7228: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7229: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7230: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7231: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_7232: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7233: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7234: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7235: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_7236: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_7237: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7238: Cache[NODE_1].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7239: Cache[NODE_1].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7240: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> MemData = AuxData
rule_7241: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7242: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7243: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> MemData = AuxData
rule_7244: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7245: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7246: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7247: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7248: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7249: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7250: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7251: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7252: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7253: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7254: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7255: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7256: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7257: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7258: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7259: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7260: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7261: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7262: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7263: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7264: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7265: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7266: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7267: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7268: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7269: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7270: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7271: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7272: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7273: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7274: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7275: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7276: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7277: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7278: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7279: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7280: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7281: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7282: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7283: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7284: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7285: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_7286: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_7287: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7288: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7289: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7290: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7291: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7292: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7293: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7294: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7295: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7296: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7297: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7298: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7299: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7300: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_7301: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7302: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7303: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7304: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7305: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_7306: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7307: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7308: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_7309: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7310: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7311: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7312: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_7313: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7314: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7315: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7316: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7317: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7318: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_7319: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_7320: Cache[NODE_1].State != I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7321: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7322: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7323: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7324: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7325: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7326: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7327: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7328: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_7329: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_7330: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7331: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7332: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7333: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7334: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> MemData = AuxData
rule_7335: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State = I
rule_7336: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7337: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7338: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_7339: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State = I
rule_7340: Chan1[NODE_2].Cmd = ReqS & CurCmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7341: Chan1[NODE_2].Cmd = ReqE & CurCmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7342: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7343: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7344: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7345: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7346: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7347: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7348: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7349: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7350: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7351: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7352: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_7353: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_7354: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7355: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_7356: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7357: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7358: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7359: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7360: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7361: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7362: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_7363: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_7364: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_7365: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_7366: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7367: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7368: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7369: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7370: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7371: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7372: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7373: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7374: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_7375: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ExGntd = true
rule_7376: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7377: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ExGntd = true
rule_7378: Chan3[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7379: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7380: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_7381: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_7382: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_7383: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_7384: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7385: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7386: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7387: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7388: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7389: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7390: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7391: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7392: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7393: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7394: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7395: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7396: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7397: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7398: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7399: Chan3[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7400: CurCmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7401: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7402: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7403: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_7404: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7405: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7406: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7407: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_7408: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7409: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7410: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_7411: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_7412: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7413: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7414: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7415: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7416: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7417: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7418: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7419: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7420: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7421: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7422: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7423: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7424: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7425: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7426: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7427: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7428: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7429: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7430: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7431: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7432: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7433: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7434: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = false
rule_7435: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7436: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7437: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7438: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7439: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7440: Chan2[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_7441: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ExGntd = false
rule_7442: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7443: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7444: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7445: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7446: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7447: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7448: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7449: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7450: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7451: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7452: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7453: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7454: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7455: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7456: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7457: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7458: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7459: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7460: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7461: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7462: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7463: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7464: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7465: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7466: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7467: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_7468: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_7469: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7470: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7471: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7472: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7473: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7474: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7475: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7476: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd = ReqE
rule_7477: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7478: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7479: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_7480: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7481: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7482: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7483: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7484: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7485: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7486: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7487: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7488: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7489: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7490: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7491: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7492: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7493: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7494: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7495: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7496: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7497: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7498: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7499: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7500: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7501: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7502: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = ReqE
rule_7503: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7504: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7505: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7506: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7507: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7508: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7509: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7510: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7511: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7512: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7513: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7514: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7515: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7516: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7517: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7518: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7519: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_7520: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7521: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7522: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7523: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_7524: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7525: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7526: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7527: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7528: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7529: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7530: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7531: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7532: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7533: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7534: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7535: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7536: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
rule_7537: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State = I
rule_7538: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7539: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7540: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_7541: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7542: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_7543: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7544: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_7545: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7546: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7547: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_7548: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7549: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7550: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_7551: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7552: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7553: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7554: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7555: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_7556: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7557: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_7558: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7559: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_7560: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7561: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_7562: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7563: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7564: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7565: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7566: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7567: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_7568: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_7569: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7570: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7571: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7572: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7573: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7574: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7575: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7576: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7577: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7578: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7579: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7580: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7581: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7582: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7583: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7584: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7585: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7586: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7587: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7588: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_7589: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7590: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7591: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_7592: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7593: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7594: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7595: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7596: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7597: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_7598: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7599: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7600: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7601: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_7602: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_7603: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_7604: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7605: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7606: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7607: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7608: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7609: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7610: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_7611: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7612: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7613: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7614: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_7615: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7616: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7617: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_7618: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7619: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7620: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7621: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7622: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7623: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_7624: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7625: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7626: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7627: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7628: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7629: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7630: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_7631: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_7632: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7633: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_7634: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7635: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7636: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_7637: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7638: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_7639: Cache[NODE_2].State = S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7640: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7641: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7642: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7643: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_7644: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7645: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7646: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7647: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7648: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7649: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_7650: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7651: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_7652: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7653: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7654: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7655: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7656: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7657: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7658: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7659: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_7660: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7661: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7662: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7663: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7664: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7665: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> CurCmd != Empty
rule_7666: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7667: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7668: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7669: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7670: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7671: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_7672: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7673: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7674: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7675: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7676: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7677: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7678: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7679: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_7680: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7681: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> CurCmd != Empty
rule_7682: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7683: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7684: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7685: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7686: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7687: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7688: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7689: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7690: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7691: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7692: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7693: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7694: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7695: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7696: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_7697: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7698: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7699: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7700: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7701: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7702: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_7703: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7704: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7705: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7706: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7707: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_7708: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7709: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7710: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7711: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_7712: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_7713: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7714: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7715: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7716: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7717: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_7718: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7719: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7720: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7721: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7722: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_7723: CurCmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7724: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_7725: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7726: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_7727: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7728: CurCmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7729: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7730: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7731: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_7732: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7733: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_7734: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7735: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7736: CurCmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7737: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7738: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7739: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_7740: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7741: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_7742: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7743: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7744: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_7745: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_7746: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7747: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7748: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7749: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = false
rule_7750: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ExGntd = false
rule_7751: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7752: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7753: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7754: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7755: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7756: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7757: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7758: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7759: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7760: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7761: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7762: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7763: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7764: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_7765: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7766: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_7767: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7768: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_7769: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_7770: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_7771: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State = I
rule_7772: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_7773: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_7774: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7775: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7776: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7777: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7778: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_7779: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7780: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7781: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_7782: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7783: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7784: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ExGntd = true
rule_7785: Chan3[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7786: Chan2[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_7787: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7788: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7789: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7790: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7791: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7792: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7793: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7794: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7795: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7796: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7797: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7798: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7799: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_7800: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_7801: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7802: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7803: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7804: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7805: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7806: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7807: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_7808: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7809: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_7810: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7811: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7812: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7813: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7814: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7815: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_7816: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_7817: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7818: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7819: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7820: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7821: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7822: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7823: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7824: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7825: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7826: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7827: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7828: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7829: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7830: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7831: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7832: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7833: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7834: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7835: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7836: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7837: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7838: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7839: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7840: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7841: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7842: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7843: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7844: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7845: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_7846: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_7847: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7848: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7849: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7850: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7851: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7852: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7853: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7854: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7855: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_7856: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_7857: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7858: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7859: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7860: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7861: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7862: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7863: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7864: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7865: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7866: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7867: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7868: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7869: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7870: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7871: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7872: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7873: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7874: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7875: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7876: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7877: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7878: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7879: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7880: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7881: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7882: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7883: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7884: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7885: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_7886: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7887: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7888: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7889: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7890: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7891: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7892: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7893: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7894: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7895: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_7896: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7897: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7898: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7899: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7900: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7901: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7902: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7903: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_7904: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7905: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_7906: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7907: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7908: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7909: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7910: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7911: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7912: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7913: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7914: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7915: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7916: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7917: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7918: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7919: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7920: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7921: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7922: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7923: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7924: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7925: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7926: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7927: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7928: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7929: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7930: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7931: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7932: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7933: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7934: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7935: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7936: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7937: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_7938: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7939: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7940: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7941: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_7942: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7943: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7944: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7945: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7946: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7947: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7948: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7949: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7950: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7951: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7952: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7953: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7954: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7955: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7956: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7957: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7958: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7959: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7960: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7961: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_7962: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_7963: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_7964: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7965: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_7966: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_7967: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7968: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7969: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7970: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7971: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7972: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7973: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7974: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7975: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7976: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7977: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7978: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7979: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7980: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7981: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7982: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_7983: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_7984: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_7985: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7986: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7987: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7988: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7989: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_7990: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7991: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7992: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_7993: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7994: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_7995: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_7996: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7997: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_7998: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7999: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8000: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8001: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8002: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8003: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8004: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8005: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8006: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_8007: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_8008: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_8009: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_8010: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_8011: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8012: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_8013: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_8014: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8015: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_8016: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8017: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8018: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_8019: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_8020: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_8021: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_8022: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8023: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_8024: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_8025: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8026: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_8027: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_8028: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8029: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_8030: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_8031: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_8032: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8033: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_8034: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_8035: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8036: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8037: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8038: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_8039: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8040: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_8041: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_8042: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ExGntd = true
rule_8043: Chan3[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_8044: Chan2[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_8045: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8046: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8047: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8048: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8049: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8050: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8051: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_8052: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_8053: MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_8054: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8055: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_8056: MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_8057: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_8058: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_8059: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_8060: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_8061: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8062: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_8063: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_8064: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8065: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8066: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8067: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_8068: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8069: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_8070: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8071: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8072: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_8073: ExGntd = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8074: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8075: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_8076: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_8077: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_8078: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8079: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8080: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = true
rule_8081: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_8082: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_8083: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_8084: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_8085: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8086: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_8087: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8088: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8089: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8090: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8091: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_8092: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8093: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8094: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8095: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8096: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8097: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8098: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8099: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8100: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8101: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8102: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8103: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8104: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8105: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8106: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8107: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_8108: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_8109: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8110: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8111: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_8112: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8113: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8114: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8115: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8116: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8117: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_8118: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_8119: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8120: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8121: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8122: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8123: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8124: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8125: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8126: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8127: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8128: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8129: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8130: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8131: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8132: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8133: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8134: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8135: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_8136: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_8137: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_8138: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_8139: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_8140: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8141: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8142: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8143: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8144: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8145: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8146: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_8147: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8148: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8149: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8150: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8151: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_8152: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_8153: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8154: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8155: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8156: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8157: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8158: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8159: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8160: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8161: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8162: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8163: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8164: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8165: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8166: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_8167: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_8168: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8169: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8170: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8171: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8172: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8173: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8174: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8175: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8176: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8177: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_8178: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_8179: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_8180: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8181: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8182: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8183: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8184: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8185: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_8186: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8187: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8188: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8189: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8190: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8191: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8192: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8193: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8194: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8195: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8196: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_8197: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_8198: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8199: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8200: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8201: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8202: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8203: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8204: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8205: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8206: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8207: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8208: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8209: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8210: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8211: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8212: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8213: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8214: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8215: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8216: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8217: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8218: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8219: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8220: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8221: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8222: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8223: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8224: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8225: Cache[NODE_1].State != I & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8226: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8227: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8228: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8229: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8230: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8231: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8232: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8233: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8234: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8235: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8236: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8237: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8238: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8239: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_8240: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8241: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8242: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_8243: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_8244: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8245: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8246: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8247: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8248: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8249: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8250: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8251: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8252: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8253: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8254: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8255: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8256: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8257: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8258: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8259: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8260: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8261: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8262: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8263: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8264: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8265: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8266: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8267: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8268: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8269: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8270: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8271: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8272: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8273: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8274: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8275: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8276: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8277: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8278: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8279: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8280: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8281: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8282: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8283: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8284: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8285: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8286: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8287: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8288: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8289: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8290: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8291: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8292: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8293: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8294: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8295: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8296: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8297: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8298: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8299: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8300: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8301: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8302: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8303: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8304: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8305: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_8306: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8307: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8308: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8309: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8310: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8311: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8312: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8313: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_8314: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8315: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8316: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8317: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8318: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8319: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_8320: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_8321: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8322: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8323: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8324: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8325: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8326: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8327: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8328: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8329: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8330: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8331: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8332: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8333: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8334: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8335: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8336: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8337: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_8338: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8339: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8340: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_8341: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8342: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_8343: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_8344: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8345: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8346: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8347: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8348: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8349: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8350: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8351: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8352: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8353: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_8354: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8355: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8356: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8357: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8358: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8359: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8360: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8361: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8362: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8363: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8364: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_8365: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_8366: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8367: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8368: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8369: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8370: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_8371: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8372: Cache[NODE_1].State != I & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8373: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_8374: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8375: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_8376: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8377: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8378: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8379: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8380: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8381: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8382: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8383: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8384: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8385: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8386: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8387: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8388: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8389: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8390: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8391: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8392: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8393: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8394: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8395: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8396: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8397: Cache[NODE_2].State = S & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_8398: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8399: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8400: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8401: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8402: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8403: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8404: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8405: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8406: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8407: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8408: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8409: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8410: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_8411: Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != S
rule_8412: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8413: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8414: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8415: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8416: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8417: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_8418: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_8419: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> MemData = AuxData
rule_8420: MemData != AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_8421: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_8422: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != S
rule_8423: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_8424: MemData != AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_8425: MemData != AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8426: MemData != AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8427: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_8428: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_8429: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != S
rule_8430: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> MemData = AuxData
rule_8431: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != I
rule_8432: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8433: CurCmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8434: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_8435: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8436: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_8437: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_8438: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> CurCmd != Empty
rule_8439: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8440: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != Empty
rule_8441: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8442: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> MemData = AuxData
rule_8443: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8444: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8445: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_8446: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8447: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> MemData = AuxData
rule_8448: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8449: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8450: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_8451: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_8452: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_8453: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8454: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_8455: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_8456: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8457: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8458: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8459: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_8460: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8461: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8462: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8463: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8464: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8465: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8466: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8467: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8468: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8469: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8470: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8471: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8472: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8473: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8474: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8475: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8476: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8477: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8478: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8479: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8480: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8481: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8482: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8483: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8484: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8485: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8486: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8487: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8488: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8489: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8490: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8491: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_8492: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8493: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_8494: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_8495: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8496: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8497: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_8498: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_8499: Cache[NODE_1].State != I & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8500: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8501: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8502: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8503: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8504: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_8505: Cache[NODE_1].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8506: Cache[NODE_1].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8507: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8508: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> MemData = AuxData
rule_8509: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8510: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8511: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8512: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8513: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].State != I
rule_8514: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8515: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != I
rule_8516: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8517: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8518: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8519: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_8520: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8521: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8522: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8523: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8524: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8525: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_8526: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8527: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_8528: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8529: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8530: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8531: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_8532: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8533: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_8534: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_8535: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8536: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8537: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8538: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8539: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8540: Cache[NODE_1].State = I & MemData = AuxData -> Cache[NODE_1].State != E
rule_8541: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_8542: Cache[NODE_1].State = I & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8543: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8544: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8545: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8546: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8547: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8548: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8549: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8550: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8551: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8552: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8553: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8554: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8555: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8556: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8557: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8558: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8559: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8560: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8561: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8562: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8563: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8564: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8565: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8566: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8567: ExGntd = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8568: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8569: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8570: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8571: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8572: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8573: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8574: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8575: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8576: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8577: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_8578: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_8579: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_8580: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_8581: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8582: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8583: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8584: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8585: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8586: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8587: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8588: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8589: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8590: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_8591: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8592: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> CurCmd != Empty
rule_8593: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8594: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ExGntd = true
rule_8595: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ExGntd = true
rule_8596: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8597: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8598: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_8599: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8600: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8601: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8602: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8603: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8604: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8605: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8606: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_8607: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8608: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8609: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8610: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8611: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8612: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8613: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_8614: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8615: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8616: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8617: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8618: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8619: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8620: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8621: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8622: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8623: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8624: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8625: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8626: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> MemData = AuxData
rule_8627: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8628: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8629: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8630: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8631: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8632: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8633: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8634: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8635: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8636: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8637: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8638: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8639: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8640: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8641: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8642: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8643: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8644: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_8645: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_8646: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8647: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8648: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8649: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8650: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8651: CurCmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8652: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8653: CurCmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8654: CurCmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8655: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8656: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8657: CurCmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8658: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8659: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8660: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8661: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8662: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8663: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8664: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8665: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_8666: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8667: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8668: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8669: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8670: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8671: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8672: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_8673: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8674: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8675: Cache[NODE_2].State != I & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8676: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8677: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8678: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8679: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8680: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8681: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_8682: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_8683: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8684: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8685: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8686: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8687: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8688: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8689: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8690: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8691: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8692: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_8693: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8694: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8695: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8696: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8697: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_8698: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8699: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8700: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8701: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8702: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8703: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8704: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8705: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8706: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_8707: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8708: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8709: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8710: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8711: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8712: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_8713: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_8714: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8715: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8716: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_8717: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8718: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_8719: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8720: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_8721: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8722: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_8723: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_8724: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8725: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8726: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8727: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8728: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> CurCmd != Empty
rule_8729: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8730: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8731: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8732: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8733: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8734: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8735: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
rule_8736: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != S
rule_8737: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8738: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8739: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8740: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8741: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8742: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8743: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_8744: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8745: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_8746: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_8747: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8748: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8749: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_8750: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8751: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8752: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8753: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8754: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8755: Cache[NODE_2].State = I & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8756: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_8757: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8758: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8759: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8760: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8761: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8762: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8763: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8764: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_8765: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8766: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
rule_8767: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8768: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
rule_8769: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_8770: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_8771: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> MemData = AuxData
rule_8772: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8773: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8774: Cache[NODE_2].State != I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8775: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8776: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8777: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_8778: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8779: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8780: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8781: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8782: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8783: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_8784: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8785: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8786: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_8787: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8788: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8789: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_8790: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8791: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_8792: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_8793: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8794: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8795: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_8796: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8797: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8798: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8799: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8800: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8801: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8802: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_8803: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8804: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8805: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8806: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8807: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8808: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8809: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
rule_8810: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8811: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8812: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8813: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = true
rule_8814: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_8815: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_8816: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8817: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8818: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_8819: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_8820: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8821: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8822: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8823: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_8824: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8825: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8826: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8827: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8828: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8829: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8830: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8831: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8832: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8833: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_8834: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_8835: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8836: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8837: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8838: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8839: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8840: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8841: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8842: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8843: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8844: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_8845: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8846: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8847: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8848: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8849: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8850: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8851: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8852: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_8853: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8854: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8855: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8856: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8857: CurCmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8858: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8859: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8860: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = E
rule_8861: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8862: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_8863: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8864: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_8865: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = E
rule_8866: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8867: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8868: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8869: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8870: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != I
rule_8871: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_8872: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8873: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8874: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8875: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8876: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8877: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_8878: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8879: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8880: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8881: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8882: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != S
rule_8883: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8884: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> MemData = AuxData
rule_8885: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8886: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8887: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8888: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_8889: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_8890: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8891: Cache[NODE_2].State = I & MemData = AuxData -> Cache[NODE_2].State != E
rule_8892: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8893: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8894: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_8895: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8896: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_8897: MemData != AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_8898: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8899: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8900: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_8901: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_8902: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8903: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8904: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8905: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8906: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8907: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8908: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8909: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8910: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8911: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8912: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8913: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8914: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8915: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8916: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8917: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8918: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8919: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8920: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8921: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8922: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8923: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8924: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8925: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8926: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8927: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8928: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8929: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8930: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8931: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8932: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8933: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8934: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8935: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8936: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8937: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8938: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8939: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8940: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8941: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8942: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_8943: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8944: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8945: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8946: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_8947: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8948: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8949: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8950: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8951: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8952: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8953: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8954: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8955: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8956: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8957: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8958: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8959: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8960: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8961: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8962: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8963: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8964: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8965: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8966: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8967: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8968: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_8969: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8970: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8971: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8972: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8973: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8974: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8975: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8976: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8977: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8978: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8979: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8980: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8981: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8982: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8983: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8984: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8985: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8986: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8987: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8988: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8989: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8990: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8991: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8992: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8993: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8994: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8995: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8996: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8997: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8998: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8999: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9000: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9001: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9002: MemData != AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_9003: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_9004: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_9005: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_9006: MemData != AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_9007: MemData != AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_9008: MemData != AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_9009: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_9010: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_9011: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_9012: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9013: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_9014: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> MemData = AuxData
rule_9015: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_9016: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9017: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_9018: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_9019: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9020: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9021: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_9022: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_9023: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9024: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9025: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9026: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9027: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9028: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9029: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9030: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9031: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9032: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9033: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9034: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_9035: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9036: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9037: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_9038: ExGntd = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9039: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9040: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9041: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_9042: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_9043: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9044: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9045: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9046: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9047: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9048: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9049: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9050: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9051: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9052: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9053: MemData != AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_9054: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_9055: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_9056: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9057: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9058: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9059: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9060: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9061: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9062: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9063: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9064: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_9065: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = E
rule_9066: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9067: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9068: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9069: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9070: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9071: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_9072: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_9073: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9074: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9075: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9076: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_9077: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_9078: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_9079: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_9080: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9081: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_9082: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_9083: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_9084: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_9085: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_9086: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9087: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9088: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9089: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9090: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_9091: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State != E
rule_9092: MemData != AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_9093: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_9094: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_9095: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9096: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9097: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9098: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9099: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9100: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9101: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9102: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9103: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9104: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9105: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9106: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_9107: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9108: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_9109: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != E
rule_9110: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_9111: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9112: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_9113: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_9114: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9115: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9116: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9117: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9118: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9119: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9120: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9121: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_9122: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_9123: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9124: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9125: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9126: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ExGntd = false
rule_9127: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_9128: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9129: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_9130: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_9131: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9132: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = E
rule_9133: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9134: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9135: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9136: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9137: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9138: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_9139: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_9140: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9141: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9142: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9143: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9144: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9145: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9146: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9147: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9148: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9149: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9150: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_9151: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_9152: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_9153: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9154: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9155: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9156: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_9157: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_9158: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_9159: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9160: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9161: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9162: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9163: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9164: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_9165: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9166: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9167: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9168: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9169: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9170: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9171: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9172: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9173: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9174: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9175: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9176: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_9177: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9178: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_9179: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9180: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9181: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9182: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9183: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_9184: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9185: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9186: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_9187: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_9188: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9189: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_9190: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_9191: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9192: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9193: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9194: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9195: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9196: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9197: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_9198: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9199: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9200: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_9201: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9202: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9203: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9204: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9205: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9206: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9207: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9208: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9209: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9210: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_9211: Chan3[NODE_1].Cmd = InvAck & CurCmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_9212: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9213: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9214: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9215: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9216: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9217: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9218: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9219: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9220: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9221: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9222: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9223: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9224: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9225: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9226: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9227: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9228: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9229: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9230: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9231: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9232: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_9233: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != Empty
rule_9234: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9235: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_9236: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_9237: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9238: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_9239: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != Empty
rule_9240: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9241: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9242: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9243: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9244: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9245: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9246: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9247: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9248: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9249: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9250: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9251: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9252: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9253: CurCmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9254: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9255: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9256: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9257: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9258: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9259: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9260: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9261: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9262: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9263: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9264: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_9265: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9266: ExGntd = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9267: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9268: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9269: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9270: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9271: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9272: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9273: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9274: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9275: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9276: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9277: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9278: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9279: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9280: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9281: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9282: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9283: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9284: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9285: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9286: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9287: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9288: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9289: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9290: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9291: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9292: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9293: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9294: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9295: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9296: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9297: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9298: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9299: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9300: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9301: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9302: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9303: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9304: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9305: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9306: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9307: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9308: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9309: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9310: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9311: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9312: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9313: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9314: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9315: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9316: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9317: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9318: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9319: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9320: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9321: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9322: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_9323: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9324: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9325: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9326: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9327: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9328: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9329: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9330: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9331: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9332: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9333: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9334: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9335: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9336: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9337: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9338: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9339: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9340: Cache[NODE_1].State != I & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9341: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9342: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9343: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9344: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9345: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9346: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9347: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9348: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9349: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9350: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_9351: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_9352: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9353: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9354: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9355: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9356: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9357: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9358: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9359: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9360: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9361: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9362: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9363: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9364: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9365: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9366: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_9367: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9368: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9369: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9370: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9371: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9372: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_9373: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9374: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_9375: Cache[NODE_1].State != I & CurCmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_9376: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9377: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_9378: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9379: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9380: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9381: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9382: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9383: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_9384: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_9385: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9386: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9387: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9388: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9389: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9390: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_9391: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9392: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_9393: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9394: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9395: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9396: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9397: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9398: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9399: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_9400: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9401: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9402: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9403: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9404: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9405: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9406: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9407: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9408: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9409: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_9410: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9411: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_9412: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9413: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9414: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
rule_9415: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_9416: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9417: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9418: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_9419: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9420: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9421: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9422: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_9423: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_9424: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_9425: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9426: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9427: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9428: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9429: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_9430: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_9431: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_9432: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9433: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9434: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9435: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9436: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9437: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9438: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9439: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9440: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9441: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9442: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9443: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9444: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9445: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9446: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9447: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9448: CurCmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9449: Cache[NODE_1].State = S & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9450: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9451: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_9452: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9453: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9454: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State = S
rule_9455: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9456: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9457: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State = S
rule_9458: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9459: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9460: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9461: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9462: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9463: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9464: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9465: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9466: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9467: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9468: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9469: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_9470: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_9471: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9472: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9473: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9474: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9475: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9476: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9477: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_9478: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_9479: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9480: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9481: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9482: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9483: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9484: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9485: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9486: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9487: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9488: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9489: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9490: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9491: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9492: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9493: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9494: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9495: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9496: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9497: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9498: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9499: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9500: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9501: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9502: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9503: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9504: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9505: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9506: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9507: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9508: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9509: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9510: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9511: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9512: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9513: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9514: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9515: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9516: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_9517: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9518: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9519: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9520: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9521: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9522: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9523: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9524: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9525: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9526: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9527: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9528: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9529: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9530: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9531: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_9532: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_9533: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9534: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9535: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9536: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9537: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_9538: MemData != AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_9539: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_9540: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9541: CurCmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9542: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_9543: Cache[NODE_1].State != I & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_9544: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9545: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9546: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != Empty
rule_9547: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9548: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != I
rule_9549: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_9550: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != I
rule_9551: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_9552: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> MemData = AuxData
rule_9553: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State = I
rule_9554: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9555: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> MemData = AuxData
rule_9556: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State = E
rule_9557: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9558: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_9559: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9560: Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_2].State != E
rule_9561: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9562: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9563: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9564: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9565: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9566: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State = I
rule_9567: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9568: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9569: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9570: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = true
rule_9571: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9572: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
rule_9573: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != E
rule_9574: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9575: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9576: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9577: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_9578: Chan1[NODE_2].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_9579: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9580: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9581: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9582: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9583: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9584: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9585: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9586: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_9587: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9588: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9589: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_9590: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9591: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9592: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9593: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9594: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9595: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9596: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9597: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9598: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9599: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9600: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9601: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9602: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9603: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9604: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9605: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9606: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9607: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9608: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9609: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9610: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9611: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9612: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9613: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_9614: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_9615: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9616: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9617: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9618: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9619: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9620: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9621: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_9622: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = true
rule_9623: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9624: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_9625: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_9626: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_9627: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = true
rule_9628: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_9629: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_9630: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9631: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_9632: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_9633: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9634: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9635: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9636: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9637: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9638: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9639: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9640: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9641: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9642: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9643: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9644: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9645: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9646: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9647: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9648: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9649: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9650: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9651: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9652: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9653: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9654: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9655: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9656: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9657: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9658: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9659: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9660: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9661: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9662: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9663: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9664: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9665: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9666: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9667: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9668: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9669: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9670: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9671: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9672: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9673: CurCmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9674: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9675: CurCmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9676: CurCmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9677: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9678: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9679: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9680: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9681: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9682: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9683: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9684: CurCmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9685: CurCmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9686: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9687: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9688: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9689: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9690: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9691: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9692: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9693: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9694: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9695: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9696: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9697: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9698: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9699: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9700: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9701: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_9702: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_9703: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_9704: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9705: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9706: Cache[NODE_2].State != I & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_9707: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_9708: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9709: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9710: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_9711: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9712: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9713: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9714: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9715: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9716: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_9717: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_9718: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9719: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9720: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_9721: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9722: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9723: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9724: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_9725: Cache[NODE_2].State = S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9726: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9727: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_9728: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_9729: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9730: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9731: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9732: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9733: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9734: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9735: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9736: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_9737: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_9738: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_9739: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9740: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9741: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9742: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_9743: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9744: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9745: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9746: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9747: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9748: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9749: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_9750: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9751: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_9752: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_9753: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9754: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9755: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9756: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9757: ExGntd = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9758: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_9759: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9760: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9761: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9762: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9763: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9764: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9765: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9766: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9767: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9768: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> CurCmd != Empty
rule_9769: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_9770: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_9771: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9772: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9773: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9774: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9775: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9776: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9777: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9778: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
rule_9779: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_9780: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_9781: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_9782: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_2] = false
rule_9783: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_9784: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_9785: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_9786: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9787: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9788: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9789: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9790: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9791: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9792: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9793: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9794: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9795: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9796: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9797: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9798: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9799: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9800: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9801: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9802: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_9803: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9804: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9805: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_9806: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9807: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9808: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_9809: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_9810: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_9811: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9812: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9813: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9814: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_9815: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9816: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_9817: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9818: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_9819: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_9820: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9821: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_9822: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_9823: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_9824: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9825: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9826: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9827: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9828: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9829: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9830: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9831: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_9832: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9833: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9834: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9835: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9836: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9837: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9838: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_9839: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9840: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9841: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9842: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_9843: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9844: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_9845: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9846: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9847: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9848: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9849: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9850: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9851: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9852: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9853: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9854: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9855: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9856: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9857: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9858: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9859: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9860: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
rule_9861: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9862: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9863: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9864: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9865: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9866: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9867: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9868: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> CurCmd != Empty
rule_9869: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9870: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9871: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_9872: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9873: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9874: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9875: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9876: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_9877: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9878: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9879: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9880: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> CurCmd != Empty
rule_9881: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9882: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9883: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9884: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9885: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9886: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9887: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9888: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9889: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9890: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9891: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9892: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9893: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_9894: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9895: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9896: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9897: CurCmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_9898: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_9899: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9900: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9901: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9902: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9903: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9904: CurCmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_9905: CurCmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9906: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9907: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9908: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9909: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9910: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_9911: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9912: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9913: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_9914: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_9915: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != I
rule_9916: Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_1].State != E
rule_9917: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_9918: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State = E
rule_9919: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9920: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> MemData = AuxData
rule_9921: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_9922: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != I
rule_9923: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9924: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9925: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9926: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_9927: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_9928: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
rule_9929: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_9930: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_9931: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_9932: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_9933: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_9934: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9935: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9936: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9937: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9938: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_9939: MemData != AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_9940: MemData != AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_9941: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9942: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9943: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9944: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9945: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9946: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9947: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9948: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9949: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9950: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9951: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9952: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_9953: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9954: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9955: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9956: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9957: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9958: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9959: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9960: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9961: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_9962: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9963: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_9964: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9965: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9966: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9967: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9968: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_9969: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_9970: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9971: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9972: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9973: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9974: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9975: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_9976: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9977: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9978: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9979: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9980: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9981: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_9982: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9983: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_9984: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9985: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9986: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9987: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9988: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9989: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_9990: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_9991: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_9992: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9993: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9994: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9995: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9996: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9997: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9998: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9999: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10000: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_10001: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10002: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_10003: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10004: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10005: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10006: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_10007: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_10008: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_10009: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_10010: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_10011: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_10012: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_10013: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_10014: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_10015: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10016: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_10017: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_10018: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_10019: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_10020: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_10021: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_10022: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10023: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10024: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10025: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_10026: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_10027: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_10028: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10029: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_10030: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_10031: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_10032: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10033: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State = S
rule_10034: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_10035: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_10036: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_10037: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10038: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10039: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10040: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10041: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10042: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10043: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10044: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State = S
rule_10045: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_10046: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_10047: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_10048: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10049: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10050: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10051: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10052: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10053: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_10054: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10055: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10056: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10057: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_10058: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10059: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10060: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10061: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10062: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_10063: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_10064: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_10065: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_10066: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10067: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10068: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_10069: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_10070: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
rule_10071: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_10072: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_10073: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_10074: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_10075: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_10076: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_10077: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_10078: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10079: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10080: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10081: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10082: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10083: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10084: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_10085: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_10086: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_10087: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10088: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_10089: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_10090: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10091: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10092: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10093: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10094: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10095: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_10096: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_10097: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_10098: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_10099: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_10100: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_10101: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10102: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10103: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10104: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10105: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_10106: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_10107: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_10108: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10109: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10110: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10111: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_10112: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_10113: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_10114: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_10115: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10116: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10117: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10118: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_10119: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_10120: MemData != AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_10121: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_10122: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10123: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10124: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10125: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_10126: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_10127: MemData != AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10128: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10129: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_1] = false
rule_10130: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10131: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10132: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10133: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10134: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_10135: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_10136: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10137: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> InvSet[NODE_1] = false
rule_10138: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10139: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10140: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10141: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10142: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10143: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_10144: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10145: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_10146: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10147: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10148: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10149: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10150: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10151: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = true
rule_10152: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_10153: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_10154: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10155: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10156: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10157: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10158: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10159: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10160: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10161: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10162: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10163: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10164: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_10165: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10166: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10167: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_10168: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10169: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10170: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10171: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_10172: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10173: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10174: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10175: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10176: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10177: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_10178: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10179: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10180: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10181: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10182: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10183: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10184: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_10185: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10186: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_10187: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10188: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10189: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10190: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10191: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10192: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10193: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10194: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10195: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10196: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10197: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10198: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10199: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10200: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10201: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10202: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10203: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10204: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10205: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10206: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10207: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10208: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10209: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10210: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10211: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10212: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10213: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10214: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10215: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10216: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10217: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10218: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10219: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10220: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10221: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10222: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10223: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_10224: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10225: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10226: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10227: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10228: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10229: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10230: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10231: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10232: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10233: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10234: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10235: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10236: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_10237: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_10238: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10239: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10240: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10241: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = true
rule_10242: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = true
rule_10243: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10244: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10245: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_10246: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_10247: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_10248: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10249: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10250: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10251: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10252: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
rule_10253: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10254: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10255: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_10256: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10257: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10258: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_10259: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_10260: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_10261: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10262: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10263: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10264: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10265: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10266: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10267: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10268: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10269: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10270: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10271: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10272: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10273: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10274: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10275: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10276: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10277: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10278: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_10279: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_10280: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan3[NODE_1].Cmd != Empty
rule_10281: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_10282: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_10283: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_10284: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10285: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10286: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_10287: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_10288: Chan3[NODE_1].Cmd = InvAck & ExGntd = false -> Chan3[NODE_1].Cmd != Empty
rule_10289: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_10290: CurCmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10291: CurCmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10292: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10293: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10294: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10295: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10296: Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10297: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10298: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10299: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_10300: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_10301: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10302: CurCmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10303: CurCmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10304: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10305: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10306: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10307: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10308: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10309: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_10310: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10311: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10312: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10313: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10314: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10315: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10316: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10317: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10318: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10319: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10320: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10321: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10322: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10323: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10324: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10325: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_10326: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10327: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10328: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10329: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10330: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10331: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10332: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10333: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10334: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10335: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10336: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10337: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10338: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10339: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10340: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10341: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10342: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10343: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10344: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10345: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10346: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10347: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10348: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10349: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10350: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10351: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10352: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10353: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10354: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10355: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10356: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10357: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10358: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10359: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10360: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10361: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10362: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10363: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10364: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10365: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10366: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10367: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10368: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10369: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10370: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10371: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10372: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10373: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10374: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10375: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10376: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10377: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10378: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10379: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10380: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10381: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10382: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10383: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10384: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10385: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10386: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10387: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10388: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10389: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10390: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10391: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10392: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10393: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10394: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10395: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10396: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10397: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10398: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10399: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10400: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10401: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10402: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10403: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10404: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10405: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10406: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10407: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10408: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10409: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10410: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10411: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10412: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10413: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10414: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10415: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10416: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10417: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10418: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10419: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10420: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10421: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10422: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_10423: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_10424: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10425: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10426: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10427: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10428: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10429: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10430: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10431: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10432: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10433: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10434: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> MemData = AuxData
rule_10435: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10436: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10437: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10438: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10439: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10440: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10441: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10442: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10443: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10444: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10445: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10446: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10447: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10448: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10449: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10450: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10451: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10452: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10453: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10454: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10455: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10456: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10457: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10458: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10459: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10460: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10461: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10462: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10463: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10464: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10465: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10466: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10467: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10468: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10469: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10470: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10471: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10472: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10473: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10474: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10475: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10476: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10477: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10478: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10479: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10480: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10481: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10482: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10483: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10484: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10485: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10486: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10487: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10488: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10489: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10490: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10491: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10492: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10493: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_10494: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10495: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10496: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10497: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10498: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10499: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10500: Cache[NODE_1].State != I & CurCmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_10501: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10502: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_10503: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10504: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10505: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10506: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10507: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10508: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_10509: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_10510: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10511: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_10512: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10513: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10514: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10515: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_10516: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_10517: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10518: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_10519: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10520: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10521: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_10522: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10523: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10524: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_10525: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_10526: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10527: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10528: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10529: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10530: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10531: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10532: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10533: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10534: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10535: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_10536: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10537: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10538: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10539: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10540: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10541: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10542: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10543: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10544: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10545: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10546: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10547: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10548: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10549: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10550: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10551: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10552: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10553: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10554: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10555: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10556: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10557: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10558: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10559: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_10560: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10561: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10562: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10563: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10564: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_10565: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_10566: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10567: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10568: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_10569: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10570: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10571: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_10572: MemData != AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_10573: Cache[NODE_2].State != S & MemData != AuxData -> Cache[NODE_1].State != S
rule_10574: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_10575: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_10576: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_10577: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_10578: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_10579: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_10580: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_10581: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10582: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10583: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10584: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10585: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10586: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10587: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10588: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_10589: Cache[NODE_1].State = S & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_10590: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_10591: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_10592: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_10593: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10594: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10595: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10596: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10597: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10598: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10599: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10600: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10601: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10602: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10603: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10604: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10605: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10606: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10607: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10608: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10609: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10610: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10611: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10612: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10613: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10614: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10615: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10616: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10617: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10618: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10619: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10620: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10621: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10622: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10623: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10624: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10625: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10626: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10627: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10628: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10629: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10630: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10631: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10632: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10633: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10634: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10635: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10636: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10637: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10638: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10639: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10640: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_10641: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10642: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10643: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10644: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10645: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10646: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10647: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10648: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10649: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10650: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10651: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10652: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10653: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10654: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10655: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10656: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10657: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10658: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10659: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10660: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10661: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10662: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10663: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10664: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10665: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_10666: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10667: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10668: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10669: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10670: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10671: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_10672: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10673: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10674: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10675: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10676: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10677: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10678: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10679: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10680: Cache[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10681: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_10682: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10683: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10684: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10685: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10686: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_10687: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10688: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10689: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10690: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10691: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10692: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10693: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10694: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10695: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10696: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10697: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10698: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10699: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10700: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10701: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10702: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10703: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10704: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10705: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10706: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10707: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10708: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10709: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10710: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10711: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10712: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10713: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10714: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10715: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10716: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10717: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10718: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10719: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10720: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10721: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10722: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10723: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10724: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10725: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10726: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10727: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10728: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10729: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10730: CurCmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10731: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10732: Cache[NODE_1].State != I & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10733: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10734: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10735: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_10736: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10737: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_10738: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10739: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10740: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10741: Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10742: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_10743: Cache[NODE_1].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10744: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_10745: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10746: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10747: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10748: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != E
rule_10749: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10750: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10751: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10752: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10753: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10754: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10755: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10756: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10757: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10758: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10759: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10760: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10761: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10762: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10763: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10764: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10765: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State = I
rule_10766: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10767: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10768: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10769: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10770: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10771: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10772: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10773: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10774: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10775: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10776: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10777: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10778: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10779: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10780: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_10781: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10782: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10783: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10784: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10785: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10786: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10787: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10788: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10789: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10790: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> CurCmd != Empty
rule_10791: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10792: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_10793: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_10794: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_10795: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_10796: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_10797: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_10798: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_10799: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_10800: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_10801: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_10802: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_10803: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10804: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_10805: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10806: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_10807: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_10808: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_10809: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10810: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_10811: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10812: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10813: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_10814: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_10815: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10816: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_10817: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10818: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_10819: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_10820: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_10821: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10822: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10823: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10824: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10825: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10826: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10827: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10828: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10829: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10830: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10831: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10832: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10833: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10834: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10835: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10836: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10837: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10838: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10839: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10840: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_10841: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10842: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10843: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10844: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10845: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10846: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10847: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10848: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10849: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10850: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10851: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10852: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10853: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10854: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_10855: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10856: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10857: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10858: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10859: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10860: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10861: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10862: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10863: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10864: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10865: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10866: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10867: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10868: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10869: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10870: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10871: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_10872: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10873: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10874: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10875: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10876: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10877: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10878: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10879: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10880: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10881: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10882: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10883: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_10884: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_10885: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10886: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10887: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10888: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10889: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10890: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10891: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10892: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10893: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_10894: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10895: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> MemData = AuxData
rule_10896: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10897: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10898: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10899: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10900: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10901: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10902: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10903: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10904: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10905: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10906: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10907: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10908: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10909: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_10910: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10911: CurCmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10912: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_10913: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10914: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10915: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10916: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10917: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10918: CurCmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10919: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_10920: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10921: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_10922: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10923: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10924: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10925: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10926: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10927: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10928: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_10929: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10930: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10931: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10932: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10933: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10934: Chan2[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10935: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10936: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10937: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10938: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10939: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10940: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10941: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10942: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10943: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10944: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10945: Cache[NODE_2].State != I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10946: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10947: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10948: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_10949: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10950: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10951: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10952: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10953: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10954: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10955: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10956: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10957: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_10958: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10959: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10960: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10961: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10962: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10963: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10964: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10965: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10966: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10967: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10968: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10969: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10970: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10971: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10972: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10973: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10974: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10975: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10976: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10977: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10978: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10979: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10980: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10981: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10982: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_10983: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_10984: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_10985: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_10986: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10987: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_10988: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10989: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10990: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_10991: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_10992: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_10993: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10994: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State = I
rule_10995: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_10996: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_10997: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_10998: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10999: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_11000: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
rule_11001: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11002: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11003: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_11004: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_11005: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11006: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_11007: Chan3[NODE_2].Cmd = InvAck & ExGntd = false -> Chan3[NODE_2].Cmd != Empty
rule_11008: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11009: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11010: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11011: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11012: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11013: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11014: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11015: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11016: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11017: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_11018: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_11019: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_11020: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11021: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11022: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11023: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11024: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_11025: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11026: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_11027: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_11028: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_11029: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_11030: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_11031: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_11032: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11033: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11034: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11035: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11036: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11037: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11038: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_11039: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_11040: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11041: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11042: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11043: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11044: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11045: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11046: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_11047: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_11048: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_11049: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11050: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11051: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_11052: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_11053: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_11054: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11055: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11056: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11057: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11058: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11059: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_11060: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11061: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_11062: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11063: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_11064: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11065: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_11066: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11067: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_11068: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11069: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11070: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11071: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_11072: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_11073: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11074: Cache[NODE_2].State = S & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_11075: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11076: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_11077: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11078: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11079: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11080: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11081: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_11082: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_11083: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11084: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11085: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11086: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11087: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11088: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_11089: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11090: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11091: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11092: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11093: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_11094: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11095: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11096: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11097: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11098: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_11099: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_11100: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11101: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11102: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11103: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11104: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_11105: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11106: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11107: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_11108: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11109: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11110: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11111: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11112: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_11113: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_11114: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_11115: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11116: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_11117: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11118: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11119: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11120: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_11121: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_11122: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> MemData = AuxData
rule_11123: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11124: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11125: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11126: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11127: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11128: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11129: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11130: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11131: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11132: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = false
rule_11133: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11134: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11135: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = false
rule_11136: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11137: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11138: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11139: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11140: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11141: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11142: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11143: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11144: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11145: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11146: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11147: Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11148: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_11149: Cache[NODE_2].State != I & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11150: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_11151: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_11152: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_11153: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_11154: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != I
rule_11155: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != E
rule_11156: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11157: Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11158: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = true
rule_11159: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = true
rule_11160: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_11161: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_11162: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != I
rule_11163: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11164: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11165: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11166: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11167: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11168: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11169: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State = I
rule_11170: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11171: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_11172: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11173: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11174: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11175: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11176: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11177: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11178: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11179: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11180: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> ShrSet[NODE_2] = false
rule_11181: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11182: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11183: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11184: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11185: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11186: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11187: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11188: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11189: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11190: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11191: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11192: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11193: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11194: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11195: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11196: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11197: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11198: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11199: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_11200: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11201: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11202: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11203: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_11204: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11205: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_11206: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11207: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11208: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11209: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11210: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11211: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11212: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_11213: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11214: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11215: Cache[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_11216: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11217: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11218: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11219: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11220: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11221: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11222: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11223: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11224: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11225: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11226: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11227: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11228: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11229: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11230: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11231: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11232: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11233: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11234: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11235: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11236: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11237: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11238: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11239: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11240: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11241: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_11242: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_11243: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_11244: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11245: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11246: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_11247: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_11248: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11249: Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_11250: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_11251: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11252: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11253: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11254: Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_11255: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_11256: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11257: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11258: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_11259: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_11260: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_11261: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11262: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_11263: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11264: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11265: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11266: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_11267: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11268: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11269: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11270: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11271: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11272: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11273: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11274: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11275: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11276: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11277: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11278: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11279: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11280: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_11281: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_11282: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_11283: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11284: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11285: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11286: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11287: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11288: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11289: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_11290: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11291: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_11292: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11293: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11294: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11295: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11296: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11297: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11298: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11299: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11300: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11301: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11302: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_11303: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_11304: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11305: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11306: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11307: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11308: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11309: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_11310: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11311: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11312: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11313: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_11314: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11315: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11316: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_11317: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_11318: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_11319: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_11320: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_11321: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_11322: MemData != AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_11323: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_11324: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_11325: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11326: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_11327: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11328: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11329: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11330: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11331: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11332: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_11333: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11334: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_11335: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11336: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11337: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11338: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11339: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11340: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_11341: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11342: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_11343: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_11344: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11345: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11346: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11347: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11348: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_11349: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_11350: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> InvSet[NODE_2] = true
rule_11351: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> InvSet[NODE_2] = true
rule_11352: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11353: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11354: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_11355: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_11356: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11357: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11358: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_11359: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_11360: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11361: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11362: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11363: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11364: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11365: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11366: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11367: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11368: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11369: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11370: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11371: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11372: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11373: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11374: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11375: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11376: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11377: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11378: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11379: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11380: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11381: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11382: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11383: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11384: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_11385: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11386: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11387: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11388: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11389: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11390: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11391: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11392: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_11393: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11394: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11395: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11396: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11397: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11398: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11399: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_11400: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11401: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_11402: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11403: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11404: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11405: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11406: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_11407: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11408: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11409: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11410: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11411: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_11412: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_11413: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11414: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_11415: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11416: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11417: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_11418: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11419: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_11420: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11421: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_2] = false
rule_11422: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_11423: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11424: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11425: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11426: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11427: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11428: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11429: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11430: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11431: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11432: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11433: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11434: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11435: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11436: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11437: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_11438: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_11439: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_11440: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_11441: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_11442: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_11443: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11444: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11445: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> InvSet[NODE_1] = false
rule_11446: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_11447: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11448: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11449: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_11450: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11451: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11452: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11453: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11454: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11455: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11456: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_11457: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_11458: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_11459: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_11460: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_11461: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_11462: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_11463: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11464: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11465: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11466: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_11467: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11468: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11469: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_11470: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11471: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_11472: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11473: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11474: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11475: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11476: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11477: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11478: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11479: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_11480: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_11481: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11482: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11483: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_11484: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_11485: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11486: ExGntd = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11487: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11488: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11489: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11490: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11491: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11492: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11493: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11494: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_11495: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_11496: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11497: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11498: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11499: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11500: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11501: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11502: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11503: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11504: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11505: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_11506: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11507: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11508: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11509: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11510: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11511: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11512: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11513: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_11514: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11515: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_11516: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_11517: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11518: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11519: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_11520: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11521: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_11522: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_11523: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11524: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11525: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11526: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11527: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11528: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11529: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11530: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11531: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11532: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11533: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11534: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11535: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11536: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11537: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11538: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11539: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_11540: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11541: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11542: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Data = AuxData
rule_11543: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11544: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
rule_11545: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_11546: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11547: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11548: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11549: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_11550: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11551: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11552: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11553: Chan3[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_11554: Chan3[NODE_1].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_11555: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11556: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11557: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11558: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_11559: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_11560: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11561: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != Empty
rule_11562: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_11563: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11564: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_11565: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_11566: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11567: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11568: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11569: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11570: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11571: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11572: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11573: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11574: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11575: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11576: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11577: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11578: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11579: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11580: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11581: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11582: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11583: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11584: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11585: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11586: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11587: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11588: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11589: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11590: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11591: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11592: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11593: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11594: CurCmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11595: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11596: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11597: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11598: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11599: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11600: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11601: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11602: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11603: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11604: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11605: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11606: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_11607: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_11608: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11609: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11610: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11611: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11612: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11613: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_11614: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_11615: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11616: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11617: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11618: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11619: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11620: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11621: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11622: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11623: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11624: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11625: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11626: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11627: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11628: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11629: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11630: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11631: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11632: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11633: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11634: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11635: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11636: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11637: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11638: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11639: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11640: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11641: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11642: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11643: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11644: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11645: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11646: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11647: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11648: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11649: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11650: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11651: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11652: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11653: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11654: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11655: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11656: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11657: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11658: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11659: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11660: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11661: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_11662: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11663: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_11664: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_11665: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11666: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11667: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11668: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11669: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11670: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11671: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11672: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11673: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11674: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11675: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11676: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_11677: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_11678: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_11679: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_11680: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11681: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11682: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11683: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11684: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_11685: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11686: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_11687: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11688: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11689: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11690: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11691: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11692: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11693: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11694: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11695: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11696: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11697: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11698: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11699: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11700: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11701: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11702: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11703: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11704: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11705: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11706: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11707: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11708: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11709: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11710: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11711: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11712: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_11713: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11714: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11715: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11716: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_11717: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11718: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11719: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11720: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_11721: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11722: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11723: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11724: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11725: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11726: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11727: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11728: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11729: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11730: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11731: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11732: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11733: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11734: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11735: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11736: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11737: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11738: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11739: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
rule_11740: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_11741: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_11742: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_11743: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_11744: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11745: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11746: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11747: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11748: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11749: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11750: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11751: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11752: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11753: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11754: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11755: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11756: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_11757: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_11758: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11759: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11760: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11761: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11762: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11763: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11764: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11765: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11766: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11767: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11768: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11769: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11770: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11771: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11772: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11773: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11774: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11775: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11776: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11777: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11778: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11779: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11780: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11781: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11782: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11783: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11784: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11785: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11786: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11787: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11788: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11789: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11790: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11791: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11792: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11793: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11794: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11795: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11796: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_11797: Chan3[NODE_2].Cmd = InvAck & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
rule_11798: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_11799: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqS -> Chan3[NODE_2].Data = AuxData
rule_11800: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11801: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_11802: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11803: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_11804: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11805: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_11806: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11807: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_11808: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11809: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11810: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_11811: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11812: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11813: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11814: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11815: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11816: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11817: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_11818: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11819: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11820: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_11821: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11822: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_11823: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11824: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11825: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11826: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_11827: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != S
rule_11828: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11829: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_11830: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11831: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11832: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11833: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11834: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11835: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11836: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11837: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11838: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11839: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_11840: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11841: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11842: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11843: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_11844: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11845: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11846: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11847: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11848: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11849: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11850: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11851: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11852: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11853: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11854: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11855: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11856: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11857: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11858: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11859: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11860: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11861: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_11862: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11863: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11864: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11865: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11866: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11867: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11868: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11869: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11870: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11871: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11872: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11873: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_11874: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11875: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11876: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11877: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11878: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11879: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11880: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11881: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11882: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11883: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11884: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11885: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11886: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11887: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11888: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11889: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11890: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11891: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11892: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11893: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11894: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11895: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11896: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11897: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11898: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11899: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11900: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11901: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11902: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11903: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11904: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11905: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11906: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11907: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11908: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11909: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11910: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11911: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11912: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11913: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11914: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11915: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11916: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11917: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11918: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11919: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11920: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11921: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11922: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11923: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11924: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11925: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11926: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11927: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11928: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11929: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11930: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11931: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11932: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11933: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11934: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11935: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11936: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11937: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11938: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11939: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_11940: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11941: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11942: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11943: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11944: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11945: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11946: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11947: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11948: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11949: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11950: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11951: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11952: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11953: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11954: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11955: MemData != AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11956: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11957: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11958: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11959: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11960: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11961: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11962: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11963: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11964: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11965: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11966: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11967: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11968: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11969: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11970: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11971: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11972: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11973: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11974: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11975: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11976: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11977: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11978: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11979: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11980: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11981: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11982: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11983: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11984: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = false
rule_11985: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> MemData = AuxData
rule_11986: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_11987: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11988: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11989: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11990: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_11991: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11992: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11993: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11994: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11995: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11996: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11997: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11998: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_11999: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_12000: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != I
rule_12001: Cache[NODE_1].State != I & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_12002: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12003: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12004: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12005: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12006: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12007: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_12008: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12009: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12010: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12011: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12012: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12013: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12014: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12015: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12016: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
rule_12017: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12018: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12019: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12020: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12021: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12022: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12023: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12024: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12025: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12026: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12027: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_12028: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State = I
rule_12029: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_12030: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12031: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12032: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12033: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12034: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12035: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12036: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12037: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12038: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12039: Chan1[NODE_2].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_12040: Chan1[NODE_2].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_12041: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_12042: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12043: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12044: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12045: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_12046: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12047: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12048: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12049: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12050: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12051: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12052: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12053: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12054: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12055: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12056: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12057: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = false
rule_12058: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12059: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12060: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12061: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12062: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12063: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_12064: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_12065: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_12066: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12067: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12068: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_12069: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12070: Chan3[NODE_2].Cmd = InvAck & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12071: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12072: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_12073: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_12074: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12075: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_12076: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_12077: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12078: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_12079: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12080: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> CurCmd != Empty
rule_12081: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12082: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_12083: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12084: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_12085: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12086: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12087: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_12088: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12089: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12090: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_12091: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12092: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_12093: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_12094: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12095: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != Empty
rule_12096: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12097: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_12098: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12099: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12100: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12101: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12102: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_12103: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_12104: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12105: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12106: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_12107: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_12108: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12109: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12110: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12111: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12112: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12113: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12114: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12115: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12116: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12117: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12118: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12119: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12120: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12121: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12122: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12123: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12124: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12125: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12126: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12127: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12128: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12129: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12130: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_12131: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12132: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12133: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12134: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12135: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12136: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12137: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12138: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12139: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12140: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12141: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12142: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12143: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12144: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12145: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12146: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12147: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12148: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12149: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12150: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12151: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12152: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12153: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12154: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12155: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12156: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12157: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12158: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12159: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12160: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12161: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12162: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12163: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12164: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12165: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12166: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12167: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12168: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12169: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12170: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12171: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12172: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12173: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12174: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12175: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12176: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12177: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12178: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12179: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12180: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12181: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12182: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12183: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12184: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12185: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12186: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12187: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_12188: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12189: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_12190: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12191: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12192: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12193: CurCmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12194: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12195: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12196: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12197: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12198: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12199: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12200: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12201: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12202: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12203: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12204: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12205: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12206: CurCmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12207: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12208: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12209: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12210: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_12211: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12212: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12213: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_12214: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12215: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12216: CurCmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_12217: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12218: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12219: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12220: MemData != AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_12221: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12222: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_12223: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12224: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12225: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12226: ExGntd = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12227: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12228: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12229: Chan3[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_12230: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12231: Chan3[NODE_2].Cmd = InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_12232: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12233: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12234: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
rule_12235: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != S
rule_12236: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
rule_12237: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_12238: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
rule_12239: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12240: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_12241: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12242: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12243: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_12244: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_12245: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12246: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12247: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12248: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12249: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_12250: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_12251: MemData != AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_12252: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12253: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_12254: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12255: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12256: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12257: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12258: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12259: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12260: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12261: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12262: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12263: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12264: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12265: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_12266: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Inv
rule_12267: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_12268: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_12269: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12270: Cache[NODE_2].State != I & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_12271: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != I
rule_12272: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12273: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_12274: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12275: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12276: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_12277: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12278: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12279: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12280: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_12281: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12282: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12283: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12284: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12285: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12286: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12287: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12288: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_12289: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12290: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12291: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12292: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12293: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> CurCmd != Empty
rule_12294: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12295: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12296: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12297: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12298: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12299: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12300: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12301: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12302: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12303: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12304: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12305: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12306: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12307: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12308: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12309: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12310: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12311: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12312: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_12313: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_12314: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_12315: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_12316: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12317: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12318: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_12319: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12320: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12321: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12322: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12323: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12324: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12325: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12326: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12327: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12328: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12329: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12330: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12331: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12332: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12333: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12334: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12335: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12336: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12337: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State = I
rule_12338: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12339: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12340: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12341: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12342: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_12343: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12344: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_12345: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12346: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12347: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12348: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12349: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12350: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12351: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12352: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12353: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12354: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = false
rule_12355: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> MemData = AuxData
rule_12356: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12357: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12358: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12359: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12360: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12361: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12362: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12363: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12364: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12365: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12366: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12367: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12368: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12369: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12370: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12371: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12372: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12373: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12374: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_12375: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_12376: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12377: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12378: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12379: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12380: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12381: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12382: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12383: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12384: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12385: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12386: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12387: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12388: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12389: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12390: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12391: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12392: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12393: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12394: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12395: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12396: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12397: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12398: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12399: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12400: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12401: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12402: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12403: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12404: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12405: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12406: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12407: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12408: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12409: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12410: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12411: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12412: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12413: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_12414: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
rule_12415: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_12416: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_12417: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_12418: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12419: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12420: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12421: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12422: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12423: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12424: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12425: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12426: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12427: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12428: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12429: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12430: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12431: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12432: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12433: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12434: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12435: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12436: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_12437: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_12438: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_12439: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12440: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_12441: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12442: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_12443: Chan1[NODE_1].Cmd = ReqS & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_12444: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12445: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12446: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12447: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12448: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = true
rule_12449: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = true
rule_12450: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12451: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12452: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12453: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12454: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12455: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12456: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12457: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12458: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12459: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12460: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12461: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12462: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12463: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12464: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12465: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = true
rule_12466: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = true
rule_12467: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12468: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12469: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12470: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12471: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12472: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12473: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12474: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12475: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_12476: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12477: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_12478: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_12479: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12480: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12481: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12482: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12483: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12484: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12485: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_12486: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_12487: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12488: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12489: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12490: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12491: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_12492: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12493: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_12494: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12495: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_12496: Chan1[NODE_1].Cmd = ReqE & MemData = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_12497: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12498: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12499: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12500: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12501: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12502: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_12503: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_12504: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != S
rule_12505: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12506: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12507: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_12508: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12509: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12510: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = true
rule_12511: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12512: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12513: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12514: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12515: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_12516: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12517: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12518: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12519: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12520: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12521: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_12522: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12523: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12524: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12525: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_12526: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12527: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12528: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12529: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12530: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12531: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12532: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12533: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12534: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12535: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12536: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12537: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12538: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_12539: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_12540: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12541: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12542: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12543: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12544: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12545: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12546: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12547: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12548: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12549: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12550: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12551: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12552: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12553: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12554: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12555: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12556: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12557: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_12558: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_12559: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12560: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> MemData = AuxData
rule_12561: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12562: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12563: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12564: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12565: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12566: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12567: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12568: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12569: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12570: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12571: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12572: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_12573: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_12574: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12575: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12576: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12577: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12578: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12579: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_12580: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_1].State != E
rule_12581: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_12582: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12583: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12584: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12585: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12586: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12587: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_2] = false
rule_12588: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> MemData = AuxData
rule_12589: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12590: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12591: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12592: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12593: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12594: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12595: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12596: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12597: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12598: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12599: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12600: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12601: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12602: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12603: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12604: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12605: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_12606: MemData != AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_12607: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State = E
rule_12608: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_12609: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> MemData = AuxData
rule_12610: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12611: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12612: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_12613: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_12614: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12615: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12616: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> InvSet[NODE_1] = false
rule_12617: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> MemData = AuxData
rule_12618: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Cache[NODE_2].State != E
rule_12619: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> MemData = AuxData
rule_12620: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_12621: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_12622: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_12623: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_12624: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_12625: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12626: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_12627: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_12628: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_12629: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12630: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12631: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12632: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12633: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12634: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12635: Chan3[NODE_1].Cmd = InvAck & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_12636: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12637: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12638: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12639: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12640: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12641: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12642: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12643: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12644: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12645: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12646: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12647: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_12648: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12649: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12650: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12651: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12652: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12653: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_12654: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12655: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12656: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12657: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12658: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12659: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12660: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12661: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_12662: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12663: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12664: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_12665: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12666: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12667: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12668: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12669: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12670: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_12671: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12672: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12673: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12674: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12675: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12676: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12677: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12678: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_12679: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_12680: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12681: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12682: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12683: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12684: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12685: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12686: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_12687: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_12688: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_12689: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12690: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_12691: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12692: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12693: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12694: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12695: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12696: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12697: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12698: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12699: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_12700: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12701: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_12702: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12703: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12704: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_12705: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_12706: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_12707: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12708: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12709: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12710: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12711: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12712: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12713: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_12714: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_12715: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12716: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12717: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12718: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12719: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12720: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12721: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12722: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12723: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12724: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12725: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12726: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12727: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12728: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12729: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12730: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12731: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12732: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12733: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12734: CurCmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Data = AuxData
rule_12735: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12736: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_12737: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12738: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12739: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12740: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12741: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12742: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12743: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12744: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_12745: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_12746: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_12747: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_12748: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12749: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_12750: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12751: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_12752: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12753: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12754: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12755: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12756: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12757: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12758: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12759: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12760: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_12761: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12762: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12763: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12764: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12765: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12766: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12767: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12768: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12769: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12770: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12771: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12772: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12773: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12774: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12775: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12776: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_12777: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12778: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12779: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12780: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12781: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12782: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12783: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12784: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12785: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12786: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12787: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12788: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12789: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12790: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12791: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12792: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12793: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12794: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_12795: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12796: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12797: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12798: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12799: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12800: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12801: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_12802: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12803: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12804: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12805: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12806: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12807: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12808: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12809: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12810: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_12811: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12812: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12813: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12814: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12815: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12816: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12817: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12818: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12819: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12820: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12821: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12822: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12823: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12824: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12825: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12826: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12827: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12828: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12829: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12830: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12831: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12832: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12833: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12834: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12835: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12836: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_12837: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12838: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12839: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_12840: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_12841: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12842: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_12843: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12844: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_12845: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12846: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12847: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_12848: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_12849: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12850: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12851: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12852: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12853: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_12854: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12855: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12856: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12857: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12858: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12859: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12860: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12861: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12862: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12863: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12864: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12865: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12866: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12867: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12868: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12869: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12870: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12871: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12872: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12873: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12874: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12875: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12876: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12877: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12878: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12879: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12880: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12881: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12882: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12883: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12884: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12885: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12886: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12887: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12888: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12889: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12890: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12891: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12892: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_12893: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12894: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12895: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12896: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12897: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12898: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_12899: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_12900: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12901: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12902: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12903: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12904: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12905: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12906: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12907: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12908: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12909: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_12910: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12911: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12912: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12913: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12914: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12915: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_12916: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_12917: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12918: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12919: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12920: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_12921: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12922: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12923: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_12924: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_12925: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12926: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12927: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12928: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12929: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12930: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12931: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12932: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12933: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12934: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12935: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_12936: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_12937: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_12938: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12939: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12940: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_12941: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_12942: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_12943: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12944: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12945: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12946: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12947: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12948: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12949: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12950: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12951: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12952: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12953: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_12954: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12955: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_12956: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12957: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12958: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12959: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12960: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12961: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12962: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12963: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12964: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12965: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12966: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12967: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12968: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12969: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12970: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12971: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12972: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12973: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12974: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12975: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12976: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_12977: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_12978: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12979: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12980: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12981: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12982: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12983: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12984: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12985: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12986: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_12987: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_12988: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_12989: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12990: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_12991: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12992: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12993: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_12994: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12995: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12996: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12997: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_12998: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_12999: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_13000: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13001: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_13002: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_13003: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_13004: Chan3[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13005: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13006: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13007: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13008: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13009: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13010: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13011: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13012: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13013: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13014: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13015: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13016: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13017: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13018: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13019: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13020: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13021: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13022: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13023: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13024: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13025: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13026: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13027: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13028: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13029: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13030: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13031: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13032: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_13033: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13034: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13035: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13036: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13037: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13038: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13039: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13040: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13041: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13042: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13043: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_13044: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13045: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13046: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13047: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13048: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13049: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13050: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13051: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13052: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13053: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13054: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13055: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13056: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13057: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13058: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13059: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_13060: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_13061: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13062: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13063: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13064: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_13065: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_13066: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13067: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13068: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13069: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13070: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13071: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13072: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_13073: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13074: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13075: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13076: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_13077: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13078: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13079: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13080: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13081: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13082: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13083: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13084: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13085: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13086: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13087: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13088: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13089: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13090: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13091: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13092: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13093: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13094: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13095: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13096: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_13097: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_13098: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_13099: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13100: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13101: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13102: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13103: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13104: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13105: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13106: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13107: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13108: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_13109: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_13110: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_13111: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_13112: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13113: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13114: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_13115: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13116: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_13117: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13118: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13119: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13120: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13121: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13122: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13123: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13124: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13125: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13126: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13127: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13128: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13129: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13130: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13131: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13132: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13133: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13134: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13135: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13136: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13137: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13138: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13139: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13140: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13141: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13142: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13143: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13144: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13145: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13146: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13147: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13148: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13149: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13150: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13151: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13152: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13153: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13154: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13155: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13156: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13157: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_13158: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13159: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13160: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13161: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13162: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13163: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13164: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13165: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13166: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13167: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13168: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13169: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13170: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13171: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13172: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13173: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13174: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13175: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13176: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13177: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13178: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13179: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13180: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13181: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13182: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13183: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13184: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13185: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13186: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13187: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13188: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13189: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13190: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13191: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13192: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13193: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13194: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13195: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13196: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13197: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13198: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13199: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13200: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13201: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13202: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13203: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13204: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13205: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13206: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13207: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13208: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13209: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13210: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13211: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13212: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13213: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13214: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13215: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13216: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13217: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13218: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13219: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13220: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13221: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13222: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13223: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13224: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13225: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13226: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13227: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13228: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13229: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13230: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13231: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13232: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13233: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13234: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13235: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13236: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_13237: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13238: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13239: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13240: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13241: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13242: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13243: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13244: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13245: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13246: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13247: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13248: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13249: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13250: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13251: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13252: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13253: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13254: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13255: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13256: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13257: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13258: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13259: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13260: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13261: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13262: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13263: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13264: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13265: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13266: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13267: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13268: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13269: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13270: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13271: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13272: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13273: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13274: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13275: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13276: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13277: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13278: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13279: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13280: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13281: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13282: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13283: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13284: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13285: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13286: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13287: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13288: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13289: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13290: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13291: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13292: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13293: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13294: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13295: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13296: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13297: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13298: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13299: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13300: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13301: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13302: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13303: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13304: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13305: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13306: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13307: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13308: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13309: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13310: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_13311: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13312: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13313: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13314: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13315: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13316: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13317: Cache[NODE_1].State != I & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13318: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13319: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13320: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
rule_13321: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_13322: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_13323: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13324: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13325: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13326: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_13327: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13328: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13329: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13330: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13331: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13332: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13333: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13334: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13335: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13336: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13337: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13338: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13339: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13340: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13341: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13342: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13343: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13344: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_13345: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13346: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_13347: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13348: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13349: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13350: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13351: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13352: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13353: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13354: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13355: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13356: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State = I
rule_13357: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13358: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13359: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13360: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13361: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13362: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13363: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13364: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13365: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13366: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13367: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13368: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13369: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13370: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_13371: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_13372: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_13373: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13374: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13375: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_13376: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_13377: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13378: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13379: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_13380: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_13381: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13382: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13383: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13384: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13385: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_13386: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_13387: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_13388: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_13389: Chan3[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13390: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13391: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13392: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_13393: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_13394: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_13395: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13396: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_13397: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_13398: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13399: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13400: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13401: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_13402: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13403: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13404: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_13405: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
rule_13406: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13407: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13408: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_13409: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13410: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13411: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13412: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_13413: Chan3[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13414: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13415: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13416: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13417: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13418: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13419: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13420: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13421: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13422: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13423: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13424: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13425: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13426: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13427: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13428: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13429: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13430: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13431: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13432: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13433: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13434: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13435: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13436: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13437: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13438: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13439: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13440: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13441: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13442: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13443: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13444: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13445: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13446: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13447: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13448: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13449: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13450: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13451: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13452: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13453: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_13454: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13455: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_13456: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13457: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13458: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13459: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13460: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13461: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_13462: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13463: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13464: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_13465: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_13466: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13467: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13468: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13469: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13470: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13471: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13472: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13473: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13474: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13475: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13476: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13477: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13478: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13479: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13480: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13481: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13482: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13483: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13484: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13485: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13486: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13487: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13488: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13489: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13490: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13491: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13492: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13493: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13494: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13495: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13496: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13497: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13498: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13499: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13500: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13501: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13502: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13503: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13504: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13505: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_13506: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_13507: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13508: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13509: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13510: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13511: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13512: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13513: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13514: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13515: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13516: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13517: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13518: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13519: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13520: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13521: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13522: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13523: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13524: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13525: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13526: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13527: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13528: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13529: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13530: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13531: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13532: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_13533: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_13534: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13535: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13536: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13537: Chan2[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13538: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_13539: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_13540: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13541: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_13542: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_13543: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13544: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13545: Cache[NODE_2].State != I & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13546: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13547: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13548: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13549: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13550: Chan3[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13551: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_13552: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13553: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13554: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13555: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_13556: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_13557: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13558: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13559: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_13560: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13561: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13562: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13563: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_13564: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13565: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13566: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13567: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13568: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13569: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_13570: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13571: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13572: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
rule_13573: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13574: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
rule_13575: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13576: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_13577: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_13578: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13579: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13580: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13581: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13582: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13583: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13584: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13585: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13586: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13587: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13588: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13589: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13590: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13591: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13592: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13593: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13594: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13595: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13596: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13597: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13598: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13599: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13600: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13601: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13602: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13603: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13604: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13605: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13606: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13607: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_13608: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13609: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13610: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13611: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13612: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13613: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13614: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13615: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13616: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13617: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13618: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13619: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13620: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13621: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13622: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13623: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13624: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_13625: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_13626: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13627: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13628: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_13629: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_13630: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13631: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_13632: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13633: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13634: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_13635: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13636: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13637: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13638: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13639: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13640: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_13641: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13642: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13643: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13644: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13645: Chan2[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13646: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13647: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13648: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13649: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13650: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13651: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13652: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13653: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13654: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13655: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13656: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13657: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13658: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13659: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13660: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13661: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13662: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_13663: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13664: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13665: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13666: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_13667: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_13668: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13669: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_13670: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13671: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_13672: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13673: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13674: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13675: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13676: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_13677: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_13678: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13679: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_13680: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13681: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13682: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_13683: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13684: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_13685: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13686: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13687: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13688: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13689: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13690: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13691: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13692: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13693: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13694: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13695: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13696: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13697: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13698: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_13699: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13700: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13701: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13702: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13703: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13704: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13705: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13706: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13707: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13708: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13709: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13710: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13711: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13712: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13713: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13714: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13715: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13716: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13717: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_13718: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_13719: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_13720: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_13721: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13722: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13723: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13724: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13725: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13726: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13727: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13728: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13729: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13730: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13731: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State = I
rule_13732: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13733: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13734: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13735: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13736: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13737: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13738: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13739: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13740: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13741: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13742: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13743: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13744: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13745: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13746: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13747: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13748: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13749: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13750: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13751: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13752: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13753: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13754: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13755: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13756: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13757: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13758: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13759: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13760: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13761: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13762: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13763: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13764: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13765: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13766: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13767: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13768: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13769: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13770: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13771: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13772: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13773: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13774: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13775: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13776: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13777: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13778: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13779: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13780: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13781: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13782: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13783: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13784: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13785: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13786: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13787: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13788: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13789: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13790: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13791: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13792: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13793: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_13794: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_13795: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13796: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13797: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13798: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13799: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13800: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13801: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13802: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13803: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13804: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13805: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13806: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13807: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13808: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13809: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13810: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13811: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13812: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13813: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13814: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13815: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13816: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13817: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13818: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13819: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_13820: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_13821: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13822: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_13823: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_13824: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_13825: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_13826: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13827: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13828: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13829: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13830: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13831: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13832: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13833: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13834: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13835: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13836: MemData != AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_13837: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13838: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13839: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13840: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13841: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13842: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13843: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13844: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13845: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13846: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13847: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13848: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13849: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13850: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13851: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13852: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13853: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13854: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13855: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13856: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13857: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13858: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13859: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13860: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13861: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13862: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13863: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13864: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13865: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13866: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13867: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13868: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13869: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13870: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13871: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13872: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13873: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_13874: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13875: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13876: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13877: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13878: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13879: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13880: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13881: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13882: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_13883: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13884: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13885: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13886: Cache[NODE_2].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13887: Cache[NODE_2].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13888: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13889: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13890: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13891: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13892: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13893: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_13894: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_13895: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13896: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13897: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13898: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13899: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13900: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13901: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13902: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13903: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13904: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13905: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_13906: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13907: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13908: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13909: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13910: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13911: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13912: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13913: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13914: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13915: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13916: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13917: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13918: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13919: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13920: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13921: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13922: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13923: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13924: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13925: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13926: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13927: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13928: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13929: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13930: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13931: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13932: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_13933: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_13934: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13935: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13936: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13937: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13938: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13939: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13940: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13941: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13942: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13943: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13944: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13945: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13946: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13947: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13948: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13949: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_13950: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13951: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13952: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13953: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_13954: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_13955: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13956: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13957: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_13958: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_1].State != E
rule_13959: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_13960: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13961: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13962: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13963: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13964: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13965: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_13966: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13967: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_13968: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_13969: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13970: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_13971: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_13972: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_13973: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13974: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_13975: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13976: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13977: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13978: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13979: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_13980: Cache[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13981: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13982: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13983: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13984: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_13985: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13986: MemData != AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_13987: MemData != AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_13988: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13989: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_13990: Cache[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13991: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Cache[NODE_2].State != E
rule_13992: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_13993: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_13994: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13995: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13996: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_13997: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13998: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13999: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_14000: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14001: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14002: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_14003: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_14004: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_14005: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_14006: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14007: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14008: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14009: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14010: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_14011: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_14012: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_14013: Chan2[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_14014: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_14015: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_14016: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_14017: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14018: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14019: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14020: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14021: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14022: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14023: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14024: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14025: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14026: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14027: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14028: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14029: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14030: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14031: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14032: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14033: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14034: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14035: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14036: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14037: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14038: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14039: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14040: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14041: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14042: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14043: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14044: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14045: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14046: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14047: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14048: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14049: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14050: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14051: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14052: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14053: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14054: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14055: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14056: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14057: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14058: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14059: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14060: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14061: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14062: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14063: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14064: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14065: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14066: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14067: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14068: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_14069: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_14070: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14071: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14072: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14073: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14074: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14075: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14076: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14077: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14078: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14079: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14080: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14081: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14082: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14083: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14084: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14085: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14086: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14087: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14088: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14089: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14090: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14091: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14092: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14093: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14094: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14095: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14096: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14097: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14098: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14099: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14100: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14101: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14102: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14103: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14104: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14105: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14106: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14107: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14108: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14109: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14110: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14111: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14112: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14113: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14114: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14115: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14116: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14117: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14118: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14119: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_14120: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14121: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_14122: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_14123: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14124: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14125: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14126: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14127: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14128: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14129: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14130: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14131: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14132: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14133: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14134: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14135: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14136: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14137: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_14138: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14139: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14140: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14141: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14142: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_14143: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14144: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14145: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_14146: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14147: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14148: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14149: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14150: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14151: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14152: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14153: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14154: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14155: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14156: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14157: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14158: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14159: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14160: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14161: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14162: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14163: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14164: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14165: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14166: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14167: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14168: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14169: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14170: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_14171: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_14172: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14173: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_14174: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14175: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14176: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14177: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14178: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14179: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14180: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14181: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14182: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14183: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_14184: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14185: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14186: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_14187: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14188: Chan3[NODE_1].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14189: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_14190: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14191: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14192: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14193: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14194: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14195: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14196: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14197: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14198: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14199: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14200: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14201: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14202: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14203: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14204: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14205: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14206: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14207: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14208: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14209: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14210: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14211: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14212: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14213: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14214: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14215: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14216: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14217: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14218: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14219: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14220: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14221: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14222: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14223: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14224: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14225: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14226: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14227: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14228: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14229: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14230: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14231: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14232: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14233: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14234: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14235: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14236: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14237: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14238: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14239: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14240: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14241: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14242: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14243: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14244: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14245: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14246: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14247: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14248: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14249: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14250: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14251: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14252: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14253: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14254: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14255: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14256: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14257: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14258: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14259: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14260: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14261: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14262: Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14263: Chan3[NODE_1].Cmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14264: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14265: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14266: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14267: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14268: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14269: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14270: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14271: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14272: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14273: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14274: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14275: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14276: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14277: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14278: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14279: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14280: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14281: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14282: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14283: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14284: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14285: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14286: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14287: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14288: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14289: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14290: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14291: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14292: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14293: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14294: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_14295: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14296: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14297: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14298: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14299: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14300: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14301: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14302: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14303: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14304: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14305: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14306: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14307: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14308: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14309: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14310: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14311: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14312: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14313: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14314: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14315: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14316: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14317: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14318: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14319: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14320: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14321: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14322: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_14323: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14324: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14325: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14326: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14327: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14328: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14329: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14330: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14331: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14332: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14334: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14335: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_14336: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14337: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14338: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14339: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14340: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14341: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14342: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14343: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14344: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14345: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_14346: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14347: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14348: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14349: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14350: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14351: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14352: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14353: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14354: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14355: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_14356: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14357: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14358: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14359: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_14360: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14361: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14362: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14363: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14364: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14365: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14366: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14367: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14368: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14369: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14370: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14371: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14372: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14373: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14374: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_14375: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14376: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14377: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14378: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14379: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14380: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14381: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14382: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14383: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14384: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14385: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14386: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14387: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14388: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14389: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14390: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14391: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14392: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_14393: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14394: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14395: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14396: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14397: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14398: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_14399: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14400: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_14401: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14402: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_14403: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14404: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14405: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14406: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_14407: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_14408: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14409: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14410: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14411: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14412: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14413: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14414: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14415: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14416: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14417: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14418: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14419: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14420: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14421: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_14422: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14423: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14424: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14425: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14426: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14427: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14428: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14429: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14430: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14431: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14432: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_14433: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_14434: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14435: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14436: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14437: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14438: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14439: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14440: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14441: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14442: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14443: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14444: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_14445: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_14446: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_14447: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_14448: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_14449: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14450: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14451: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14452: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14453: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14454: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14455: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14456: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14457: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14458: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14459: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14460: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14461: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14462: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14463: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_14464: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_14465: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_14466: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_14467: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_14468: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14469: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_14470: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14471: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14472: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14473: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_14474: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14475: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14476: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14477: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14478: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14479: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14480: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14481: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14482: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14483: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14484: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14485: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14486: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14487: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14488: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14489: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14490: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14491: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14492: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14493: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14494: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14495: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14496: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14497: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14498: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14499: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14500: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14501: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14502: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14503: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14504: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14505: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14506: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14507: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14508: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14509: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14510: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14511: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14512: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14513: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14514: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14515: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14516: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14517: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_14518: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14519: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14520: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14521: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14522: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14523: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14524: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14525: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14526: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14527: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14528: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14529: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14530: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14531: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14532: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14533: Cache[NODE_2].Data = AuxData & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14534: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14535: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14536: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14537: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14538: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14539: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14540: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14541: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14542: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14543: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14544: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14545: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_14546: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14547: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14548: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14549: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14550: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14551: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14552: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14553: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14554: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
rule_14555: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_14556: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_14557: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14558: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14559: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14560: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_14561: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14562: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14563: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14564: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_14565: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14566: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14567: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14568: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14569: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_14570: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14571: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14572: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14573: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_14574: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14575: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14576: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14577: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14578: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14579: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14580: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_14581: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_14582: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_14583: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_14584: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14585: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14586: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14587: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14588: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_14589: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14590: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14591: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14592: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14593: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14594: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14595: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_14596: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14597: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14598: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_14599: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != S
rule_14600: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> MemData = AuxData
rule_14601: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14602: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14603: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14604: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14605: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14606: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14607: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14608: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14609: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14610: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14611: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14612: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14613: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14614: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14615: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14616: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14617: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14618: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14619: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14620: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14621: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_14622: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_14623: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14624: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14625: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14626: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14627: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14628: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14629: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14630: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14631: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14632: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14633: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14634: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14635: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14636: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14637: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14638: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_14639: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_14640: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14641: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14642: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14643: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14644: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14645: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14646: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14647: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14648: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14649: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_14650: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14651: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14652: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14653: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14654: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14655: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14656: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14657: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14658: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14659: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14660: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14661: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14662: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14663: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14664: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14665: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14666: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14667: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14668: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14669: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14670: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14671: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14672: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14673: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14674: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14675: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14676: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14677: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14678: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14679: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14680: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14681: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_14682: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14683: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_14684: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14685: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14686: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14687: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14688: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14689: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14690: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14691: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14692: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14693: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14694: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14695: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14696: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14697: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14698: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14699: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14700: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14701: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14702: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14703: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14704: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14705: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14706: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14707: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14708: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14709: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14710: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14711: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14712: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_14713: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14714: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14715: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14716: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14717: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14718: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14719: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14720: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14721: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14722: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14723: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14724: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14725: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14726: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14727: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14728: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14729: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14730: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14731: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14732: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_14733: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14734: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14735: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14736: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14737: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14738: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14739: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14740: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14741: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14742: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14743: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14744: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14745: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14746: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14747: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14748: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_14749: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14750: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14751: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14752: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14753: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14754: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14755: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14756: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14757: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14758: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14759: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14760: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14761: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_14762: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14763: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_14764: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_14765: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_14766: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_14767: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_14768: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14769: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14770: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14771: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14772: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14773: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14774: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14775: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14776: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14777: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14778: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_14779: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14780: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14781: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14782: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14783: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14784: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14785: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14786: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14787: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14788: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14789: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14790: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14791: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14792: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14793: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14794: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14795: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14796: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14797: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14798: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14799: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14800: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14801: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14802: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_14803: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14804: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14805: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14806: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14807: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14808: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14809: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_14810: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14811: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_14812: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14813: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14814: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14815: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_14816: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14817: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14818: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14819: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14820: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14821: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14822: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14823: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14824: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14825: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14826: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14827: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_14828: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14829: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14830: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14831: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14832: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14833: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14834: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14835: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14836: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14837: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14838: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14839: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14840: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14841: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14842: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14843: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14844: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14845: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14846: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14847: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14848: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14849: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14850: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14851: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14852: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14853: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14854: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14855: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14856: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14857: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14858: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14859: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14860: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14861: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14862: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14863: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14864: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14865: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14866: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14867: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14868: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14869: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14870: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14871: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14872: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_14873: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14874: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14875: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14876: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14877: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14878: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14879: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14880: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14881: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14882: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14883: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14884: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14885: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14886: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14887: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14888: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14889: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14890: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14891: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14892: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14893: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14894: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14895: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14896: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14897: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14898: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14899: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14900: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14901: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14902: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14903: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14904: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14905: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14906: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_14907: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14908: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14909: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14910: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_14911: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14912: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14913: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14914: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14915: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14916: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != I
rule_14917: Cache[NODE_1].State != I & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_14918: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14919: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14920: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14921: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14922: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14923: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14924: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14925: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14926: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14927: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14928: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14929: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14930: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14931: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14932: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14933: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14934: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14935: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14936: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14937: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14938: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14939: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_14940: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14941: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_14942: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14943: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14944: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14945: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14946: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14947: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14948: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_14949: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14950: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14951: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14952: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_14953: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14954: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14955: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14956: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14957: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14958: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14959: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14960: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_14961: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14962: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_14963: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14964: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_14965: Cache[NODE_1].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14966: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14967: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14968: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14969: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14970: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14971: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14972: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14973: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14974: Cache[NODE_1].State = I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14975: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14976: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14977: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14978: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14979: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14980: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14981: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14982: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14983: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14984: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14985: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14986: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14987: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14988: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14989: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_14990: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14991: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14992: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14993: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14994: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14995: Cache[NODE_1].State = I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14996: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14997: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_14998: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14999: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15000: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15001: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15002: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15003: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_15004: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_15005: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15006: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15007: MemData != AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_15008: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15009: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15010: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15011: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15012: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15013: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15014: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15015: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15016: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15017: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15018: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15019: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15020: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15021: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15022: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_15023: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15024: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15025: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_15026: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15027: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_15028: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_15029: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
rule_15030: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15031: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15032: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15033: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15034: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15035: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15036: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15037: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_15038: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15039: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_15040: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15041: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15042: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15043: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15044: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15045: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15046: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_15047: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15048: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15049: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15050: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15051: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15052: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15053: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15054: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15055: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15056: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15057: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15058: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_15059: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15060: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15061: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15062: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15063: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15064: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15065: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15066: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15067: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15068: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15069: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15070: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15071: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15072: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_15073: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_15074: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15075: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15076: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15077: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15078: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15079: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15080: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15081: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15082: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15083: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15084: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15085: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15086: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15087: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15088: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15089: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15090: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15091: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15092: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15093: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_15094: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15095: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15096: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15097: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15098: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15099: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15100: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_15101: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15102: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15103: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15104: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15105: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15106: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15107: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15108: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15109: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15110: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15111: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15112: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15113: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15114: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15115: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15116: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15117: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15118: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15119: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15120: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15121: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15122: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15123: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15124: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15125: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15126: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15127: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15128: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15129: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15130: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15131: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15132: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15133: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15134: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15135: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15136: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15137: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15138: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15139: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15140: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15141: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15142: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15143: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15144: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15145: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15146: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15147: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15148: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15149: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15150: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15151: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15152: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15153: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15154: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15155: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15156: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15157: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15158: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15159: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15160: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15161: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15162: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15163: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15164: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15165: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15166: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15167: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15168: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15169: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15170: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15171: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15172: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15173: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15174: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15175: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15176: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15177: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15178: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15179: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15180: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15181: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15182: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15183: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15184: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15185: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15186: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15187: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15188: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15189: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15190: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15191: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15192: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15193: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15194: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15195: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15196: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15197: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15198: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15199: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_15200: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15201: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15202: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15203: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15204: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15205: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15206: CurCmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15207: CurCmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15208: CurCmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15209: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15210: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15211: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15212: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15213: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15214: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15215: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15216: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15217: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_15218: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15219: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15220: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15221: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15222: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15223: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15224: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15225: Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15226: Chan3[NODE_2].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15227: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_15228: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_15229: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15230: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15231: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15232: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_15233: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_15234: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_15235: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_15236: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15237: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15238: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15239: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15240: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15241: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15242: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15243: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15244: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15245: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15246: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15247: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15248: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_15249: Chan3[NODE_2].Cmd = InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_15250: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15251: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15252: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_15253: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_15254: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15255: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_15256: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15257: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15258: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15259: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15260: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15261: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15262: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_15263: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15264: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15265: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15266: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_15267: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_15268: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_15269: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15270: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15271: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15272: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15273: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15274: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15275: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15276: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15277: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15278: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15279: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15280: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15281: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_15282: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15283: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_15284: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15285: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15286: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_15287: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15288: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15289: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15290: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15291: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15292: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15293: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15294: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15295: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15296: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15297: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_15298: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15299: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_15300: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_15301: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_15302: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15303: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15304: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15305: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15306: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15307: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15308: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15309: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15310: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15311: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15312: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15313: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15314: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15315: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15316: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15317: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15318: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15319: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15320: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15321: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15322: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15323: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15324: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15325: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15326: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15327: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15328: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15329: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15330: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15331: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15332: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15333: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15334: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15335: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15336: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15337: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15338: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15339: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15340: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15341: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_15342: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_15343: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_15344: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15345: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15346: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15347: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15348: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15350: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15351: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15352: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15353: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15354: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15355: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15356: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15357: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15358: MemData != AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_15359: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15360: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15361: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15362: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_15363: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15364: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15365: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_15366: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15367: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15368: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15369: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15370: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15371: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_15372: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_15373: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15374: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> MemData = AuxData
rule_15375: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = E
rule_15376: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_15377: MemData != AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_15378: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_15379: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15380: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15381: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15382: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15383: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15384: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15385: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15386: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15387: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15388: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15389: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15390: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_15391: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15392: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15393: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15394: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15395: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15396: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15397: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15398: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15399: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15400: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15401: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15402: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_15403: Cache[NODE_2].State != I & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_15404: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != I
rule_15405: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_15406: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15407: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15408: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15409: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15410: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_15411: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15412: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15413: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15414: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15415: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15416: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15417: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15418: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_15419: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15420: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15421: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_15422: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15423: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15424: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15425: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15426: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15427: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_15428: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15429: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15430: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15431: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15432: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15433: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15434: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15435: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15436: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15437: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15438: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15439: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15440: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15441: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15442: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15443: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15444: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_15445: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_15446: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15447: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15448: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15449: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15450: Cache[NODE_2].State = I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15451: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15452: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_15453: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15454: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15455: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15456: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15457: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15458: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15459: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15460: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15461: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15462: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15463: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15464: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15465: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15466: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15467: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15468: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15469: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15470: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15471: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15472: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15473: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15474: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15475: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15476: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15477: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_15478: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15479: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15480: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15481: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15482: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15483: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15484: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15485: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15486: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15487: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15488: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15489: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15490: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15491: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15492: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15493: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15494: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15495: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15496: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15497: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15498: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15499: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15500: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15501: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15502: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15503: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15504: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15505: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15506: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15507: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_15508: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15509: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15510: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15511: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_15512: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15513: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15514: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15515: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15516: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15517: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15518: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15519: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_15520: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_15521: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15522: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15523: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15524: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15525: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15526: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15527: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15528: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15529: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15530: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15531: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15532: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_15533: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15534: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15535: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15536: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15537: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15538: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15539: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15540: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15541: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15542: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15543: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15544: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15545: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15546: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15547: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15548: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_15549: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_15550: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15551: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15552: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15553: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15554: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_15555: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_15556: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15557: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15558: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15559: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15560: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15561: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15562: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15563: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15564: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15565: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15566: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15567: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15568: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15569: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15570: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15571: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15572: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15573: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15574: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15575: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15576: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15577: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15578: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15579: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15580: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15581: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15582: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15583: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15584: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15585: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_15586: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15587: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_15588: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15589: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15590: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15591: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15592: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_15593: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15594: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15595: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15596: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15597: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15598: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15599: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15600: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15601: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15602: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15603: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15604: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15605: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_15606: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15607: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15608: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15609: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15610: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15611: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15612: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15613: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15614: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15615: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15616: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15617: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15618: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15619: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15620: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15621: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15622: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15623: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15624: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15625: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15626: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15627: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15628: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15629: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15630: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15631: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15632: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15633: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15634: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15635: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15636: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15637: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15638: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15639: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15640: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15641: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15642: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15643: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15644: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15645: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15646: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15647: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15648: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15649: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15650: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15651: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15652: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15653: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15654: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15655: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15656: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15657: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15658: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15659: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15660: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15661: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15662: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15663: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15664: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15665: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15666: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15667: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_15668: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15669: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15670: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15671: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15672: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15673: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15674: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_15675: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15676: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15677: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_15678: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15679: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15680: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15681: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15682: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15683: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15684: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15685: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15686: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15687: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15688: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_15689: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15690: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15691: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15692: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15693: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15694: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15695: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15696: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15697: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_15698: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_15699: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_15700: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_15701: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15702: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15703: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15704: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15705: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15706: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15707: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15708: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15709: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15710: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15711: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_15712: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != S
rule_15713: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15714: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15715: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15716: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15717: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15718: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15719: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15720: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15721: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15722: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15723: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15724: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15725: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15726: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15727: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15728: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15729: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15730: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15731: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15732: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15733: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15734: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15735: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15736: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15737: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15738: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15739: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15740: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15741: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15742: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15743: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15744: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15745: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15746: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15747: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15748: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15749: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15750: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15751: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15752: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15753: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15754: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15755: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_15756: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15757: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15758: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_15759: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15760: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_15761: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15762: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15763: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15764: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15765: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_15766: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15767: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_15768: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15769: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_15770: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15771: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_15772: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15773: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15774: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15775: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15776: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15777: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15778: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15779: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15780: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15781: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15782: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15783: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15784: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15785: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15786: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15787: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15788: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15789: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15790: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15791: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15792: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15793: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15794: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15795: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15796: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15797: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15798: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15799: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15800: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15801: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15802: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15803: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15804: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15805: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15806: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15807: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15808: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15809: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15810: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15811: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15812: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15813: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15814: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15815: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15816: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15817: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_15818: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15819: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15820: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15821: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15822: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15823: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15824: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15825: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15826: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_15827: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15828: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15829: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15830: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15831: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15832: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15833: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15834: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15835: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15836: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15837: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15838: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15839: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15840: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15841: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15842: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15843: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15844: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15845: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15846: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15847: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15848: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15849: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15850: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15851: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15852: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15853: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15854: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15855: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15856: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15857: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15858: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_15859: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15860: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15861: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_15862: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_15863: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = E
rule_15864: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15865: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15866: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15867: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15868: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_15869: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15870: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_15871: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15872: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15873: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_15874: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_15875: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_15876: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15877: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15878: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15879: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15880: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15881: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_15882: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_15883: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15884: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15885: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15886: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15887: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15888: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15889: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15890: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15891: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15892: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15893: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15894: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15895: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15896: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15897: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15898: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15899: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_15900: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15901: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15902: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15903: Chan2[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_15904: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15905: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15906: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15907: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15908: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_15909: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_15910: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15911: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15912: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15913: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15914: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15915: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15916: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15917: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15918: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15919: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15920: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_15921: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15922: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15923: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15924: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15925: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15926: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15927: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15928: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_15929: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15930: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15931: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15932: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15933: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15934: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15935: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15936: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15937: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_15938: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_15939: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_15940: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_15941: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15942: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15943: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15944: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15945: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15946: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15947: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15948: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15949: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15950: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15951: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15952: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15953: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15954: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15955: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_15956: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15957: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15958: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15959: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15960: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_15961: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15962: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_15963: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15964: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_15965: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15966: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15967: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15968: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15969: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_15970: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15971: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15972: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15973: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15974: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15975: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15976: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_15977: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15978: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_15979: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_15980: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_15981: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15982: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15983: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15984: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_15985: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15986: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15987: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15988: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_15989: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15990: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15991: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_15992: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_15993: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15994: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15995: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15996: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_15997: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_15998: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15999: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_16000: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_16001: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_16002: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16003: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16004: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16005: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16006: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16007: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16008: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16009: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16010: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16011: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16012: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16013: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16014: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16015: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16016: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16017: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16018: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16019: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16020: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16021: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_16022: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_16023: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_16024: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16025: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16026: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16027: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16028: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16029: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16030: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16031: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16032: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16033: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16034: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16035: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16036: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16037: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16038: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16039: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16040: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16041: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16042: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16043: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16044: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16045: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16046: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16047: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16048: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16049: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16050: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16051: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16052: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16053: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16054: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16055: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16056: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16057: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16058: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16059: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16060: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16061: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16062: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16063: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16064: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16065: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16066: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16067: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16068: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16069: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16070: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16071: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16072: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16073: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16074: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16075: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16076: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16077: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16078: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16079: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16080: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16081: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16082: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16083: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16084: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16085: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16086: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16087: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16088: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16089: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16090: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16091: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16092: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16093: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16094: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16095: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16096: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16097: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16098: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16099: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16100: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16101: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16102: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_16103: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
rule_16104: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16105: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16106: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16107: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16108: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16109: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16110: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16111: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16112: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16113: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16114: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16115: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16116: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16117: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16118: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16119: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16120: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16121: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16122: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16123: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16124: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16125: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16126: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16127: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16128: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16129: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16130: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16131: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16132: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16133: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16134: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16135: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16136: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16137: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16138: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16139: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16140: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16141: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16142: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16143: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16144: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16145: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16146: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16147: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16148: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16149: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16150: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16151: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16152: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16153: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16154: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16155: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16156: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16157: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16158: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16159: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16160: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16161: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16162: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16163: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16164: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16165: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16166: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16167: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16168: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16169: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16170: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16171: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16172: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16173: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16174: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16175: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16176: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16177: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16178: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16179: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16180: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16181: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16182: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16183: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16184: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16185: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16186: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16187: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16188: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16189: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_16190: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16191: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_16192: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16193: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16194: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16195: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16196: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16197: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16198: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16199: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_16200: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_16201: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16202: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16203: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16204: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16205: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16206: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16207: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16208: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_16209: MemData != AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16210: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_16211: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_16212: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16213: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16214: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16215: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16216: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_16217: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16218: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16219: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16220: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16221: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16222: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_16223: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16224: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16225: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_16226: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16227: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16228: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16229: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_16230: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16231: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16232: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16233: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16234: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16235: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16236: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16237: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16238: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16239: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16240: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16241: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16242: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16243: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16244: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16245: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16246: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16247: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16248: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16249: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16250: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16251: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16252: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16253: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16254: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16255: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16256: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16257: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16258: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16259: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16260: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16261: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16262: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16263: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16264: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16265: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16266: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16267: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16268: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16269: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16270: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16271: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16272: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16273: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16274: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16275: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16276: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16277: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16278: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16279: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_16280: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16281: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16282: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16283: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16284: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16285: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16286: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16287: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_16288: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16289: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16290: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16291: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16292: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16293: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16294: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16295: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16296: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16297: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16298: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16299: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16300: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16301: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16302: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16303: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16304: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_16305: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16306: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16307: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16308: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16309: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16310: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16311: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16312: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_16313: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16314: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16315: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16316: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16317: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16318: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16319: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16320: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16321: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16322: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16323: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16324: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16325: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16326: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16327: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16328: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16329: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16330: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16331: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_16332: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16333: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16334: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16335: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16336: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16337: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16338: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16339: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16340: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16341: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16342: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16343: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16344: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16345: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16346: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_16347: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16348: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16349: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16350: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16351: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16352: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16353: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16354: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_16355: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16356: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16357: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16358: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16359: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16360: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16361: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16362: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16363: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_16364: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16365: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16366: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16367: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_16368: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_16369: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16370: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16371: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16372: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16373: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16374: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16375: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16376: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_16377: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16378: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16379: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16380: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16381: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_16382: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16383: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16384: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16385: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16386: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16387: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16388: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16389: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16390: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16391: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16392: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16393: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16394: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16395: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16396: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16397: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16398: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16399: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16400: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16401: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16402: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16403: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16404: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16405: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16406: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16407: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16408: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_16409: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16410: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16411: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16412: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16413: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_16414: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16415: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_16416: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16417: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16418: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16419: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16420: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16421: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16422: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16423: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16424: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16425: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16426: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_16427: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16428: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16429: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16430: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16431: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16432: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16433: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16434: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16435: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16436: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16437: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16438: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16439: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16440: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16441: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16442: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16443: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16444: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16445: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16446: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16447: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16448: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16449: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16450: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_16451: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16452: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16453: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16454: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16455: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16456: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16457: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16458: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16459: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16460: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_16461: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_16462: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16463: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16464: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16465: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16466: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16467: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_16468: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16469: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16470: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16471: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16472: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16473: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16474: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16475: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16476: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16477: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16478: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16479: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16480: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16481: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16482: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16483: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16484: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16485: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_16486: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_16487: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_16488: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_16489: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16490: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16491: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_16492: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16493: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16494: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_16495: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16496: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16497: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16498: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16499: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16500: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16501: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16502: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16503: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_16504: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16505: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_16506: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16507: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_16508: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_16509: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16510: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16511: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16512: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_16513: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16514: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16515: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_16516: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16517: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16518: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16519: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16520: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16521: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16522: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16523: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16524: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16525: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16526: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16527: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16528: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16529: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16530: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16531: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_16532: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16533: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_16534: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16535: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16536: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_16537: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16538: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16539: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_16540: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_16541: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16542: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16543: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_16544: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_16545: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16546: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16547: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16548: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16549: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16550: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_16551: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_16552: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16553: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16554: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_16555: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16556: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16557: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16558: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16559: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16560: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16561: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16562: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_16563: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_16564: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16565: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16566: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_16567: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_16568: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_16569: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16570: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_16571: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_16572: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16573: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16574: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16575: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16576: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16577: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16578: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_16579: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16580: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16581: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16582: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16583: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16584: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16585: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16586: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16587: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16588: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16589: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16590: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_16591: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_16592: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16593: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16594: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16595: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16596: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16597: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16598: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16599: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16600: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16601: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16602: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16603: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16604: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16605: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16606: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16607: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16608: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16609: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16610: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16611: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16612: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16613: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_16614: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_16615: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16616: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16617: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16618: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16619: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16620: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16621: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16622: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16623: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16624: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16625: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16626: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16627: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16628: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16629: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16630: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_16631: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16632: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16633: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16634: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16635: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16636: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16637: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16638: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16639: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16640: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16641: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_16642: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_16643: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16644: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16645: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16646: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16647: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16648: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16649: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16650: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16651: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_16652: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16653: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16654: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16655: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16656: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_16657: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16658: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16659: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_16660: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16661: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_16662: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16663: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16664: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16665: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16666: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16667: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_16668: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16669: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16670: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16671: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16672: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16673: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16674: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16675: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16676: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16677: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_16678: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16679: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16680: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16681: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16682: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16683: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16684: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16685: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16686: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16687: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16688: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16689: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16690: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_16691: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16692: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16693: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16694: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16695: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16696: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16697: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16698: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16699: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16700: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16701: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16702: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16703: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16704: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16705: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16706: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16707: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16708: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16709: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16710: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16711: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16712: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16713: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16714: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16715: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16716: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16717: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16718: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16719: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16720: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16721: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16722: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16723: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16724: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16725: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16726: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16727: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16728: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_16729: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16730: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16731: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16732: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16733: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16734: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16735: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16736: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16737: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16738: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16739: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16740: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16741: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16742: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16743: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16744: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16745: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16746: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16747: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16748: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16749: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16750: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16751: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16752: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16753: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16754: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16755: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16756: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16757: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16758: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16759: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16760: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16761: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16762: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16763: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16764: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16765: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16766: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16767: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16768: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16769: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16770: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16771: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16772: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16773: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_16774: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16775: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16776: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16777: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16778: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_16779: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16780: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16781: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16782: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16783: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16784: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16785: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16786: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16787: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_16788: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16789: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16790: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16791: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16792: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16793: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16794: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16795: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16796: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16797: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16798: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16799: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16800: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16801: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16802: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16803: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16804: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16805: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16806: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16807: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_16808: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16809: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16810: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16811: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16812: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16813: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16814: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_16815: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16816: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16817: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16818: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_16819: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16820: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16821: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16822: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16823: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16824: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16825: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16826: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_16827: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16828: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != I
rule_16829: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_16830: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16831: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16832: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16833: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16834: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16835: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16836: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16837: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_16838: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_16839: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16840: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16841: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16842: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16843: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16844: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16845: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16846: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16847: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16848: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16849: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16850: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16851: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16852: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16853: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16854: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_16855: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16856: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16857: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16858: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16859: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16860: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16861: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_16862: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16863: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16864: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16865: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16866: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_16867: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16868: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16869: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16870: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16871: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16872: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16873: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16874: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16875: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16876: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16877: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_16878: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16879: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_16880: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16881: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16882: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16883: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16884: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16885: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16886: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_16887: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16888: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16889: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16890: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16891: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16892: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16893: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16894: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16895: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16896: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16897: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16898: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16899: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16900: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16901: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16902: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16903: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16904: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16905: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16906: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_16907: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16908: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_16909: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16910: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16911: Cache[NODE_1].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16912: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16913: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16914: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16915: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16916: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16917: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16918: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16919: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16920: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_16921: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16922: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16923: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16924: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16925: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16926: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16927: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16928: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16929: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16930: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16931: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16932: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16933: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16934: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16935: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16936: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16937: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16938: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16939: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16940: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16941: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16942: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16943: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16944: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16945: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16946: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16947: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16948: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16949: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16950: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16951: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16952: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16953: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16954: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16955: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16956: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16957: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16958: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16959: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16960: Chan3[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16961: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_16962: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16963: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16964: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_16965: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16966: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_16967: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_16968: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_16969: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_16970: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16971: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16972: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16973: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16974: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16975: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16976: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16977: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16978: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16979: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16980: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16981: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_16982: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16983: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16984: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16985: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16986: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_16987: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16988: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_16989: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16990: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16991: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16992: ShrSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16993: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16994: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16995: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16996: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16997: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16998: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16999: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17000: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17001: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17002: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17003: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17004: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17005: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17006: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17007: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17008: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17009: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17010: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17011: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17012: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17013: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17014: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17015: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17016: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17017: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17018: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17019: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17020: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17021: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17022: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17023: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17024: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17025: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17026: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17027: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17028: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17029: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17030: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17031: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17032: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_17033: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_17034: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_17035: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17036: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17037: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17038: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17039: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17040: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_17041: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17042: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17043: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17044: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17045: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17046: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17047: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17048: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17049: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17050: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17051: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17052: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17053: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17054: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17055: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17056: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17057: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17058: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_17059: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17060: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17061: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17062: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17063: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17064: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17065: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17066: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17067: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17068: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17069: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17070: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_17071: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17072: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17073: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17074: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17075: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17076: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17077: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17078: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17079: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17080: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17081: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17082: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17083: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17084: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17085: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17086: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17087: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17088: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17089: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17090: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17091: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17092: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17093: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17094: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17095: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17096: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17097: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17098: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17099: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17100: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17101: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17102: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17103: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17104: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17105: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17106: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17107: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17108: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17109: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17110: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_17111: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17112: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17113: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17114: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17115: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17116: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17117: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17118: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17119: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17120: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17121: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17122: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17123: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17124: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17125: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17126: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17127: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17128: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17129: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17130: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17131: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17132: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17133: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17134: Chan3[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17135: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_17136: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17137: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17138: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17139: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17140: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17141: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17142: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17143: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17144: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17145: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17146: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17147: MemData != AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17148: Chan2[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17149: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_17150: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_17151: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17152: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17153: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17154: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17155: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17156: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17157: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17158: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17159: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17160: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_17161: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_17162: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17163: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17164: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17165: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17166: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17167: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_17168: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17169: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17170: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17171: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17172: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17173: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_17174: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17175: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17176: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17177: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17178: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17179: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_17180: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_17181: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17182: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17183: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17184: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17185: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17186: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17187: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17188: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17189: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17190: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17191: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17192: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17193: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17194: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17195: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17196: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17197: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17198: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17199: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17200: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17201: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17202: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17203: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17204: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17205: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17206: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17207: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17208: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_17209: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17210: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_17211: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_17212: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17213: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17214: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17215: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17216: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17217: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_17218: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17219: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17220: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17221: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17222: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_17223: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17224: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17225: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17226: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17227: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17228: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_17229: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17230: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17231: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17232: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17233: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17234: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17235: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17236: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17237: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17238: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17239: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17240: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17241: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17242: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17243: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17244: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17245: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17246: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17247: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17248: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17249: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17250: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17251: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17252: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_17253: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17254: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_17255: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_17256: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_17257: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17258: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17259: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17260: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17261: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17262: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17263: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17264: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17265: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17266: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17267: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_17268: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_17269: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17270: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17271: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17272: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17273: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17274: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17275: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17276: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_17277: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17278: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17279: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17280: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17281: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17282: Chan2[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17283: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17284: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17285: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17286: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_17287: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17288: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17289: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17290: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17291: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17292: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_17293: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_17294: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_17295: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17296: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17297: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17298: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17299: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17300: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_17301: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17302: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17303: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17304: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17305: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17306: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17307: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17308: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17309: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17310: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17311: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17312: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17313: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17314: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17315: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_17316: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_17317: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_17318: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_17319: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17320: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17321: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17322: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17323: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17324: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17325: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17326: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17327: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17328: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17329: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17330: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17331: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_17332: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != I
rule_17333: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17334: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17335: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17336: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17337: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17338: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17339: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17340: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17341: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17342: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17343: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17344: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17345: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17346: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17347: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17348: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17349: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_17350: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_17351: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17352: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17353: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17354: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17355: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_17356: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17357: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17358: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_17359: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_17360: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17361: Cache[NODE_2].State = I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17362: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_17363: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17364: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17365: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17366: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17367: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17368: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_17369: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17370: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17371: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17372: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17373: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17374: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17375: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17376: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_17377: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17378: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17379: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17380: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17381: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17382: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17383: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17384: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17385: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17386: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17387: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17388: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17389: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17390: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17391: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17392: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17393: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17394: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17395: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17396: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17397: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17398: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17399: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17400: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_17401: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17402: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17403: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17404: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17405: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17406: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17407: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17408: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_17409: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17410: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17411: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17412: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17413: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17414: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17415: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17416: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17417: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17418: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17419: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17420: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17421: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17422: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17423: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17424: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17425: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17426: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17427: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17428: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17429: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_17430: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17431: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17432: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17433: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17434: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17435: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17436: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17437: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17438: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17439: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17440: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17441: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17442: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17443: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17444: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17445: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17446: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17447: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17448: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17449: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17450: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17451: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17452: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_17453: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17454: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17455: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17456: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_17457: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17458: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17459: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17460: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17461: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17462: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17463: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17464: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17465: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17466: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17467: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17468: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17469: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17470: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17471: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17472: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17473: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17474: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17475: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17476: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17477: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17478: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17479: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17480: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_17481: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_17482: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17483: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17484: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_17485: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_17486: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_17487: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17488: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17489: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17490: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17491: Chan2[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17492: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17493: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17494: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17495: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17496: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17497: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17498: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17499: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17500: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17501: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17502: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17503: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17504: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17505: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17506: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17507: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17508: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17509: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17510: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17511: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17512: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17513: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17514: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17515: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17516: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17517: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17518: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17519: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17520: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17521: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17522: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17523: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17524: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17525: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17526: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17527: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17528: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17529: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17530: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17531: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17532: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17533: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17534: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17535: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17536: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17537: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17538: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17539: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17540: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17541: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17542: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17543: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17544: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17545: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17546: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17547: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17548: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17549: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17550: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17551: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17552: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17553: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17554: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17555: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17556: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17557: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17558: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17559: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17560: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17561: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17562: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17563: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17564: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17565: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17566: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17567: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17568: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17569: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17570: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17571: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17572: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17573: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17574: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17575: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17576: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17577: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17578: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17579: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_17580: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_17581: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17582: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17583: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17584: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17585: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_17586: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17587: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17588: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17589: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17590: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17591: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17592: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17593: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17594: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17595: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17596: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17597: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17598: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17599: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17600: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17601: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17602: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17603: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17604: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17605: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17606: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17607: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17608: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17609: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17610: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17611: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17612: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_17613: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_17614: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_17615: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_17616: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_17617: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17618: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17619: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17620: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17621: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17622: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_17623: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17624: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17625: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17626: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17627: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17628: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17629: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17630: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17631: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17632: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17633: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17634: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17635: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17636: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17637: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17638: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17639: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17640: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17641: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17642: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17643: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17644: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17645: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17646: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17647: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17648: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17649: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17650: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17651: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17652: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17653: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17654: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17655: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17656: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17657: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17658: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17659: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17660: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17661: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17662: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17663: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_17664: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_17665: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17666: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17667: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17668: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17669: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17670: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17671: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17672: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17673: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17674: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17675: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17676: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17677: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17678: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17679: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17680: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17681: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17682: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17683: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17684: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17685: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17686: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17687: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17688: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17689: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17690: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17691: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17692: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17693: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17694: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17695: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17696: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17697: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17698: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17699: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17700: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17701: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17702: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17703: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17704: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17705: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17706: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17707: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17708: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17709: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17710: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17711: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17712: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17713: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17714: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17715: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17716: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17717: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_17718: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_17719: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17720: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17721: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17722: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17723: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17724: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_17725: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17726: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17727: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17728: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17729: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17730: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17731: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17732: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17733: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17734: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17735: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17736: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17737: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17738: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17739: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17740: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17741: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17742: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17743: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17744: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17745: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17746: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17747: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17748: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17749: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17750: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17751: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17752: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17753: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17754: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17755: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17756: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17757: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17758: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17759: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17760: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17761: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17762: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17763: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17764: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17765: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17766: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17767: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17768: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17769: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17770: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17771: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17772: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17773: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17774: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17775: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17776: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17777: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17778: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17779: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17780: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_17781: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17782: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17783: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_17784: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17785: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_17786: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17787: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_17788: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17789: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17790: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_17791: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17792: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_17793: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17794: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17795: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17796: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17797: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17798: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17799: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17800: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_17801: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_17802: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17803: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17804: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17805: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17806: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17807: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17808: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17809: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17810: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17811: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17812: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17813: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17814: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17815: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17816: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17817: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17818: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17819: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17820: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17821: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17822: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17823: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17824: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17825: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17826: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17827: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17828: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17829: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17830: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17831: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17832: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17833: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17834: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17835: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17836: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17837: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17838: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17839: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_17840: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_17841: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17842: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17843: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17844: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17845: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17846: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17847: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17848: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17849: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17850: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17851: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17852: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17853: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17854: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17855: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17856: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17857: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17858: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17859: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17860: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17861: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17862: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17863: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17864: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17865: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17866: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17867: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17868: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17869: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17870: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17871: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17872: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17873: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17874: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17875: MemData != AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17876: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17877: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17878: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17879: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17880: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17881: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17882: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_17883: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17884: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_17885: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_17886: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17887: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17888: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17889: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17890: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17891: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_17892: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_17893: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_17894: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_17895: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17896: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17897: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17898: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17899: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17900: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17901: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17902: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17903: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17904: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17905: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17906: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17907: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17908: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17909: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17910: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17911: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17912: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17913: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17914: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17915: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17916: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17917: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17918: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_17919: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17920: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17921: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17922: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17923: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17924: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17925: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17926: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17927: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17928: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17929: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17930: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17931: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17932: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17933: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17934: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17935: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17936: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17937: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17938: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17939: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17940: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_17941: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_17942: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_17943: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_17944: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_17945: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17946: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17947: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17948: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_17949: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17950: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_17951: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17952: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17953: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_17954: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_17955: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17956: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17957: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_17958: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_17959: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17960: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17961: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_17962: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17963: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17964: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_17965: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17966: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17967: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17968: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17969: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17970: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_17971: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17972: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17973: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17974: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17975: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17976: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17977: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17978: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17979: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17980: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17981: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_17982: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_17983: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_17984: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17985: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_17986: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17987: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17988: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17989: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17990: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17991: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17992: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17993: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17994: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_17995: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17996: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17997: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_17998: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17999: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18000: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18001: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18002: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18003: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18004: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18005: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18006: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_18007: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18008: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18009: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18010: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18011: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18012: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18013: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18014: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18015: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18016: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18017: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18018: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18019: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_18020: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18021: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_18022: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18023: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_18024: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18025: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18026: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18027: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18028: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_18029: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18030: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18031: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18032: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18033: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18034: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18035: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18036: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18037: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18038: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_18039: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_18040: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_18041: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_18042: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18043: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18044: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18045: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18046: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_18047: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_18048: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18049: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18050: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_18051: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18052: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18053: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_18054: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = S
rule_18055: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18056: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_18057: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18058: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18059: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18060: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18061: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18062: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18063: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18064: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18065: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18066: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18067: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18068: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18069: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18070: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18071: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_18072: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18073: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18074: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_18075: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18076: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18077: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18078: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_18079: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18080: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18081: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18082: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18083: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != I
rule_18084: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18085: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18086: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_18087: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_18088: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18089: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18090: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18091: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18092: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18093: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_18094: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_18095: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_18096: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_18097: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18098: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18099: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18100: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18101: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18102: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18103: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18104: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18105: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18106: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18107: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_18108: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18109: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18110: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18111: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_18112: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18113: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18114: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_18115: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18116: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18117: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_18118: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18119: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_18120: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18121: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18122: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18123: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18124: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18125: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18126: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18127: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18128: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18129: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18130: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18131: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18132: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18133: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18134: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18135: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18136: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18137: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18138: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18139: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18140: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18141: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18142: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18143: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18144: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18145: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18146: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18147: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18148: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18149: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18150: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18151: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18152: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18153: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18154: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18155: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18156: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18157: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18158: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18159: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18160: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18161: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18162: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18163: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18164: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18165: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18166: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18167: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18168: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_18169: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18170: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18171: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_18172: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_18173: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_18174: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_18175: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18176: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18177: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18178: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18179: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18180: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18181: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18182: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18183: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18184: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18185: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18186: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18187: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18188: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18189: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18190: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_18191: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_18192: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18193: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18194: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18195: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18196: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18197: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18198: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18199: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18200: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_18201: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18202: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18203: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18204: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18205: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18206: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18207: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18208: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18209: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18210: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18211: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18212: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18213: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18214: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18215: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18216: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18217: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18218: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18219: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18220: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18221: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18222: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18223: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18224: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18225: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18226: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18227: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18228: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18229: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18230: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18231: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18232: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18233: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18234: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18235: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18236: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18237: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18238: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18239: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_18240: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18241: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18242: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18243: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18244: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18245: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18246: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18247: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18248: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18249: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18250: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18251: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18252: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18253: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18254: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18255: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18256: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18257: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18258: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18259: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18260: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18261: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18262: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18263: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18264: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18265: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18266: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18267: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18268: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18269: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_18270: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18271: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_18272: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18273: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18274: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18275: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18276: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18277: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18278: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18279: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18280: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18281: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18282: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18283: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18284: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18285: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18286: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18287: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18288: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18289: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18290: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18291: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18292: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18293: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18294: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18295: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18296: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_18297: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18298: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18299: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18300: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18301: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_18302: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18303: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18304: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18305: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18306: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18307: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18308: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18309: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18310: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18311: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18312: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18313: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18314: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18315: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18316: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18317: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18318: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18319: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18320: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18321: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18322: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18323: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_18324: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18325: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18326: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18327: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18328: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18329: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18330: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18331: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18332: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18333: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18334: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18335: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18336: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18337: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18338: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18339: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18340: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18341: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18342: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18343: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18344: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18345: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18346: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18347: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18348: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_18349: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18350: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18351: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18352: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18353: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18354: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18355: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18356: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18357: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_18358: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18359: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_18360: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18361: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18362: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18363: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_18364: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18365: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18366: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18367: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18368: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18369: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18370: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18371: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18372: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_18373: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18374: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18375: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18376: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18377: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18378: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18379: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18380: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18381: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18382: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18383: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18384: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18385: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_18386: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18387: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18388: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18389: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18390: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18391: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18392: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18393: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18394: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18395: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18396: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_18397: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18398: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18399: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18400: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18401: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18402: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18403: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18404: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18405: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18406: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_18407: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18408: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18409: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18410: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18411: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18412: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18413: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18414: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_18415: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18416: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18417: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_18418: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18419: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18420: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18421: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18422: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18423: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18424: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18425: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_18426: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18427: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18428: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18429: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18430: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18431: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18432: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18433: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18434: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_18435: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18436: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18437: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18438: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18439: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18440: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18441: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18442: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18443: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18444: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_18445: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18446: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18447: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18448: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18449: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_18450: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18451: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18452: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18453: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18454: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18455: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18456: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18457: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18458: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18459: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18460: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18461: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18462: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18463: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_18464: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18465: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18466: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18467: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18468: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18469: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18470: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18471: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_18472: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18473: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18474: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18475: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18476: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18477: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18478: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18479: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18480: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18481: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18482: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_18483: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18484: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18485: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18486: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18487: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18488: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18489: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18490: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18491: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18492: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18493: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18494: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_18495: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18496: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18497: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18498: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18499: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18500: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18501: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18502: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_18503: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_18504: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18505: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18506: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18507: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18508: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18509: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18510: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18511: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_18512: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18513: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18514: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18515: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18516: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18517: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18518: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18519: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18520: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18521: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18522: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18523: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18524: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18525: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_18526: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18527: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18528: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18529: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18530: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18531: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18532: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18533: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18534: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18535: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18536: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18537: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_18538: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18539: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18540: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_18541: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_18542: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18543: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18544: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18545: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18546: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18547: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18548: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18549: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_18550: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_18551: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18552: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18553: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18554: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_18555: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18556: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_18557: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18558: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18559: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18560: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18561: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18562: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18563: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18564: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18565: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18566: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18567: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18568: Cache[NODE_1].State = I & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_18569: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18570: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_18571: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_18572: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_18573: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_18574: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18575: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18576: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18577: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18578: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18579: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18580: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_18581: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18582: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18583: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18584: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18585: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18586: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18587: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18588: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18589: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18590: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_18591: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18592: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18593: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18594: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18595: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18596: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18597: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18598: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18599: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_18600: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18601: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_18602: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_18603: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18604: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18605: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18606: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18607: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_18608: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_18609: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_18610: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_18611: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18612: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18613: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18614: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18615: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18616: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18617: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18618: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18619: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18620: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18621: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18622: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18623: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18624: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18625: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18626: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18627: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_18628: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18629: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18630: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18631: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18632: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_18633: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18634: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18635: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18636: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18637: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18638: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18639: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18640: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18641: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18642: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18643: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18644: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18645: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18646: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_18647: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18648: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_18649: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_18650: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18651: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18652: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18653: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18654: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18655: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18656: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Cache[NODE_1].State = S
rule_18657: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18658: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != I
rule_18659: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = S
rule_18660: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18661: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_18662: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18663: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18664: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18665: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18666: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18667: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_18668: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_18669: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_18670: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18671: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18672: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18673: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18674: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18675: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18676: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18677: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18678: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18679: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18680: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18681: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18682: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18683: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18684: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18685: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18686: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18687: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18688: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18689: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18690: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18691: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18692: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18693: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_18694: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18695: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18696: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_18697: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18698: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18699: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18700: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_18701: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_18702: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18703: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18704: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18705: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18706: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18707: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18708: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18709: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18710: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18711: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18712: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18713: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_18714: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_18715: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18716: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18717: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18718: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18719: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18720: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18721: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_18722: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18723: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_18724: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_18725: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18726: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_18727: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18728: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_18729: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18730: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18731: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18732: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18733: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18734: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18735: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18736: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18737: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_18738: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18739: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18740: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18741: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18742: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18743: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_18744: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18745: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18746: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_18747: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18748: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18749: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_18750: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18751: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_18752: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18753: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18754: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_18755: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18756: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18757: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18758: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18759: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18760: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_18761: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18762: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18763: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18764: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18765: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18766: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18767: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18768: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18769: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18770: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18771: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18772: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18773: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18774: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18775: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_18776: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18777: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18778: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18779: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18780: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18781: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18782: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18783: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18784: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18785: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_18786: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18787: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18788: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18789: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18790: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18791: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18792: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18793: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18794: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18795: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_18796: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18797: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18798: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18799: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18800: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18801: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18802: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18803: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18804: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18805: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18806: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18807: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18808: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18809: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_18810: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18811: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18812: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18813: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18814: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18815: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18816: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18817: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18818: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18819: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18820: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18821: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18822: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_18823: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18824: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18825: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18826: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18827: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18828: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18829: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18830: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18831: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18832: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18833: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_18834: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18835: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18836: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18837: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_18838: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_18839: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18840: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18841: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18842: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18843: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18844: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18845: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18846: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18847: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18848: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18849: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18850: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18851: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18852: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18853: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18854: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18855: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18856: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18857: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18858: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18859: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18860: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18861: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18862: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18863: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18864: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18865: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18866: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18867: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18868: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_18869: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18870: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18871: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18872: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18873: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_18874: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_18875: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18876: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_18877: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18878: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_18879: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18880: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18881: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18882: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18883: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18884: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18885: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18886: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18887: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18888: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18889: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18890: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18891: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18892: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18893: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18894: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18895: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18896: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18897: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18898: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18899: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18900: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18901: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18902: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18903: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18904: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18905: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18906: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18907: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18908: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18909: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18910: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18911: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18912: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18913: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18914: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18915: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18916: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18917: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18918: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18919: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18920: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18921: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18922: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18923: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18924: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18925: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18926: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18927: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18928: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18929: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18930: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18931: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_18932: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_18933: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18934: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18935: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_18936: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18937: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18938: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18939: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18940: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18941: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18942: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18943: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18944: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18945: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18946: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18947: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18948: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18949: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_18950: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18951: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18952: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18953: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18954: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18955: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_18956: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18957: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18958: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18959: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18960: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18961: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18962: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18963: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18964: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18965: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18966: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18967: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18968: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18969: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18970: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18971: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18972: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18973: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18974: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18975: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18976: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18977: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18978: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18979: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18980: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18981: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18982: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18983: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18984: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18985: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18986: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18987: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18988: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18989: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18990: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18991: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18992: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18993: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18994: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18995: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18996: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_18997: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_18998: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18999: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19000: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19001: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19002: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19003: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19004: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_19005: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_19006: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_19007: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19008: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19009: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19010: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_19011: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19012: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19013: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19014: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19015: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_19016: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19017: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19018: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_19019: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19020: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19021: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19022: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19023: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19024: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19025: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19026: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19027: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19028: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19029: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19030: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19031: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19032: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19033: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19034: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19035: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19036: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_19037: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19038: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_19039: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19040: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19041: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_19042: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19043: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19044: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19045: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19046: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19047: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_19048: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19049: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19050: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19051: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19052: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19053: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19054: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19055: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19056: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19057: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_19058: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19059: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19060: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_19061: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19062: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19063: Cache[NODE_1].State = I & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_19064: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_19065: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19066: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19067: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19068: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19069: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19070: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19071: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19072: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19073: Cache[NODE_1].State = I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_19074: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19075: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19076: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19077: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19078: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19079: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19080: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19081: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19082: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19083: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19084: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19085: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19086: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19087: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19088: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19089: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19090: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19091: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19092: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19093: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19094: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19095: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19096: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19097: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_19098: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19099: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_19100: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19101: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_19102: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_19103: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19104: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19105: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19106: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19107: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19108: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19109: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_19110: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_19111: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19112: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19113: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19114: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19115: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_19116: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19117: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19118: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19119: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19120: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19121: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19122: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19123: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19124: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19125: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19126: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19127: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19128: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19129: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19130: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19131: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19132: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19133: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19134: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19135: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19136: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19137: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19138: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19139: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19140: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19141: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19142: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19143: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19144: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19145: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19146: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19147: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19148: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19149: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19150: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19151: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19152: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19153: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19154: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19155: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19156: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19157: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_19158: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_19159: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19160: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_19161: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19162: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_19163: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19164: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_19165: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19166: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_19167: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19168: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19169: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19170: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19171: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_19172: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_19173: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19174: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19175: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19176: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19177: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_19178: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19179: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19180: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19181: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19182: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_19183: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19184: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19185: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_19186: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19187: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19188: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19189: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19190: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19191: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19192: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19193: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19194: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19195: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19196: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19197: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_19198: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19199: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_19200: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19201: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_19202: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19203: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19204: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19205: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19206: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19207: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19208: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19209: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19210: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19211: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19212: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19213: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19214: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19215: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19216: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19217: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19218: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19219: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19220: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19221: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19222: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19223: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19224: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19225: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19226: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19227: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19228: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_19229: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19230: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19231: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19232: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19233: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19234: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19235: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19236: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19237: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19238: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19239: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19240: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19241: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19242: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19243: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_19244: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_19245: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19246: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19247: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19248: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19249: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19250: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19251: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19252: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_19253: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19254: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19255: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19256: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_19257: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19258: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19259: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19260: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19261: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19262: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19263: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19264: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_19265: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_19266: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19267: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19268: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19269: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19270: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19271: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19272: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19273: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19274: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19275: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19276: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19277: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19278: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19279: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_19280: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19281: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_19282: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19283: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19284: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19285: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19286: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19287: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19288: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19289: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19290: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19291: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19292: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_19293: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19294: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19295: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19296: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_19297: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19298: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19299: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19300: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19301: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19302: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19303: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19304: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19305: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19306: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19307: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19308: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19309: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19310: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_19311: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19312: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19313: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19314: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19315: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19316: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19317: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19318: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19319: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19320: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19321: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19322: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19323: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19324: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19325: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19326: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19327: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19328: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_19329: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19330: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19331: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_19332: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19333: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19334: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19335: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19336: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19337: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19338: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19339: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19340: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19341: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19342: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19343: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19344: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19345: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_19346: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19347: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19348: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_19349: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19350: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19351: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19352: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19353: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19354: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_19355: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_19356: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19357: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19358: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19359: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19360: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19361: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19362: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19363: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19364: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19365: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19366: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19367: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19368: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19369: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19370: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19371: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19372: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19373: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19374: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19375: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19376: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19377: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19378: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19379: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19380: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_19381: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19382: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19383: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19384: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19385: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19386: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19387: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_19388: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19389: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19390: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19391: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19392: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19393: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19394: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19395: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19396: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19397: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19398: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19399: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_19400: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_19401: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19402: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19403: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19404: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19405: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19406: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19407: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19408: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19409: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19410: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19411: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19412: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19413: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_19414: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19415: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_19416: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19417: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19418: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19419: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19420: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_19421: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19422: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_19423: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19424: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19425: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19426: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19427: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19428: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19429: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19430: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_19431: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_19432: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19433: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_19434: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19435: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_19436: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19437: Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_19438: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_19439: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19440: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19441: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19442: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19443: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19444: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19445: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19446: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19447: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19448: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19449: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_19450: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19451: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19452: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_19453: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19454: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19455: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19456: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19457: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19458: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19459: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19460: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19461: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19462: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19463: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19464: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_19465: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19466: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_19467: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_19468: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19469: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19470: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19471: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_19472: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19473: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19474: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19475: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19476: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19477: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19478: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19479: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19480: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_19481: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19482: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19483: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19484: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19485: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19486: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_19487: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19488: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19489: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19490: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19491: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19492: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19493: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19494: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19495: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19496: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19497: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_19498: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19499: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19500: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19501: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_19502: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19503: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19504: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19505: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19506: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19507: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19508: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19509: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19510: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_19511: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19512: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19513: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19514: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19515: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19516: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19517: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19518: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19519: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19520: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19521: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19522: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19523: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19524: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19525: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19526: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19527: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_19528: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19529: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_19530: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19531: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19532: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19533: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_19534: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19535: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_19536: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19537: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19538: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19539: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19540: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19541: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_19542: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_19543: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_19544: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_19545: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19546: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19547: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19548: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19549: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19550: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19551: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19552: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19553: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19554: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19555: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19556: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19557: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19558: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19559: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19560: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19561: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19562: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19563: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_19564: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19565: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_19566: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_19567: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = S
rule_19568: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != I
rule_19569: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19570: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_19571: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_19572: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19573: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19574: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19575: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19576: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19577: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_19578: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19579: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19580: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19581: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19582: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19583: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19584: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19585: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19586: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19587: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19588: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19589: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19590: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19591: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19592: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19593: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19594: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19595: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19596: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19597: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19598: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19599: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19600: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19601: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19602: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19603: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19604: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19605: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19606: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19607: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19608: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19609: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19610: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_19611: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19612: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_19613: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19614: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19615: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_19616: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19617: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19618: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19619: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19620: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19621: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19622: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19623: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19624: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_19625: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_19626: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_19627: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19628: Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19629: Cache[NODE_2].State = I & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_19630: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19631: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19632: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19633: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19634: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_19635: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_19636: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19637: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19638: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19639: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19640: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19641: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19642: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19643: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19644: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19645: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19646: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19647: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_19648: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19649: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19650: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19651: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19652: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_19653: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19654: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19655: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19656: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_19657: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19658: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19659: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19660: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19661: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_19662: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19663: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19664: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19665: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19666: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19667: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19668: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19669: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19670: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19671: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19672: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19673: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19674: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19675: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19676: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19677: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19678: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19679: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19680: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19681: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19682: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19683: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19684: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19685: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19686: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19687: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19688: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19689: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19690: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19691: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19692: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19693: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19694: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19695: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19696: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19697: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19698: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_19699: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19700: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19701: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19702: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19703: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19704: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19705: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19706: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19707: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19708: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19709: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19710: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19711: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19712: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19713: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19714: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19715: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19716: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19717: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19718: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19719: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19720: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19721: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19722: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19723: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19724: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19725: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_19726: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19727: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19728: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19729: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19730: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19731: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19732: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_19733: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_19734: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19735: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19736: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_19737: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19738: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19739: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19740: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19741: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19742: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19743: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19744: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19745: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19746: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19747: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19748: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19749: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19750: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19751: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19752: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19753: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_19754: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19755: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_19756: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_19757: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_19758: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19759: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19760: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19761: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19762: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19763: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19764: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_19765: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19766: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19767: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19768: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19769: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19770: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19771: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19772: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_19773: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19774: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19775: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19776: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19777: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19778: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19779: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19780: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19781: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_19782: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19783: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19784: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19785: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19786: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19787: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19788: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_19789: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19790: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19791: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19792: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19793: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19794: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19795: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19796: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19797: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19798: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19799: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19800: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19801: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19802: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19803: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19804: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19805: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19806: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19807: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19808: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_19809: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_19810: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_19811: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_19812: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19813: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19814: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19815: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19816: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_19817: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_19818: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_19819: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19820: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19821: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19822: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19823: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19824: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19825: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19826: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19827: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19828: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19829: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19830: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19831: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19832: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19833: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19834: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19835: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19836: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19837: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19838: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19839: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19840: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19841: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19842: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19843: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19844: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19845: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19846: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19847: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19848: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19849: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19850: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19851: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19852: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19853: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19854: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19855: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19856: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19857: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19858: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19859: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19860: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19861: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19862: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19863: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19864: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19865: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19866: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19867: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19868: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19869: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19870: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19871: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19872: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19873: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19874: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19875: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19876: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19877: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19878: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19879: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19880: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19881: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19882: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19883: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19884: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19885: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19886: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19887: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19888: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19889: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19890: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19891: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19892: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19893: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19894: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19895: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19896: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19897: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19898: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19899: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19900: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19901: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19902: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19903: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19904: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19905: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19906: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19907: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19908: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_19909: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19910: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19911: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19912: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19913: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19914: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19915: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19916: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19917: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19918: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19919: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19920: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19921: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19922: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19923: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19924: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19925: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19926: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19927: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19928: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19929: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19930: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19931: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19932: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19933: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19934: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19935: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19936: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19937: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19938: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19939: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19940: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19941: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19942: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_19943: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_19944: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19945: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19946: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_19947: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19948: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_19949: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19950: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_19951: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19952: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19953: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19954: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19955: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_19956: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19957: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19958: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_19959: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_19960: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19961: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19962: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19963: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19964: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_19965: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19966: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19967: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19968: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19969: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19970: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19971: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19972: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19973: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19974: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19975: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19976: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19977: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_19978: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19979: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19980: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19981: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19982: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_19983: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19984: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19985: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19986: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19987: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19988: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19989: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19990: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19991: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19992: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19993: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19994: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19995: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19996: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19997: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19998: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19999: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20000: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20001: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20002: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20003: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_20004: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20005: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20006: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20007: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20008: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20009: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20010: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20011: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20012: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20013: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20014: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20015: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20016: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20017: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20018: Cache[NODE_2].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20019: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20020: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20021: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20022: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20023: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20024: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_20025: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20026: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20027: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20028: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_20029: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20030: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_20031: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20032: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_20033: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_20034: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20035: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20036: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20037: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_20038: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20039: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20040: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20041: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20042: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20043: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20044: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20045: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20046: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20047: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20048: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20049: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20050: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20052: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20053: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20054: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20055: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20056: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20057: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20058: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20059: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_20060: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20061: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20062: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20063: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20064: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20065: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20066: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20067: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20068: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20069: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20070: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20071: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20072: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20073: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20074: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20075: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20076: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20077: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20078: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20079: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20080: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_20081: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_20082: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20083: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20084: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20085: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_20086: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20087: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20088: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20089: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20090: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20091: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_20092: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20093: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20094: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20095: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20096: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20097: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20098: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20099: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_20100: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20101: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_20102: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20103: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20104: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20105: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_20106: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20107: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20108: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20109: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20110: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_20111: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20112: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20113: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20114: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20115: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20116: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20117: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20118: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20119: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20120: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_20121: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_20122: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_20123: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_20124: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20125: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20126: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20127: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20128: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20129: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_20130: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20131: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20132: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20133: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20134: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20135: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20136: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20137: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20138: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20139: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20140: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20141: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_20142: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_20143: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_20144: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_20145: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20146: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20147: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20148: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_20149: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20150: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20151: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20152: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20153: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20154: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20155: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20156: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20157: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20158: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20159: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20160: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20161: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20162: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20163: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20164: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20165: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20166: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_20167: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20168: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20169: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20170: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20171: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20172: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20173: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20174: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20175: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20176: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20177: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20178: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20179: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20180: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20181: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20182: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20183: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_20184: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20185: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_20186: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20187: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_20188: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20189: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20190: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20191: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20192: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20193: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20194: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_20195: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20196: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_20197: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20198: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_20199: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20200: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_20201: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20202: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20203: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20204: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20205: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20206: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20207: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20208: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20209: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20210: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20211: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20212: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20213: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20214: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20215: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20216: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20217: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20218: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20219: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20220: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20221: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20222: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20223: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_20224: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20225: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20226: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_20227: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20228: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_20229: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20230: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_20231: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20232: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20233: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20234: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20235: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20236: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20237: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_20238: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20239: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20240: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20241: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20242: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20243: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20244: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_20245: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20246: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20247: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20248: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20249: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20250: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20251: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20252: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20253: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20254: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20255: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_20256: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_20257: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20258: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20259: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20260: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20261: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_20262: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_20263: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_20264: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_20265: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20266: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20267: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20268: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20269: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20270: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20271: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20272: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20273: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20274: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20275: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20276: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20277: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20278: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20279: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_20280: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_20281: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20282: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20283: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20284: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20285: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20286: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20287: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20288: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20289: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20290: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20291: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20292: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20293: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20294: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20295: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_20296: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20297: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20298: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20299: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20300: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20301: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20302: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20303: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20304: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20305: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20306: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20307: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20308: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20309: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20310: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20311: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20312: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20313: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20314: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20315: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20316: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20317: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20318: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20319: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_20320: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20321: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_20322: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20323: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20324: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20325: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20326: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20327: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20328: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20329: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20330: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20331: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20332: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20333: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20334: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20335: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20336: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20337: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20338: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20339: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20340: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20341: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20342: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20343: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20344: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20345: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20346: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20347: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20348: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20349: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_20350: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_20351: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20352: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_20353: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_20354: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_20355: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_20356: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20357: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20358: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_20359: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_20360: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20361: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20362: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20363: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20364: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20365: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20366: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20367: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20368: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20369: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20370: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20371: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_20372: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20373: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20374: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20375: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_20376: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_20377: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20378: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20379: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_20380: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_20381: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20382: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20383: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_20384: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20385: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_20386: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20387: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20388: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20389: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20390: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_20391: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20392: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20393: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20394: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20395: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20396: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20397: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20398: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20399: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20400: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20401: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20402: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20403: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20404: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20405: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20406: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20407: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20408: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20409: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20410: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20411: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20412: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_20413: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20414: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_20415: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20416: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20417: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20418: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20419: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20420: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20421: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20422: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20423: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20424: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20425: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_20426: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20427: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20428: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20429: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20430: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20431: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20432: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20433: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20434: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20435: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20436: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20437: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20438: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20439: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20440: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20441: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20442: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20443: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20444: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20445: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_20446: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_20447: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_20448: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20449: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20450: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20451: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20452: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20453: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20454: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20455: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20456: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20457: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20458: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20459: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20460: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20461: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20462: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20463: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20464: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20465: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20466: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20467: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20468: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20469: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20470: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20471: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20472: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20473: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20474: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20475: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20476: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20477: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20478: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20479: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20480: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20481: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20482: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20483: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20484: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20485: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20486: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20487: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20488: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_20489: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_20490: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20491: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20492: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20493: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_20494: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20495: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20496: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20497: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_20498: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20499: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20500: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20501: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20502: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20503: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20504: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20505: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20506: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20507: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20508: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20509: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20510: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20511: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20512: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20513: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20514: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20515: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20516: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20517: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20518: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20519: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20520: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20521: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20522: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20523: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_20524: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20525: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20526: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20527: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20528: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20529: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20530: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20531: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20532: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20533: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20534: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20535: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_20536: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20537: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20538: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20539: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20540: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20541: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20542: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20543: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20544: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20545: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20546: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20547: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20548: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20549: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20550: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20551: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20552: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20553: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20554: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20555: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20556: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20557: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20558: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20559: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20560: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20561: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20562: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20563: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20564: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20565: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20566: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20567: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20568: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20569: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20570: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20571: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20572: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20573: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20574: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20575: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20576: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20577: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20578: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20579: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20580: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20581: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20582: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20583: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20584: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_20585: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20586: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20587: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20588: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_20589: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20590: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20591: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20592: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_20593: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20594: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20595: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_20596: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20597: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20598: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20599: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20600: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20601: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20602: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20603: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20604: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_20605: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20606: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20607: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20608: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20609: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20610: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20611: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20612: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20613: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20614: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20615: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20616: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20617: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20618: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20619: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20620: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20621: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20622: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20623: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20624: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20625: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20626: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20627: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20628: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20629: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20630: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20631: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20632: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20633: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20634: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20635: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20636: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20637: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20638: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20639: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20640: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20641: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20642: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20643: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20644: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20645: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20646: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20647: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20648: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20649: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20650: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20651: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20652: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20653: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20654: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20655: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20656: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20657: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20658: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20659: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20660: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20661: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20662: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20663: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20664: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_20665: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20666: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20667: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20668: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_20669: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_20670: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_20671: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_20672: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20673: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_20674: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_20675: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_20676: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_20677: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_20678: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20679: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20680: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20681: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20682: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_20683: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_20684: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20685: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20686: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20687: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_20688: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20689: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20690: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20691: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20692: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20693: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20694: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20695: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20696: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20697: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20698: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20699: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20700: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20701: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20702: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20703: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20704: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_20705: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20706: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20707: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20708: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20709: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20710: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20711: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_20712: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_20713: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20714: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_20715: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20716: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20717: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20718: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20719: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20720: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_20721: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_20722: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20723: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20724: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20725: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20726: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20727: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_20728: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20729: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_20730: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_20731: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20732: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20733: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20734: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20735: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20736: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_20737: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_20738: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20739: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20740: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20741: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20742: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_20743: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20744: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_20745: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_20746: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20747: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20748: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20749: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20750: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20751: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_20752: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20753: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20754: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_20755: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20756: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20757: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20758: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20759: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20760: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20761: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20762: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20763: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20764: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20765: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20766: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20767: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_20768: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20769: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20770: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20771: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20772: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_20773: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20774: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20775: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20776: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20777: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20778: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20779: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20780: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20781: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20782: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20783: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20784: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_20785: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_20786: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20787: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20788: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20789: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20790: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20791: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20792: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20793: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20794: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20795: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20796: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20797: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20798: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20799: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20800: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20801: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20802: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20803: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20804: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20805: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20806: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20807: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20808: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20809: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20810: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20811: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20812: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20813: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_20814: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20815: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20816: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20817: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_20818: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_20819: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20820: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20821: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20822: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20823: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_20824: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_20825: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_20826: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20827: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_20828: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20829: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20830: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20831: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20832: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20833: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20834: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20835: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20836: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20837: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_20838: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_20839: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_20840: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20841: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20842: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20843: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20844: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20845: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_20846: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20847: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20848: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20849: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_20850: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_20851: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20852: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20853: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20854: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20855: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20856: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20857: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20858: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20859: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_20860: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20861: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20862: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20863: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20864: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20865: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20866: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20867: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20868: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20869: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20870: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20871: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20872: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20873: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20874: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20875: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20876: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20877: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20878: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20879: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20880: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20881: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20882: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20883: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20884: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20885: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20886: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_20887: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_20888: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20889: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20890: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20891: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20892: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20893: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20894: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20895: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_20896: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20897: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20898: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_20899: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_20900: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_20901: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20902: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20903: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20904: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20905: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20906: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20907: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20908: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20909: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20910: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20911: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20912: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_20913: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20914: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20915: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_20916: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20917: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20918: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20919: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20920: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_20921: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20922: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20923: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20924: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20925: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20926: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_20927: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20928: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20929: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20930: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20931: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20932: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_20933: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_20934: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20935: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20936: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20937: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20938: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20939: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20940: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20941: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20942: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20943: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20944: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20945: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20946: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20947: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20948: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20949: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_20950: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20951: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20952: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20953: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20954: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20955: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20956: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20957: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_20958: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_20959: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20960: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20961: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20962: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20963: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20964: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_20965: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20966: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_20967: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20968: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_20969: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20970: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20971: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20972: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20973: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20974: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_20975: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20976: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_20977: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20978: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20979: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_20980: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20981: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20982: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20983: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20984: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20985: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20986: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20987: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_20988: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20989: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20990: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_20991: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20992: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20993: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20994: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20995: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20996: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20997: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20998: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20999: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21000: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21001: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21002: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21003: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21004: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_21005: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21006: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21007: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21008: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21009: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21010: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21011: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21012: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21013: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21014: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_21015: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21016: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21017: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21018: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21019: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21020: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21021: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_21022: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21023: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_21024: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_21025: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21026: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21027: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21028: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_21029: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21030: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21031: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21032: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_21033: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21034: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_21035: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21036: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21037: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21038: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21039: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_21040: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_21041: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21042: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21043: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21044: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21045: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21046: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21047: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21048: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21049: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21050: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21051: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21052: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21053: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21054: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21055: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21056: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21057: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21058: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_21059: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21060: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21061: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21062: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21063: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21064: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21065: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21066: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21067: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21068: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21069: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21070: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21071: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21072: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21073: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21074: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21075: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21076: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21077: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21078: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21079: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21080: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21081: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_21082: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_21083: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21084: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21085: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21086: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_21087: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_21088: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21089: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21090: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21091: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21092: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21093: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21094: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21095: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21096: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21097: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21098: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21099: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_21100: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21101: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_21102: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21103: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21104: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21105: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21106: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21107: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_21108: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21109: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21110: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21111: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21112: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21113: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21114: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21115: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21116: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21117: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21118: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21119: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21120: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21121: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_21122: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21123: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21124: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21125: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21126: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21127: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21128: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21129: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21130: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21131: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21132: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21133: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21134: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21135: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21136: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21137: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21138: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21139: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21140: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21141: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21142: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21143: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_21144: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_21145: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21146: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21147: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21148: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21149: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21150: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21151: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21152: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21153: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21154: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21155: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21156: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21157: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21158: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21159: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21160: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21161: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21162: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21163: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21164: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21165: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21166: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21167: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21168: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21169: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21170: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21171: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21172: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21173: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21175: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21176: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21177: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21178: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21179: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21180: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21181: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21182: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21183: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21184: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_21185: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21186: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21187: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21188: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21189: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21190: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21191: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21192: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21193: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_21194: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21195: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21196: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21197: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21198: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21199: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21200: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21201: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21202: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21203: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21204: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21205: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21206: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21207: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21208: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21209: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21210: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21211: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21212: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21213: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_21214: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_21215: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_21216: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21217: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21218: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21219: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21220: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21221: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21222: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21223: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21224: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21225: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21226: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21227: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21228: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21229: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21230: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21231: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21232: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21233: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21234: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21235: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_21236: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21237: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21238: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21239: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21240: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21241: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21242: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21243: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_21244: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21245: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_21246: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21247: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21248: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21249: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21250: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21251: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21252: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21253: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_21254: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21255: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21256: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21257: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_21258: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21259: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21260: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21261: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21262: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21263: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21264: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21265: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21266: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21267: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21268: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21269: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21270: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21271: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_21272: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_21273: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_21274: Cache[NODE_1].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21275: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_21276: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21277: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21278: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21279: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_21280: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21281: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_21282: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21283: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21284: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21285: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21286: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_21287: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_21288: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_21289: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21290: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_21291: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21292: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21293: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21294: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21295: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_21296: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21297: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21298: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21299: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21300: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21301: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_21302: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21303: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21304: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21305: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21306: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_21307: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21308: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21309: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_21310: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_21311: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_21312: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_21313: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21314: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21315: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21316: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21317: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21318: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21319: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21320: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21321: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_21322: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21323: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21324: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21325: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_21326: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21327: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_21328: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21329: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21330: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_21331: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21332: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_21334: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_21335: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_21336: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_21337: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21338: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21339: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21340: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_21341: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_21342: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21343: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21344: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21345: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_21346: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21347: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21348: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21349: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21350: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_21351: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21352: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21353: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21354: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21355: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_21356: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21357: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21358: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21359: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21360: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21361: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21362: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21363: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21364: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21365: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21366: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21367: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_21368: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21369: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_21370: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21371: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21372: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_21373: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_21374: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21375: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21376: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21377: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21378: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21379: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21380: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21381: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21382: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21383: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21384: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21385: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21386: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21387: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21388: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21389: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21390: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21391: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21392: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21393: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21394: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21395: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21396: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21397: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21398: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21399: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21400: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21401: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21402: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21403: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21404: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21405: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21406: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21407: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21408: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21409: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21410: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21411: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21412: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21413: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21414: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21415: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21416: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21417: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21418: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21419: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_21420: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21421: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21422: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21423: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21424: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_21425: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21426: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_21427: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21428: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_21429: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21430: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_21431: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_21432: Chan3[NODE_2].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_21433: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_21434: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_21435: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21436: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21437: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21438: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21439: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21440: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21441: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21442: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21443: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_21444: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21445: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_21446: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_21447: Chan3[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21448: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21449: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21450: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21451: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21452: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21453: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_21454: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21455: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21456: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21457: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21458: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21459: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21460: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21461: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_21462: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21463: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21464: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21465: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_21466: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21467: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21468: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21469: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_21470: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21471: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21472: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21473: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21474: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21475: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21476: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21477: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21478: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21479: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21480: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21481: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21482: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_21483: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21484: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21485: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_21486: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_21487: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_21488: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21489: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21490: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21491: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21492: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21493: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21494: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21495: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21496: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21497: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21498: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21499: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21500: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21501: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21502: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21503: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21504: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21505: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21506: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21507: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21508: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21509: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21510: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21511: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21512: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_21513: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21514: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21515: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21516: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21517: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21518: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21519: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21520: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21521: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21522: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21523: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21524: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_21525: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21526: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21527: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_21528: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21529: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21530: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_21531: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21532: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21533: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21534: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21535: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_21536: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21537: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21538: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21539: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21540: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_21541: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21542: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21543: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21544: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21545: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21546: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21547: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21548: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21549: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21550: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21551: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21552: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21553: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21554: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21555: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21556: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_21557: Cache[NODE_2].State = S & ShrSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_21558: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21559: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21560: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21561: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21562: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21563: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21564: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21565: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21566: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21567: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_21568: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_21569: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21570: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21571: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21572: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21573: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21574: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_21575: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21576: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21577: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21578: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21579: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21580: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21581: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21582: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21583: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21584: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21585: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21586: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21587: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21588: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21589: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21590: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21591: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21592: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_21593: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21594: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21595: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21596: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21597: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21598: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21599: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_21600: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_21601: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_21602: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21603: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21604: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21605: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21606: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21607: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21608: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21609: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21610: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21611: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21612: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21613: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21614: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21615: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21616: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_21617: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21618: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_21619: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21620: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21621: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21622: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_21623: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21624: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21625: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21626: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21627: InvSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21628: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21629: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21630: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21631: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21632: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21633: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21634: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21635: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_21636: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21637: Chan3[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21638: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_21639: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21640: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21641: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21642: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21643: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21644: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_21645: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21646: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21647: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21648: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_21649: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21650: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21651: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21652: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21653: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21654: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21655: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21656: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_21657: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21658: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21659: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21660: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21661: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21662: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_21663: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_21664: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21665: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21666: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21667: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21668: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21669: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_21670: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21671: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21672: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21673: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21674: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21675: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21676: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21677: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21678: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21679: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21680: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21681: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21682: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21683: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21684: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21685: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21686: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21687: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21688: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21689: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_21690: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_21691: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21692: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21693: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21694: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21695: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_21696: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21697: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21698: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_21699: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21700: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21701: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21702: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21703: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21704: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21705: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21706: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21707: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21708: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21709: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21710: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21711: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21712: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21713: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21714: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_21715: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21716: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21717: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21718: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21719: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21720: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21721: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21722: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21723: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21724: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21725: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21726: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21727: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21728: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21729: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21730: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21731: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21732: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21733: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21734: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21735: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21736: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21737: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21738: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21739: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21740: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21741: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_21742: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21743: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21744: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21745: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21746: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21747: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21748: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21749: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_21750: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21751: Cache[NODE_2].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21752: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21753: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21754: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21755: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21756: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21757: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21758: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21759: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21760: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21761: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_21762: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21763: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21764: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21765: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21766: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21767: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21768: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21769: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21770: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21771: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21772: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21773: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21774: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21775: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21776: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21777: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21778: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21779: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21780: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21781: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_21782: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21783: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21784: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_21785: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21786: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21787: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21788: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21789: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_21790: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21791: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21792: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21793: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21794: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21795: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21796: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21797: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21798: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21799: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21800: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21801: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21802: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21803: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21804: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21805: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21806: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21807: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21808: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21809: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21810: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_21811: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21812: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_21813: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21814: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_21815: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21816: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21817: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21818: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21819: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21820: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21821: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_21822: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21823: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_21824: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21825: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21826: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21827: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21828: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21829: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21830: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21831: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21832: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21833: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21834: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21835: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21836: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21837: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_21838: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21839: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21840: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21841: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21842: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21843: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21844: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_21845: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21846: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21847: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21848: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21849: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21850: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_21851: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21852: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21853: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21854: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21855: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21856: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21857: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_21858: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21859: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21860: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21861: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21862: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_21863: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_21864: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21865: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Empty
rule_21866: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
rule_21867: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21868: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21869: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21870: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21871: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_21872: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21873: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21874: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21875: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21876: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21877: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21878: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21879: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21880: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21881: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_21882: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21883: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21884: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21885: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_21886: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21887: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21888: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != I
rule_21889: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21890: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21891: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_21892: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21893: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21894: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_21895: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21896: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21897: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21898: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21899: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
rule_21900: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21901: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21902: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21903: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_21904: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21905: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21906: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_21907: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_21908: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21909: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21910: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_21911: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21912: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21913: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21914: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21915: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21916: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_21917: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21918: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21919: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21920: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21921: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21922: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21923: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21924: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21925: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21926: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21927: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21928: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21929: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21930: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21931: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21932: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_21933: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21934: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21935: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_21936: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21937: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21938: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21939: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21940: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21941: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21942: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_21943: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21944: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21945: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21946: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21947: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21948: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_21949: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21950: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_21951: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21952: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21953: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_21954: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21955: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21956: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_21957: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_21958: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21959: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21960: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21961: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21962: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21963: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21964: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21965: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_21966: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21967: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_21968: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21969: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21970: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21971: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21972: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_21973: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21974: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21975: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21976: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21977: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21978: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_21979: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_21980: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21981: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_21982: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_21983: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_21984: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_21985: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_21986: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_21987: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_21988: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21989: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21990: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21991: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21992: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21993: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21994: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21995: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21996: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21997: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_21998: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_21999: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22000: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22001: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22002: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22003: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22004: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22005: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22006: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22007: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22008: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22009: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22010: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22011: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22012: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22013: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22014: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22015: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22016: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22017: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22018: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22019: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22020: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22021: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22022: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22023: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22024: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22025: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22026: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22027: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22028: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22029: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_22030: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22031: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22032: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22033: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_22034: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22035: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22036: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22037: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22038: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_22039: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22040: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22041: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22042: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22043: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22044: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22045: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22046: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22047: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_22048: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22049: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22050: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_22051: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22052: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22053: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22054: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22055: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22056: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22057: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_22058: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22059: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_22060: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22061: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_22062: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22063: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_22064: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_22065: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22066: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22067: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_22068: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22069: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_22070: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22071: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22072: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_22073: Cache[NODE_2].State = S & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_22074: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_22075: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_22076: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22077: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22078: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22079: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22080: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22081: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_22082: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_22083: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22084: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22085: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22086: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22087: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22088: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_22089: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22090: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22091: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_22092: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_22093: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22094: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22095: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22096: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22097: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22098: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22099: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22100: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22101: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22102: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22103: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22104: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22105: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22106: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22107: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22108: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_22109: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_22110: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22111: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22112: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22113: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_22114: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22115: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_22116: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22117: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22118: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22119: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22120: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22121: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22122: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22123: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22124: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22125: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22126: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22127: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22128: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22129: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22130: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22131: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22132: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22133: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22134: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22135: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22136: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22137: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22138: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22139: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22140: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22141: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22142: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22143: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22144: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22145: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22146: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22147: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_22148: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22149: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22150: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_22151: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22152: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22153: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22154: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22155: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22156: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22157: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22158: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22159: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22160: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22161: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22162: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22163: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22164: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22165: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22166: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22167: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22168: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22169: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22170: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22171: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_22172: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_22173: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_22174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_22175: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22176: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22177: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22178: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22179: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22180: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22181: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22182: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_22183: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22184: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22185: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22186: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22187: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22188: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22189: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22190: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22191: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22192: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22193: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22194: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22195: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22196: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22197: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_22198: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22199: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22200: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22201: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22202: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22203: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_22204: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_22205: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_22206: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22207: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22208: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_22209: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22210: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22211: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22212: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22213: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22214: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22215: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22216: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_22217: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_22218: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_22219: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_22220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22221: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22222: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22223: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22224: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22225: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22226: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22227: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22228: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22229: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22230: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22231: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22232: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22233: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22234: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_22235: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22236: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_22237: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22238: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22239: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22240: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22241: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22242: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22243: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22244: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22245: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22246: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22247: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22248: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22249: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22250: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22251: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22252: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22253: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22254: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22255: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22256: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22257: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22258: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22259: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22260: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22261: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22262: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22263: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22264: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22265: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22266: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22267: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22268: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22269: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22270: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22271: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22272: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22273: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22274: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22275: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22276: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22277: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22278: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22279: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22280: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22281: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22282: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22283: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22284: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22285: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22286: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22287: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22288: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22289: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22290: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22291: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22292: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22293: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22294: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22295: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22296: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22297: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22298: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22299: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22300: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22301: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22302: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22303: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22304: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22305: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22306: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22307: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22308: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22309: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22310: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22311: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22312: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22313: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22314: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22315: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22316: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22317: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22318: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22319: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22320: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22321: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22322: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22323: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22324: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22325: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22326: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22327: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22328: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22329: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22330: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22331: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22332: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22333: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22334: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22335: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22336: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22337: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22338: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22339: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22340: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22341: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22342: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22343: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22344: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22345: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22346: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22347: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22348: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22349: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22350: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22351: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22352: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22353: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22354: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22355: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22356: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22357: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22358: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22359: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22360: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22361: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22362: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22363: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22364: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22365: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22366: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22367: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22368: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22369: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22370: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22371: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22372: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22373: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22374: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22375: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22376: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22377: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22378: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22379: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22380: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22381: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22382: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22383: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22384: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22385: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22386: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22387: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22388: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22389: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22390: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22391: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22392: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22393: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22394: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22395: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22396: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22397: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22398: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22399: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22400: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22401: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22402: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22403: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22404: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22405: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22406: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_22407: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22408: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22409: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_22410: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_22411: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_22412: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22413: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_22414: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22415: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22416: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22417: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22418: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22419: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22420: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22421: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22422: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_22423: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22424: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_22425: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22426: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22427: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22428: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22429: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22430: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22431: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22432: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22433: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22434: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22435: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22436: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_22437: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22438: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_22439: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22440: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22441: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22442: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22443: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_22444: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22445: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22446: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22447: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22448: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22449: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22450: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22451: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22452: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_22453: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22454: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_22455: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_22456: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22457: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22458: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22459: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_22460: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22461: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22462: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22463: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22464: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22465: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22466: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22467: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22468: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22469: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22470: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22471: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22472: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22473: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22474: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22475: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_22476: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22477: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22478: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22479: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22480: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22481: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22482: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22483: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22484: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22485: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22486: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_22487: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22488: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22489: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22490: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22491: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22492: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22493: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_22494: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_22495: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_22496: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22497: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22498: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_22499: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_22500: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_22501: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_22502: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22503: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22504: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22505: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22506: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22507: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_22508: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22509: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22510: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22511: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_22512: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22513: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22514: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22515: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22516: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22517: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22518: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22519: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22520: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22521: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22522: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22523: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_22524: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_22525: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22526: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22527: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22528: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22529: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22530: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22531: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_22532: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22533: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22534: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_22535: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22536: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22537: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22538: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22539: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22540: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22541: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22542: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22543: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22544: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22545: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22546: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22547: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22548: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22549: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22550: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_22551: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22552: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22553: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22554: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22555: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22556: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22557: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22558: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22559: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22560: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22561: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22562: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22563: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22564: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22565: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22566: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22567: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22568: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22569: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22570: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22571: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22572: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22573: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22574: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_22575: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22576: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_22577: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22578: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22579: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22580: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22581: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22582: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_22583: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22584: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22585: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22586: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22587: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22588: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22589: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_22590: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22591: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22592: Chan3[NODE_1].Cmd = InvAck & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_22593: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_22594: MemData != AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_22595: Chan2[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_22596: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_22597: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22598: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22599: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22600: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22601: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22602: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_22603: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22604: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22605: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22606: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22607: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22608: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22609: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22610: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22611: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22612: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22613: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22614: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_22615: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22616: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_22617: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_22618: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22619: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22620: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22621: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22622: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_22623: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22624: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22625: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22626: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22627: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22628: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22629: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22630: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22631: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22632: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22633: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22634: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22635: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22636: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22637: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_22638: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22639: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22640: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22641: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22642: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22643: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_22644: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22645: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_22646: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_22647: InvSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_22648: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22649: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22650: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22651: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22652: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22653: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22654: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_22655: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22656: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22657: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22658: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22659: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22660: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22661: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22662: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22663: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22664: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22665: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22666: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_22667: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22668: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22669: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_22670: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22671: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22672: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22673: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22674: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22675: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22676: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22677: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22678: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22679: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22680: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22681: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22682: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22683: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22684: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22685: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22686: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22687: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22688: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22689: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22690: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22691: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22692: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22693: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_22694: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_22695: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22696: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22697: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22698: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22699: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22700: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22701: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22702: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_22703: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22704: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22705: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22706: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22707: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22708: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_22709: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22710: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22711: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22712: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22713: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22714: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22715: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22716: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22717: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22718: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22719: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22720: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22721: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22722: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22723: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22724: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22725: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22726: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22727: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22728: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22729: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22730: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22731: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22732: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22733: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22734: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22735: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22736: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22737: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22738: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22739: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22740: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22741: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22742: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22743: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22744: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22745: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22746: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22747: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22749: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_22750: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22751: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_22752: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22753: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22754: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22755: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22756: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22757: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22758: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22759: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22760: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22761: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22762: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_22763: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22764: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_22765: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22766: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22767: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22768: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22769: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22770: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22771: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22772: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22773: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22774: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22775: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22776: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22777: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22778: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22779: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22780: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22781: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22782: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22783: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22784: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22785: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22786: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22787: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22788: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22789: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22790: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22791: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22792: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22793: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22794: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22795: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22796: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22797: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22798: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22799: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22800: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22801: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_22802: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22803: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22804: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22805: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22806: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22807: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22808: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_22809: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_22810: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22811: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_22812: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22813: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22814: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22815: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22816: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22817: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22818: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22819: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22820: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22821: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22822: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_22823: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22824: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22825: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22826: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22827: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22828: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22829: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22830: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22831: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22832: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22833: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22834: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22835: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22836: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22837: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_22838: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22839: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_22840: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22841: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_22842: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_22843: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_22844: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22845: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22846: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22847: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_22848: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22849: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_22850: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22851: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22852: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22853: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22854: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22855: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22856: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22857: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22858: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22859: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22860: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22861: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22862: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22863: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22864: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_22865: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22866: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22867: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22868: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22869: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22870: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22871: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22872: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22873: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22874: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22875: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22876: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22877: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22878: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22879: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22880: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_22881: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22882: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22883: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22884: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22885: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22886: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22887: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22888: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22889: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22890: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22891: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22892: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22893: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22894: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_22895: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_22896: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22897: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22898: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22899: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22900: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22901: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22902: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_22903: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_22904: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_22905: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_22906: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_22907: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22908: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22909: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22910: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22911: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22912: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22913: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22914: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22915: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22916: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_22917: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_22918: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22919: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_22920: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22921: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_22922: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22923: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22924: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22925: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22926: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_22927: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_22928: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22929: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_22930: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22931: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22932: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22933: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22934: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22935: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_22936: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22937: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22938: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22939: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22940: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22941: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22942: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22943: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22944: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22945: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22946: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22947: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_22948: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22949: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22950: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22951: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22952: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22953: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22954: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22955: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_22956: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_22957: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22958: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22959: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22960: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_22961: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_22962: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_22963: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_22964: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_22965: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_22966: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_22967: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_22968: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22969: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22970: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22971: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_22972: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22973: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22974: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22975: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22976: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22977: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22978: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_22979: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_22980: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22981: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_22982: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_22983: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22984: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22985: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22986: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22987: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22988: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22989: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22990: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22991: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22992: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22993: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22994: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22995: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22996: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22997: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22998: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22999: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23000: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23001: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23002: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23003: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23004: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23005: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23006: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23007: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23008: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23009: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23010: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23011: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_23012: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23013: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23014: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23015: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_23016: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23017: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23018: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23019: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23020: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23021: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23022: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23023: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23024: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23025: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23026: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23027: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23028: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23029: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23030: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23031: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23032: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23033: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23034: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23035: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_23036: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23037: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_23038: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23039: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23040: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23041: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23042: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23043: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23044: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23045: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23046: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23047: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23048: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23049: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23050: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23051: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23052: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23053: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23054: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23055: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23056: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23057: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23058: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23059: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23060: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23061: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23062: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23063: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23064: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23065: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23066: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23067: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23068: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23069: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23070: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23071: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23072: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23073: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23074: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23075: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23076: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23077: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23078: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23079: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23080: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23081: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23082: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23083: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23084: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23085: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23086: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23087: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23088: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23089: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23090: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23091: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23092: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23093: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23094: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23095: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23096: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23097: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23098: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23099: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23100: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23101: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23102: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23103: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23104: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23105: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23106: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23107: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23108: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23109: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23110: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23111: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23112: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23113: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23114: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23115: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23116: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23117: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23118: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23119: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23120: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23121: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23122: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23123: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23124: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23125: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23126: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23127: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23128: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23129: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23130: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23131: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_23132: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23133: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23134: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23135: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23136: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23137: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23138: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23139: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23140: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23141: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23142: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23143: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23144: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_23145: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23146: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23147: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23148: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23149: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23150: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23151: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23152: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23153: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23154: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23155: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23156: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23157: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23158: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23159: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23160: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23161: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23162: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23163: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23164: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_23165: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23166: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23167: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23168: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23169: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23170: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23171: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23172: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23173: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23174: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23175: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23176: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23177: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23178: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23179: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23180: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23181: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23182: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23183: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23184: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23185: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23186: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23187: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23188: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_23189: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23190: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23191: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23192: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23193: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23194: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23195: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_23196: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23197: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_23198: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_23199: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_23200: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23201: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_23202: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23203: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23204: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23205: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23206: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23207: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23208: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23209: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23210: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_23211: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_23212: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23213: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23214: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23215: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23216: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23217: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_23218: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23219: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23220: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23221: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23222: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_23223: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_23224: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23225: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23226: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23227: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23228: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_23229: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23230: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_23231: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23232: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23233: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23234: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23235: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23236: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23237: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23238: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23239: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23240: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23241: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23242: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23243: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_23244: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23245: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23246: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23247: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_23248: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23249: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23250: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23251: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23252: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23253: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23254: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23255: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23256: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23257: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23258: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_23259: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23260: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23261: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23262: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23263: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23264: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23265: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23266: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23267: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23268: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23269: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23270: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23271: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23272: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23273: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23274: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23275: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23276: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23277: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_23278: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23279: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23280: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_23281: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23282: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23283: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23284: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23285: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23286: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23287: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23288: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23289: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23290: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23291: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23292: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23293: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23294: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23295: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_23296: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23297: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23298: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23299: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23300: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23301: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23302: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23303: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23304: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23305: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23306: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23307: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23308: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23309: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23310: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23311: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23312: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23313: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23314: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23315: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23316: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_23317: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_23318: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23319: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23320: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_23321: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23322: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23323: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23324: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23325: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23326: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23327: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_23328: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23329: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23330: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23331: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23332: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23333: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23334: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23335: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23336: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23337: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_23338: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23339: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23340: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_23341: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23342: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23343: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23344: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_23345: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23346: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23347: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23348: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_23349: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23350: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_23351: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_23352: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23353: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_23354: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23355: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_23356: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23357: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23358: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23359: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23360: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_23361: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23362: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23363: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23364: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23365: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23366: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23367: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23368: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23369: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23370: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_23371: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23372: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_23373: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23374: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_23375: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_23376: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23377: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_23378: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23379: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_23380: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23381: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23382: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23383: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23384: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23385: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23386: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23387: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23388: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_23389: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23390: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23391: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23392: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23393: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_23394: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23395: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23396: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_23397: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_23398: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_23399: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23400: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_23401: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_23402: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23403: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_23404: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_23405: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_23406: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_23407: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_23408: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_23409: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_23410: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_23411: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_23412: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_23413: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_23414: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23415: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23416: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_23417: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_23418: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23419: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23420: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23421: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23422: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_23423: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_23424: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23425: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23426: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_23427: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23428: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23429: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23430: Cache[NODE_1].State = S & InvSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23431: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_23432: Cache[NODE_1].State = S & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_23433: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23434: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23435: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23436: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23437: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23438: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23439: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_23440: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23441: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23442: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23443: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23444: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23445: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23446: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23447: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23448: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23449: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23450: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23451: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23452: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23453: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23454: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23455: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23456: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23457: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23458: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_23459: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23460: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23461: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23462: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23463: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23464: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23465: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23466: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23467: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23468: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23469: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23470: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23471: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23472: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_23473: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23474: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23475: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23476: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23477: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_23478: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23479: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23480: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23481: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23482: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23483: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_23484: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23485: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23486: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_23487: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_23488: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23489: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_23490: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23491: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23492: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23493: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23494: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23495: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = InvAck
rule_23496: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23497: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_23498: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23499: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23500: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23501: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23502: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23503: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23504: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23505: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23506: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_23507: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23508: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23509: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23510: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23511: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23512: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23513: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23514: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23515: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23516: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23517: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23518: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_23519: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23520: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23521: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_23522: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_23523: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_23524: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23525: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23526: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23527: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23528: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23529: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23530: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23531: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23532: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23533: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23534: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23535: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23536: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23537: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23538: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23539: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23540: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23541: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23542: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23543: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23544: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23545: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23546: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_23547: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23548: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23549: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23550: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23551: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_23552: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23553: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23554: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_23555: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23556: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23557: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23558: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23559: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23560: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23561: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23562: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23563: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_23564: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23565: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23566: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23567: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23568: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_23569: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23570: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23571: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23572: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23573: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23574: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23575: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23576: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23577: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_23578: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23579: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_23580: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_23581: Cache[NODE_1].State != I & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_23582: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23583: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23584: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23585: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23586: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23587: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23588: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23589: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_23590: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23591: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23592: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_23593: Cache[NODE_1].State != I & ShrSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_23594: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23595: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23596: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23597: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_23598: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23599: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_23600: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_23601: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_23602: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23603: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23604: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23605: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_23606: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23607: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23608: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_23609: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23610: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23611: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23612: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23613: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23614: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_23615: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23616: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23617: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23618: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23619: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_23620: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23621: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23622: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23623: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_23624: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23625: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23626: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23627: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23628: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23629: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23630: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23631: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_23632: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23633: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_23634: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23635: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23636: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23637: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_23638: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23639: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_23640: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23641: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23642: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_23643: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23644: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_23645: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23646: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23647: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23648: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23649: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_23650: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_23651: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23652: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_23653: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23654: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_23655: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23656: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23657: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_23658: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_23659: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23660: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23661: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23662: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_23663: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23664: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23665: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23666: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23667: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23668: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23669: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23670: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23671: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23672: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23673: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23674: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23675: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23676: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_23677: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23678: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23679: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23680: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23681: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23682: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23683: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23684: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_23685: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23686: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23687: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23688: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23689: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23690: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23691: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23692: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23693: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23694: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23695: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23696: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23697: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23698: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23699: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23700: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23701: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23702: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_23703: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_23704: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_23705: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23706: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23707: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23708: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23709: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23710: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23711: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23712: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23713: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23714: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23715: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23716: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23717: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23718: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23719: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_23720: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23721: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23722: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23723: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23724: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23725: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23726: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23727: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23728: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23729: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23730: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23731: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23732: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23733: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_23734: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_23735: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23736: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23737: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23738: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23739: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23740: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23741: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23742: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23743: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23744: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_23745: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_23746: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_23747: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23748: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_23749: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_23750: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
rule_23751: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23752: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23753: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23754: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23755: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23756: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23757: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23758: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23759: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23760: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23761: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
rule_23762: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_23763: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_23764: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_23765: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23766: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_23767: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_23768: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_23769: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_23770: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_23771: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23772: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23773: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23774: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23775: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_23776: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_23777: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_23778: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_23779: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23780: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23781: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23782: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23783: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23784: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23785: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_23786: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_23787: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23788: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23789: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23790: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23791: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_23792: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_23793: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23794: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_23795: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_23796: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_23797: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_23798: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_23799: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_23800: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_23801: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_23802: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23803: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23804: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23805: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23806: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23807: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23808: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23809: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23810: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23811: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23812: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23813: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23814: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23815: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23816: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23817: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23818: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23819: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23820: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_23821: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23822: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23823: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23824: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23825: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23826: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23827: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23828: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23829: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23830: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23831: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23832: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23833: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23834: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23835: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_23836: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_23837: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23838: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23839: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_23840: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_23841: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_23842: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23843: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_23844: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_23845: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_23846: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23847: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23848: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23849: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23850: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23851: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_23852: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_23853: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23854: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23855: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_23856: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23857: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_23858: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_23859: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23860: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23861: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_23862: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23863: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23864: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23865: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23866: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23867: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23868: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23869: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23870: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23871: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23872: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23873: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23874: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23875: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_23876: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23877: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23878: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23879: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23880: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23881: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23882: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23883: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23884: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23885: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23886: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23887: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23888: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_23889: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23890: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23891: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23892: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23893: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23894: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23895: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23896: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_23897: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23898: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_23899: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23900: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23901: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23902: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23903: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_23904: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_23905: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23906: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23907: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23908: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23909: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23910: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_23911: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23912: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23913: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23914: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23915: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_23916: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_23917: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_23918: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23919: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23920: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23921: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_23922: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23923: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_23924: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23925: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23926: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23927: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23928: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_23929: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23930: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23931: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23932: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23933: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23934: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23935: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_23936: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_23937: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23938: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23939: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23940: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_23941: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23942: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23943: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23944: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23945: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23946: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23947: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23948: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23949: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23950: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23951: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_23952: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23953: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23954: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_23955: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23956: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23957: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23958: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_23959: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23960: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23961: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23962: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23963: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23964: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23965: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23966: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_23967: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23968: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23969: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23970: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23971: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23972: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23973: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23974: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23975: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23976: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23977: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23978: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23979: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_23980: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23981: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23982: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23983: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23984: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23985: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_23986: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23987: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23988: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23989: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23990: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23991: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23992: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23993: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23994: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23995: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23996: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23997: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23998: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23999: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24000: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24001: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24002: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24003: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24004: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_24005: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24006: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_24007: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24008: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24009: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24010: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24011: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24012: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24013: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24014: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24015: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24016: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24017: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24018: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24019: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24020: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24021: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24022: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24023: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24024: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24025: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24026: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24027: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24028: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24029: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_24030: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_24031: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24032: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24033: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24034: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24035: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24036: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24037: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24038: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_24039: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_24040: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24041: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24042: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24043: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24044: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24045: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24046: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_24047: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24048: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_24049: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24050: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24051: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_24052: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24053: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24054: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = InvAck
rule_24055: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_24056: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24057: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24058: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24059: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24060: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24061: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24062: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24063: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24064: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24065: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24066: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24067: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24068: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24069: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24070: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24071: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24072: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24073: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24074: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_24075: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24076: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24077: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24078: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24079: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24080: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24081: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24082: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24083: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24084: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24085: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24086: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24087: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24088: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24089: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24090: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_24091: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_24092: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24093: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24094: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24095: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24096: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_24097: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_24098: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24099: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24100: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24101: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24102: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24103: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24104: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24105: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24106: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24107: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_24108: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24109: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24110: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24111: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_24112: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_24113: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_24114: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24115: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24116: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24117: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_24118: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24119: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24120: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24121: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24122: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24123: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24124: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24125: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24126: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24127: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24128: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24129: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24130: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24131: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_24132: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24133: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24134: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24135: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24136: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24137: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24138: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24139: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24140: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24141: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24142: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24143: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24144: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24145: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24146: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_24147: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24148: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24149: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24150: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24151: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24152: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_24153: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24154: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24155: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24156: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_24157: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24158: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_24159: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24160: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_24161: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24162: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24163: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24164: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24165: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_24166: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_24167: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_24168: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24169: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_24170: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_24171: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24172: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_24173: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24174: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24175: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24176: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24177: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24178: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24179: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24180: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24181: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24182: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_24183: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24184: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24185: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24186: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24187: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24188: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24189: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24190: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24191: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24192: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24193: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24194: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24195: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24196: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24197: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24198: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24199: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24200: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24201: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24202: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_24203: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24204: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24205: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24206: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24207: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24208: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24209: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24210: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24211: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_24212: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_24213: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24214: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24215: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24216: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_24217: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24218: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24219: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_24220: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24221: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24222: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24223: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24224: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24225: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24226: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_24227: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
rule_24228: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24229: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_24230: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24231: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_24232: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24233: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24234: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_24235: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_24236: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24237: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24238: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24239: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_24240: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24241: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24242: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_24243: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24244: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24245: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24246: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24247: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24248: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_24249: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_24250: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_24251: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24252: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_24253: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24254: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24255: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_24256: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24257: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24258: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_24259: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_24260: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24261: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_24262: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_24263: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24264: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_24265: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_24266: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_24267: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24268: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_24269: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24270: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_24271: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24272: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24273: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24274: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24275: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24276: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24277: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_24278: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24279: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_24280: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24281: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24282: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24283: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24284: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24285: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24286: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24287: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24288: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24289: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24290: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24291: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24292: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24293: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_24294: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24295: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24296: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24297: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24298: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_24299: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24300: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_24301: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_24302: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_24303: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_24304: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24305: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24306: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24307: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24308: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_24309: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24310: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24311: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24312: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24313: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24314: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24315: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24316: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24317: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_24318: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24319: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_24320: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24321: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24322: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_24323: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_24324: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_24325: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_24326: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_24327: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24328: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24329: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24330: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24331: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24332: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_24333: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_24334: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_24335: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24336: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24337: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24338: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24339: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24340: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24341: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24342: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24343: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24344: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_24345: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_24346: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_24347: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24348: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24349: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24350: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24351: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24352: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_24353: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24354: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24355: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24356: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_24357: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24358: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24359: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_24360: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24361: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24362: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24363: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_24364: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24365: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24366: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24367: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_24368: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24369: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_24370: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24371: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24372: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24373: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24374: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_24375: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_24376: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24377: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24378: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24379: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24380: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24381: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24382: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24383: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24384: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24385: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24386: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_24387: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24388: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24389: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24390: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24391: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24392: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24393: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24394: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24395: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24396: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24397: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24398: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24399: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_24400: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_24401: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_24402: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_24403: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_24404: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24405: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24406: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_24407: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_24408: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24409: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_24410: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24411: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24412: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_24413: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24414: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_24415: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24416: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24417: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_24418: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24419: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24420: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24421: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24422: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24423: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24424: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24425: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24426: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_24427: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24428: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24429: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24430: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_24431: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24432: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24433: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24434: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24435: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24436: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24437: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24438: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24439: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24440: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24441: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24442: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24443: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24444: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24445: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24446: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24447: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24448: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24449: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24450: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24451: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_24452: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24453: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24454: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24455: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24456: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24457: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24458: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24459: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24460: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24461: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24462: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24463: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24464: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24465: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24466: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24467: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24468: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24469: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24470: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24471: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24472: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24473: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24474: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24475: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24476: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_24477: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24478: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24479: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24480: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_24481: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24482: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24483: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24484: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24485: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24486: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24487: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24488: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24489: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24490: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24491: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24492: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24493: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24494: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24495: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24496: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24497: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24498: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24499: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24500: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24501: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24502: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24503: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24504: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24505: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24506: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24507: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_24508: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24509: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24510: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24511: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24512: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24513: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24514: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24515: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24516: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24517: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24518: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24519: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24520: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24521: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_24522: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24523: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24524: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24525: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24526: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24527: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24528: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_24529: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24530: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24531: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24532: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24533: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24534: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_24535: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_24536: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24537: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24538: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24539: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24540: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24541: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_24542: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24543: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24544: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24545: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24546: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24547: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24548: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24549: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24550: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24551: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24552: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24553: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24554: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24555: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24556: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24557: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_24558: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24559: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_24560: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24561: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_24562: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24563: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24564: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24565: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_24566: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_24567: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24568: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24569: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24570: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24571: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24572: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24573: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24574: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24575: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_24576: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24577: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24578: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24579: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24580: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24581: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24582: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24583: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24584: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24585: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24586: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24587: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24588: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24589: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24590: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24591: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24592: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24593: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24594: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24595: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24596: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24597: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24598: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24599: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24600: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_24601: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_24602: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24603: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_24604: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24605: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_24606: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_24607: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24608: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24609: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24610: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24611: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24612: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24613: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24614: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24615: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24616: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24617: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24618: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24619: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24620: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24621: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24622: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24623: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24624: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_24625: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24626: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24627: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24628: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24629: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24630: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24631: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24632: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24633: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24634: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24635: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24636: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24637: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24638: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24639: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24640: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24641: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24642: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24643: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24644: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24645: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24646: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24647: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24648: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24649: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24650: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24651: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24652: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24653: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24654: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24655: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24656: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24657: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24658: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24659: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24660: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24661: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24662: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_24664: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_24665: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24666: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_24667: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24668: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24669: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24670: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24671: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24672: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24673: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24674: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24675: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24676: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24677: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24678: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24679: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_24680: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24681: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_24682: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24683: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_24684: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_24685: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24686: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24687: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24688: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24689: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24690: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24691: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24692: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24693: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24694: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24695: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24696: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24697: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24698: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24699: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24700: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24701: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24702: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24703: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24704: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24705: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24706: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24707: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24708: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24709: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24710: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24711: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24712: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24713: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24714: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24715: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_24716: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24717: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24718: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24719: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24720: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24721: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24722: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24723: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24724: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24725: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24726: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24727: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24728: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24729: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24730: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24731: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24732: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24733: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24734: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24735: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24736: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24737: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24738: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24739: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24740: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24741: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24742: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24743: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24744: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24745: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24746: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24747: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24748: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24749: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24750: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24751: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24752: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_24753: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24754: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24755: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24756: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24757: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24758: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24759: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24760: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24761: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24762: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24763: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24764: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_24765: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24766: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24767: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24768: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24769: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24770: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24771: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24772: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24773: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24774: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24775: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24776: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24777: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24778: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24779: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24780: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_24781: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24782: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24783: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24784: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24785: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24786: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24787: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_24788: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24789: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24790: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24791: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24792: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24793: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_24794: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24795: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24796: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24797: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24798: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24799: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24800: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24801: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24802: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24803: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24804: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_24805: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24806: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24807: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24808: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24809: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_24810: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24811: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_24812: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_24813: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_24814: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24815: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24816: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24817: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24818: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24819: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_24820: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24821: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24822: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24823: Cache[NODE_2].State = S & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_24824: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24825: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24826: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24827: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24828: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24829: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24830: Cache[NODE_2].State = S & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_24831: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24832: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24833: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24834: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24835: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24836: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24837: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24838: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24839: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24840: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24841: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24842: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24843: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24844: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24845: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24846: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24847: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24848: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24849: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24850: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_24851: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24852: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24853: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24854: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24855: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24856: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24857: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24858: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24859: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24860: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24861: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24862: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24863: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24864: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24865: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24866: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24867: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24868: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_24869: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24870: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24871: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24872: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24873: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24874: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24875: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24876: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24877: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24878: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24879: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24880: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24881: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24882: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24883: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_24884: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24885: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24886: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24887: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24888: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24889: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24890: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24891: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24892: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_24893: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24894: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24895: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24896: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24897: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24898: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24899: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_24900: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_24901: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_24902: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24903: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_24904: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24905: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_24906: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24907: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24908: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_24909: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24910: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_24911: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24912: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24913: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24914: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24915: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24916: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24917: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24918: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24919: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24920: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24921: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24922: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24923: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24924: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24925: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_24926: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24927: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_24928: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24929: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24930: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24931: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24932: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24933: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24934: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_24935: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_24936: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_24937: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24938: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24939: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24940: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24941: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24942: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24943: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24944: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24945: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24946: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24947: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24948: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24949: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_24950: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24951: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24952: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24953: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24954: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24955: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24956: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24957: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24958: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24959: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24960: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24961: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_24962: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_24963: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24964: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24965: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24966: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24967: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24968: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24969: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24970: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24971: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24972: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_24973: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24974: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24975: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24976: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24977: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24978: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24979: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24980: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24981: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24982: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_24983: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24984: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24985: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24986: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24987: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24988: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24989: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24990: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24991: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24992: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24993: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24994: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24995: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_24996: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24997: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24998: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24999: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25000: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25001: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_25002: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25003: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25004: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25005: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25006: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25007: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25008: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_25009: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_25010: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25011: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_25012: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25013: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25014: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25015: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25016: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25017: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25018: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_25019: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_25020: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25021: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25022: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25023: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_25024: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25025: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_25026: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25027: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25028: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25029: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25030: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25031: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25032: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25033: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25034: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25035: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25036: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25037: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25038: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25039: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_25040: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_25041: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25042: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_25043: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25044: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25045: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25046: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25047: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25048: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25049: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25050: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25051: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25052: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_25053: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25054: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25055: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25056: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25057: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25058: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25059: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_25060: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25061: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25062: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25063: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25064: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25065: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25066: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25067: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_25068: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25069: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25070: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25071: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25072: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25073: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25074: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25075: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25076: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25077: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25078: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25079: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_25080: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25081: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_25082: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25083: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25084: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25085: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25086: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25087: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25088: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25089: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_25090: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25091: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25092: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25093: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25094: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25095: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25096: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25097: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25098: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25099: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25100: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25101: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25102: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25103: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25104: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25105: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25106: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25107: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25108: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25109: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25110: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25111: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25112: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25113: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25114: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25115: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25116: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25117: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25118: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_25119: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_25120: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_25121: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25122: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25123: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_25124: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25125: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25126: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25127: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25128: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25129: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25130: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25131: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25132: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25133: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25134: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25135: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25136: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25137: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25138: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25139: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25140: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25141: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25142: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_25143: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25144: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25145: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25146: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25147: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25148: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_25149: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25150: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25151: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25152: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25153: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25154: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25155: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25156: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25157: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25158: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25159: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25160: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25161: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25162: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25163: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25164: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25165: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_25166: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25167: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25168: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_25169: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25170: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25171: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25172: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25173: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25174: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25175: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25176: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25177: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25178: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_25179: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25180: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25181: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25182: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25183: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25184: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25185: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25186: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_25187: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25188: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25189: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25190: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25191: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25192: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25193: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25194: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25195: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25196: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25197: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25198: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_25199: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_25200: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25201: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25202: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25203: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25204: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25205: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25206: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25207: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25208: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25209: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25210: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25211: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_25212: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25213: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25214: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25215: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25216: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25217: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Empty
rule_25218: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25219: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_25220: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25221: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25222: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25223: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25224: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25225: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25226: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_25227: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25228: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25229: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25230: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25231: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_25232: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_25233: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25234: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25235: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25236: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25237: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25238: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25239: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25240: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25241: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25242: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25243: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25244: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25245: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25246: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25247: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25248: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25249: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25250: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25251: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25252: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25253: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25254: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25255: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25256: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25257: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25258: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25259: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25260: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25261: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_25262: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25263: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_25264: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25265: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25266: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25267: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_25268: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25269: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25270: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25271: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25272: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25273: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25274: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25275: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25276: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_25277: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25278: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25279: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25280: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_25281: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25282: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25283: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25284: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25285: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25286: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25287: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25288: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25289: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25290: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25291: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25292: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25293: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25294: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25295: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25296: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25297: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25298: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25299: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_25300: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25301: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25302: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25303: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_25304: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25305: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25306: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_25307: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25308: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25309: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25310: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_25311: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25312: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25313: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25314: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_25315: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25316: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25317: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25318: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_25319: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_25320: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25321: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25322: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25323: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25324: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25325: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25326: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25327: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25328: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25329: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25330: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25331: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25332: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25333: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25334: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_25335: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25336: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25337: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25338: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25339: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25340: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25341: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25342: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25343: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25344: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25345: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25346: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25347: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25348: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25349: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25350: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25351: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25352: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25353: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25354: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25355: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25356: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25357: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25358: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25359: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25360: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25361: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25362: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25363: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25364: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_25365: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25366: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25367: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25368: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25369: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25370: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25371: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25372: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25373: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25374: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25375: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25376: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25377: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25378: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_25379: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25380: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25381: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25382: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25383: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25384: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25385: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25386: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_25387: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25388: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25389: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25390: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25391: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25392: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25393: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25394: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25395: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25396: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25397: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_25398: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25399: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25400: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25401: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25402: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25403: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25404: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25405: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25406: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25407: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25408: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25409: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25410: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25411: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25412: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25413: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25414: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25415: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25416: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25417: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25418: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25419: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25420: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25421: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25422: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25423: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25424: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25425: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25426: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25427: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25428: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25429: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25430: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25431: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25432: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25433: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25434: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_25435: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25436: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25437: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25438: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25439: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25440: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25441: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25442: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25443: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25444: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25445: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25446: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25447: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25448: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25449: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25450: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25451: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25452: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25453: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25454: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25455: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25456: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25457: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25458: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25459: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25460: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25461: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25462: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25463: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25464: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25465: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_25466: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_25467: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25468: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_25469: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25470: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25471: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25472: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25473: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25474: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25475: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25476: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25477: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_25478: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25479: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25480: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25481: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25482: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25483: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25484: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25485: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25486: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25487: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25488: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25489: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25490: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25491: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25492: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25493: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25494: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25495: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25496: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25497: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25498: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25499: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25500: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25501: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25502: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25503: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25504: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_25505: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25506: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25507: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25508: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25509: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25510: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_25511: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25512: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25513: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25514: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_25515: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_25516: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_25517: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25518: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_25519: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_25520: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25521: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_25522: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_25523: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_25524: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_25525: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25526: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_25527: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_25528: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25529: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25530: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25531: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25532: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25533: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_25534: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_25535: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_25536: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_25537: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25538: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25539: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25540: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25541: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25542: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25543: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25544: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25545: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25546: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25547: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_25548: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25549: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25550: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25551: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25552: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25553: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25554: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_25555: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25556: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25557: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25558: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25559: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25560: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25561: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25562: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_25563: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_25564: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_25565: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_25566: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25567: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25568: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25569: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25570: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25571: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_25572: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25573: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_25574: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25575: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25576: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25577: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25578: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25579: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25580: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25581: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25582: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_25583: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25584: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_25585: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_25586: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25587: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25588: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25589: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_25590: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_25591: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25592: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_25593: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25594: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25595: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25596: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_25597: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25598: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25599: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25600: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_25601: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_25602: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25603: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25604: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25605: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25606: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25607: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25608: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25609: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25610: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25611: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25612: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25613: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25614: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_25615: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25616: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25617: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25618: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25619: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_25620: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_25621: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25622: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25623: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25624: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_25625: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25626: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25627: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25628: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25629: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25630: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25631: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25632: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25633: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25634: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25635: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25636: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25637: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25638: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_25639: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25640: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_25641: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25642: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_25643: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25644: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25645: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25646: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25647: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25648: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25649: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25650: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25651: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25652: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25653: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_25654: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25655: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25656: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_25657: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25658: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25659: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25660: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25661: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25662: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25663: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25664: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25665: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25666: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25667: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25668: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25669: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25670: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25671: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25672: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25673: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_25674: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_25675: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25676: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25677: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25678: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25679: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25680: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25681: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_25682: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25683: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_25684: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25685: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25686: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_25687: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25688: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25689: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25690: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_25691: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25692: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25693: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_25694: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_25695: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25696: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_25697: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_25698: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25699: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_25700: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25701: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25702: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_25703: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25704: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25705: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_25706: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_25707: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25708: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25709: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25710: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25711: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25712: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25713: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_25714: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25715: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25716: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_25717: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_25718: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25719: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_25720: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25721: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25722: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_25723: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25724: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_25725: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25726: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25727: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25728: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_25729: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_25730: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25731: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25732: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25733: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25734: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25735: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25736: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25737: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25738: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25739: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25740: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25741: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25742: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25743: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25744: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25745: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25746: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25747: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_25748: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25749: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25750: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25751: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_25752: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25753: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25754: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25755: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25756: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25757: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25758: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25759: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25760: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25761: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_25762: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25763: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_25764: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_25765: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25766: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_25767: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25768: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25769: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25770: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_25771: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25772: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25773: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25774: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25775: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25776: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25777: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25778: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25779: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25780: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25781: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25782: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25783: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25784: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25785: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25786: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25787: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25788: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25789: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_25790: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25791: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_25792: Cache[NODE_1].State != I & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_25793: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_25794: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_25795: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_25796: Cache[NODE_1].State != I & InvSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_25797: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_25798: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_25799: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_25800: Cache[NODE_1].State != I & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_25801: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25802: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25803: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25804: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25805: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25806: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25807: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25808: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25809: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25810: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25811: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25812: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25813: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25814: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25815: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25816: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_25817: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25818: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25819: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25820: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25821: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25822: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25823: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25824: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25825: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_25826: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25827: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25828: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25829: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25830: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25831: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_25832: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25833: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_25834: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25835: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_25836: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25837: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25838: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25839: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25840: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25841: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_25842: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_25843: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25844: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25845: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25846: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25847: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25848: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25849: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25850: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25851: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25852: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25853: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25854: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25855: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25856: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25857: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25858: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25859: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25860: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25861: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25862: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25863: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25864: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25865: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_25866: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25867: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25868: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_25869: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_25870: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25871: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25872: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25873: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25874: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25875: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25876: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25877: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25878: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25879: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25880: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25881: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25882: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25883: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25884: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_25885: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_25886: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25887: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25888: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25889: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25890: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25891: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25892: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25893: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25894: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25895: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25896: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25897: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25898: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_25899: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_25900: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25901: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_25902: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25903: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25904: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_25905: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25906: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25907: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_25908: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != Empty
rule_25909: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25910: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_25911: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
rule_25912: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_25913: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25914: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_25915: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25916: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25917: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25918: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_25919: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != Empty
rule_25920: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25921: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25922: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25923: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25924: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25925: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_25926: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25927: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25928: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25929: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25930: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25931: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25932: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25933: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25934: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25935: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25936: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25937: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25938: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25939: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25940: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25941: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_25942: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25943: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25944: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25945: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25946: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25947: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25948: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25949: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25950: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25951: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25952: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25953: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25954: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25955: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25956: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25957: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25958: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25959: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_25960: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_25961: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25962: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25963: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_25964: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_25965: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25966: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25967: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25968: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25969: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25970: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25971: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25972: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25973: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25974: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_25975: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25976: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25977: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25978: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25979: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_25980: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25981: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_25982: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_25983: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25984: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_25985: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25986: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_25987: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_25988: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25989: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_25990: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_25991: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25992: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_25993: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25994: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25995: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25996: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25997: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25998: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25999: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26000: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26001: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26002: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26003: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_26004: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_26005: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26006: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26007: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26008: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26009: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_26010: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26011: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_26012: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26013: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_26014: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26015: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_26016: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26017: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26018: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26019: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26020: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26021: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26022: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26023: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26024: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26025: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_26026: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_26027: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_26028: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_26029: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_26030: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_26031: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_26032: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26033: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_26034: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_26035: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_26036: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26037: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26038: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_26039: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26040: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26041: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26042: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26043: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26044: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26045: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26046: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26047: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26048: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26049: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26050: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26051: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26052: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26053: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26054: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26055: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26056: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26057: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26058: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26059: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26060: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26061: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26062: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26063: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26064: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_26065: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26066: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_26067: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26068: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_26069: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_26070: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26071: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26072: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_26073: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26074: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_26075: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_26076: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26077: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26078: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_26079: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26080: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_26081: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26082: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_26083: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26084: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_26085: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26086: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_26087: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26088: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26089: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26090: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26091: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26092: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26093: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_26094: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26095: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_26096: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26097: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26098: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26099: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26100: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26101: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26102: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26103: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_26104: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26105: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26106: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26107: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26108: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26109: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26110: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26111: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26112: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26113: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26114: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26115: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26116: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26117: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_26118: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_26119: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26120: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26121: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26122: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26123: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26124: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26125: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26126: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26127: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26128: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26129: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26130: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_26131: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26132: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26133: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26134: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26135: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26136: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26137: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26138: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_26139: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26140: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26141: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26142: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26143: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26144: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26145: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26146: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26147: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26148: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26149: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26150: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26151: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26152: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26153: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26154: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26155: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26156: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_26157: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26158: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26159: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26160: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_26161: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_26162: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26163: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26164: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26165: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26166: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26167: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26168: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26169: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26170: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26171: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26172: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26173: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26174: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26175: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26176: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26177: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26178: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_26179: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26180: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26181: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26182: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26183: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_26184: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26185: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26186: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26187: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_26188: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26189: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26190: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26191: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26192: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26193: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26194: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26195: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26196: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26197: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26198: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26199: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26200: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26201: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26202: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26203: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26204: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26205: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26206: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26207: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26208: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26209: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26210: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26211: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26212: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26213: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26214: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26215: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26216: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26217: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26218: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26219: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26220: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26221: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26222: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26223: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_26224: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_26225: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26226: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26227: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26228: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26229: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_26230: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26231: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26232: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26233: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_26234: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26235: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26236: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26237: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26238: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_26239: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26240: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26241: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26242: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26243: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26244: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26245: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_26246: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26247: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26248: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26249: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26250: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26251: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_26252: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26253: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26254: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26255: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26256: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26257: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26258: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26259: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26260: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26261: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_26262: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26263: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26264: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_26265: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26266: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26267: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26268: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26269: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26270: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26271: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26272: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_26273: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26274: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26275: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26276: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26277: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_26278: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26279: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26280: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_26281: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26282: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26283: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26284: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26285: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26286: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26287: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26288: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26289: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26290: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26291: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26292: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26293: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26294: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26295: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26296: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26297: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26298: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_26299: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_26300: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26301: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26302: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26303: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26304: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26305: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26306: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_26307: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26308: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26309: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_26310: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26311: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_26312: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26313: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26314: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_26315: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26316: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26317: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26318: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26319: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26320: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_26321: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26322: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26323: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_26324: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26325: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_26326: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26327: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26328: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_26329: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26330: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26331: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26332: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26333: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26334: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_26335: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26336: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26337: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26338: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26339: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26340: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26341: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_26342: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_26343: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26344: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26345: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26346: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26347: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26348: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26349: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26350: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26351: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26352: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26353: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26354: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26355: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26356: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26357: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26358: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26359: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26360: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26361: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26362: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_26363: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26364: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26365: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26366: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26367: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26368: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26369: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26370: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26371: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26372: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_26373: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26374: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26375: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_26376: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26377: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26378: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26379: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_26380: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_26381: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26382: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26383: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26384: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26385: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26386: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26387: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26388: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_26389: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_26390: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26391: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26392: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_26393: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26394: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_26395: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26396: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_26397: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26398: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26399: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_26400: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_26401: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26402: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26403: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26404: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26405: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26406: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26407: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26408: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26409: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26410: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26411: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_26412: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26413: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26414: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26415: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26416: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26417: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_26418: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26419: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26420: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26421: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26422: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_26423: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_26424: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26425: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26426: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26427: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_26428: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_26429: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26430: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26431: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26432: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26433: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_26434: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_26435: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_26436: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_26437: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26438: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26439: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26440: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26441: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26442: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26443: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26444: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26445: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26446: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26447: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26448: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26449: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26450: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26451: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26452: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_26453: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_26454: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26455: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_26456: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26457: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26458: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_26459: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26460: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26461: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26462: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26463: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26464: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26465: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26466: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26467: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26468: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26469: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26470: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26471: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26472: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26473: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26474: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26475: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26476: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26477: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26478: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26479: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26480: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26481: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26482: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26483: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26484: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26485: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26486: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26487: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26488: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26489: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_26490: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_26491: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26492: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26493: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26494: Cache[NODE_2].State != I & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_26495: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_26496: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_26497: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_26498: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26499: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26500: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26501: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26502: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26503: Cache[NODE_2].State != I & InvSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_26504: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_26505: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26506: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_26507: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26508: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26509: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26510: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26511: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26512: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26513: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26514: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_26515: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26516: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26517: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_26518: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26519: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26520: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26521: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26522: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26523: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26524: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26525: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26526: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_26527: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_26528: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26529: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26530: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26531: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26532: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_26533: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26534: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26535: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26536: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26537: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26538: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26539: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_26540: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26541: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26542: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26543: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26544: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26545: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26546: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26547: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26548: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26549: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26550: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26551: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26552: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26553: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26554: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_26555: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26556: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26557: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26558: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26559: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_26560: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_26561: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_26562: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26563: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_26564: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_26565: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_26566: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26567: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_26568: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_26569: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_26570: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_26571: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26572: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_26573: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26574: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26575: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_26576: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26577: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26578: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26579: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26580: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26581: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26582: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26583: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26584: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26585: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26586: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26587: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26588: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26589: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26590: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26591: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26592: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26593: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26594: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26595: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26596: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_26597: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26598: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26599: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26600: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26601: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26602: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26603: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26604: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26605: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26606: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26607: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26608: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26609: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26610: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_26611: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26612: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26613: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_26614: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26615: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26616: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26617: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26618: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26619: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26620: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26621: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26622: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26623: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26624: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26625: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_26626: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26627: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26628: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26629: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26630: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26631: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26632: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_26633: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26634: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26635: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26636: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26637: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26638: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26639: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26640: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26641: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26642: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26643: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26644: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26645: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26646: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26647: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26648: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26649: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26650: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26651: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26652: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26653: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26654: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26655: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26656: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_26657: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26658: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_26659: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26660: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26661: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26662: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26663: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26664: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26665: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26666: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26667: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26668: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_26669: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26670: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26671: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26672: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26673: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26674: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26675: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_26676: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_26677: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_26678: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26679: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26680: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26681: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26682: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26683: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26684: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26685: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26686: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26687: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26688: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26689: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26690: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26691: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26692: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26693: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26694: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26695: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26696: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26697: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26698: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26699: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26700: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26701: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26702: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26703: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26704: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26705: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26706: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26707: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26708: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26709: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26710: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26711: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != Empty
rule_26712: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26713: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26714: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26715: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26716: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26717: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26718: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26719: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26720: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26721: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26722: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26723: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26724: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26725: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26726: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26727: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26728: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26729: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26730: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26731: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26732: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26733: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26734: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26735: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26736: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26737: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26738: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26739: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26740: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_26741: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26742: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26743: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26744: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26745: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26746: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26747: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26748: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26749: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26750: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26751: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26752: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26753: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26754: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_26755: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26756: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26757: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26758: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26759: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26760: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26761: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26762: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26763: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26764: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26765: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26766: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26767: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26768: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26769: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26770: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26771: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26772: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26773: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26774: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26775: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26776: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26777: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26778: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26779: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26780: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26781: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26782: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26783: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26784: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26785: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26786: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26787: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26788: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26789: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26790: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26791: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26792: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26793: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26794: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26795: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26796: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26797: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26798: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26799: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26800: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26801: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26802: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26803: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26804: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26805: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26806: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26807: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26808: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26809: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26810: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26811: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26812: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26813: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26814: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_26815: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_26816: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_26817: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26818: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26819: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_26820: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26821: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26822: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26823: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26824: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26825: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26826: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_26827: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26828: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26829: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26830: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26831: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26832: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26833: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26834: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26835: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26836: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26837: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26838: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26839: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26840: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26841: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26842: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26843: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26844: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26845: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26846: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26847: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_26848: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26849: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_26850: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26851: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26852: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26853: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26854: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26855: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_26856: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26857: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_26858: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26859: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26860: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26861: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26862: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26863: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26864: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26865: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_26866: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_26867: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26868: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26869: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26870: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26871: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26872: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26873: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26874: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26875: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26876: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26877: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26878: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26879: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26880: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26881: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26882: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26883: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26884: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26885: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26886: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26887: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26888: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26889: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26890: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26891: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26892: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26893: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26894: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26895: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26896: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26897: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26898: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_26899: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26900: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26901: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26902: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_26903: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26904: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26905: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_26906: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26907: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26908: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26909: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26910: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26911: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26912: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_26913: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26914: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26915: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26916: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26917: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26918: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_26919: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26920: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26921: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26922: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_26923: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26924: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26925: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26926: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26927: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26928: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_26929: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26930: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26931: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26932: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26933: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26934: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26935: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26936: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26937: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26938: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26939: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26940: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_26941: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26942: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26943: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26944: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26945: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26946: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26947: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26948: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26949: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26950: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26951: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26952: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26953: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26954: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26955: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26956: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26957: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26958: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26959: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26960: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_26961: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26962: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26963: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_26964: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26965: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26966: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26967: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26968: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26969: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26970: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26971: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_26972: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26973: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26974: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26975: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26976: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26977: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26978: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26979: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26980: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26981: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26982: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26983: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_26984: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26985: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26986: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26987: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26988: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26989: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26990: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26991: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26992: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26993: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_26994: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26995: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26996: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26997: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26998: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26999: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27000: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27001: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_27002: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27003: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_27004: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27005: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_27006: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_27007: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27008: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27009: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27010: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_27011: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27012: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27013: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27014: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27015: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_27016: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_27017: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27018: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27019: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_27020: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_27021: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_27022: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27023: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27024: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_27025: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_27026: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_27027: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27028: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_27029: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_27030: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_27031: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27032: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_27033: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27034: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27035: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_27036: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27037: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_27038: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = GntS
rule_27039: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_27040: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27041: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27042: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_27043: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_27044: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_27045: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_27046: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27047: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27048: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27049: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_27050: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_27051: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27052: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_27053: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27054: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_27055: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_27056: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27057: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_27058: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_27059: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_27060: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_27061: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27062: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_27063: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27064: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_27065: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27066: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27067: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_27068: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = GntS
rule_27069: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_27070: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_27071: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27072: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27073: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27074: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_27075: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27076: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27077: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27078: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_27079: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_27080: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_27081: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_27082: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27083: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27084: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_27085: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27086: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_27087: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27088: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27089: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27090: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27091: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27092: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27093: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_27094: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27095: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27096: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27097: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27098: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27099: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27100: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_27101: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_27102: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_27103: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27104: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27105: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27106: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27107: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27108: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27109: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27110: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27111: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27112: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27113: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27114: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27115: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27116: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27117: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27118: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27119: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27120: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27121: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27122: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27123: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27124: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27125: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27126: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27127: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27128: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27129: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27130: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27131: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_27132: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27133: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27134: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27135: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27136: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_27137: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27138: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27139: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27140: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27141: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_27142: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27143: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27144: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27145: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27146: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27147: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27148: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_27149: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27150: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_27151: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27152: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_27153: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_27154: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27155: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27156: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27157: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27158: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27159: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27160: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27161: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27162: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27163: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27164: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27165: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27166: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27167: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27168: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27169: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27170: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27171: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27172: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_27173: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27174: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27175: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27176: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27177: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27178: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27179: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27180: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27181: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27182: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_27183: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27184: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27185: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27186: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27187: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27188: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27189: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27190: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27191: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27192: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27193: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_27194: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27195: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27196: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_27197: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27198: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27199: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27200: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27201: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27202: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27203: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27204: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27205: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27206: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27207: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27208: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27209: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27210: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27211: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27212: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27213: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27214: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = S
rule_27215: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27216: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27217: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27218: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27219: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27220: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27221: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27222: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27223: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27224: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27225: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27226: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27227: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27228: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27229: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27230: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27231: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27232: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27233: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27234: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27235: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27236: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27237: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27238: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27239: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27240: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27241: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27242: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27243: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27244: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27245: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_27246: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27247: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27248: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27249: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27250: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27251: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = S
rule_27252: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_27253: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27254: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27255: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27256: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27257: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27258: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27259: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_27260: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27261: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27262: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27263: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27264: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27265: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27266: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27267: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27268: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_27269: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27270: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27271: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_27272: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27273: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27274: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27275: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27276: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27277: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27278: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27279: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27280: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27281: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27282: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27283: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27284: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27285: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27286: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27287: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27288: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27289: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27290: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27291: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27292: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27293: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27294: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27295: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27296: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27297: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27298: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27299: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27300: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_27301: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27302: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27303: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27304: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27305: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27306: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_27307: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27308: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27309: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_27310: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27311: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = InvAck
rule_27312: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != Empty
rule_27313: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_27314: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27315: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27316: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27317: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27318: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27319: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27320: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27321: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27322: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27323: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27324: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27325: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27326: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_27327: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27328: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27329: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27330: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27331: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27332: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27333: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_27334: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27335: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27336: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27337: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27338: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27339: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27340: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27341: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27342: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27343: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27344: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27345: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27346: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27347: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27348: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27349: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27350: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27351: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27352: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27353: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27354: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27355: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27356: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27357: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27358: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27359: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27360: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27361: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27362: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27363: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27364: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27365: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27366: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27367: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27368: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27369: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27370: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27371: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27372: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27373: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27374: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27375: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27376: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27377: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27378: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27379: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27380: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27381: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27382: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27383: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27384: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27385: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27386: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27387: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27388: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27389: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27390: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_27391: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27392: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27393: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27394: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27395: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27396: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27397: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_27398: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27399: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27400: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27401: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27402: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27403: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27404: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27405: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27406: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27407: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27408: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27409: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27410: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27411: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27412: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27413: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27414: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27415: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27416: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27417: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27418: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27419: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27420: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27421: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27422: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27423: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27424: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27425: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27426: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27427: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27428: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27429: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27430: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27431: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27432: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27433: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27434: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27435: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27436: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27437: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27438: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27439: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27440: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27441: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_27442: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27443: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27444: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27445: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27446: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27447: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27448: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27449: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27450: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27451: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27452: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27453: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27454: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27455: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27456: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27457: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27458: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_27459: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27460: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27461: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27462: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_27463: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27464: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27465: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27466: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_27467: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27468: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27469: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27470: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_27471: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27472: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27473: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27474: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27475: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27476: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27477: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27478: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27479: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27480: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27481: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27482: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27483: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27484: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27485: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27486: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27487: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27488: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27489: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27490: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27491: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27492: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27493: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27494: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27495: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27496: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27497: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27498: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27499: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27500: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27501: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27502: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27503: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27504: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27505: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27506: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27507: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_27508: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27509: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27510: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27511: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27512: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27513: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_27514: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27515: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_27516: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27517: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27518: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27519: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27520: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_27521: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_27522: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_27523: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_27524: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27525: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_27526: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27527: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27528: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27529: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27530: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27531: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27532: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27533: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27534: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27535: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27536: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27537: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27538: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27539: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27540: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27541: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27542: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27543: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27544: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27545: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27546: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27547: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27548: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27549: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27550: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27551: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27552: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_27553: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27554: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_27555: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_27556: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27557: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27558: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27559: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27560: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27561: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27562: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27563: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27564: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27565: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_27566: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_27567: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27568: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_27569: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27570: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27571: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27572: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27573: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_27574: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27575: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27576: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27577: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27578: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27579: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27580: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27581: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27582: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_27583: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27584: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_27585: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27586: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27587: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27588: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27589: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27590: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27591: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27592: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27593: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27594: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27595: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27596: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27597: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27598: Cache[NODE_1].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27599: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_27600: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27601: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_27602: Cache[NODE_1].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27603: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_27604: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27605: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_27606: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_27607: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27608: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27609: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27610: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27611: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27612: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = InvAck
rule_27613: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != Empty
rule_27614: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_27615: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27616: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_27617: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_27618: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27619: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27620: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27621: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27622: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27623: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27624: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State = S
rule_27625: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27626: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].Data = AuxData
rule_27627: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = S
rule_27628: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_27629: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_27630: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_27631: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_27632: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27633: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27634: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27635: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27636: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27637: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27638: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27639: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27640: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27641: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27642: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27643: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_27644: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27645: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd = GntS
rule_27646: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_27647: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27648: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27649: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_27650: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_27651: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27652: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27653: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27654: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = InvAck
rule_27655: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27656: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_27657: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27658: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27659: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27660: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27661: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27662: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27663: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_27664: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27665: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27666: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27667: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27668: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27669: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27670: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27671: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27672: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27673: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27674: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27675: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27676: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27677: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27678: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27679: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27680: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27681: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27682: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27683: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27684: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27685: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27686: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27687: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27688: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27689: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27690: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27691: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_27692: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27693: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27694: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27695: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27696: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27697: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27698: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27699: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27700: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27701: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27702: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27703: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27704: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27705: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27706: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27707: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27708: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27709: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_27710: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27711: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27712: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_27713: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_27714: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27715: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_27716: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_27717: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27718: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_27719: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27720: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27721: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27722: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27723: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27724: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27725: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27726: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27727: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27728: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27729: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27730: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27731: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27732: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_27733: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27734: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27735: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27736: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27737: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27738: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_27739: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27740: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_27741: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27742: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27743: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27744: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27745: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27746: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_27747: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_27748: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27749: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27750: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27751: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27752: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27753: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_27754: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27755: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_27756: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27757: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27758: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_27759: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27760: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27761: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_27762: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27763: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27764: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27765: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_27766: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27767: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_27768: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_27769: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27770: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27771: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27772: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27773: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27774: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27775: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27776: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_27777: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27778: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27779: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27780: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_27781: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27782: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27783: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27784: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_27785: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_27786: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27787: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27788: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27789: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_27790: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27791: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27792: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27793: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27794: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27795: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27796: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27797: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27798: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27799: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27800: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_27801: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27802: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27803: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27804: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27805: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27806: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_27807: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27808: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27809: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27810: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27811: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27812: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27813: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27814: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27815: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqE
rule_27816: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27817: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27818: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27819: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqS
rule_27820: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27821: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_27822: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27823: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_27824: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_27825: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27826: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27827: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27828: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27829: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27830: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27831: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_27832: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27833: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27834: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_27835: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27836: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27837: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27838: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27839: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27840: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27841: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27842: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27843: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27844: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27845: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27846: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27847: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27848: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27849: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27850: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27851: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27852: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27853: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27854: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27855: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27856: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27857: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27858: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27859: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27860: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27861: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27862: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27863: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27864: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27865: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27866: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_27867: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27868: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27869: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27870: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_27871: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27872: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27873: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_27874: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27875: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27876: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27877: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27878: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27879: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27880: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_27881: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_27882: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27883: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27884: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27885: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27886: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27887: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27888: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27889: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27890: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27891: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27892: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27893: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27894: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27895: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27896: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27897: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27898: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27899: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27900: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27901: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27902: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27903: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27904: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27905: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27906: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27907: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_27908: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_27909: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_27910: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27911: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_27912: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_27913: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27914: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27915: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27916: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27917: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27918: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27919: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27920: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27921: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = InvAck
rule_27922: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_27923: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_27924: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_27925: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27926: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27927: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27928: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_27929: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_27930: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_27931: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_27932: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_27933: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_27934: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_27935: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_27936: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27937: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != Empty
rule_27938: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27939: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27940: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27941: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27942: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27943: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27944: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27945: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27946: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27947: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_27948: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_27949: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27950: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27951: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_27952: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_27953: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27954: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27955: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27956: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27957: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27958: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27959: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27960: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_27961: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_27962: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27963: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_27964: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27965: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_27966: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27967: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27968: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27969: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27970: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27971: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27972: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27973: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27974: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27975: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27976: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27977: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27978: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27979: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_27980: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_27981: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27982: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27983: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27984: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_27985: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_27986: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27987: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27988: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27989: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27990: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_27991: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27992: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_27993: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27994: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27995: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_27996: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27997: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27998: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_27999: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28000: Chan3[NODE_2].Cmd = InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28001: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_28002: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28003: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28004: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28005: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28006: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28007: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28008: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28009: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28010: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28011: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28012: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28013: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28014: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28015: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28016: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28017: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28018: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28019: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28020: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28021: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_28022: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28023: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_28024: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_28025: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28026: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28027: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28028: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28029: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28030: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28031: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28032: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28033: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28034: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28035: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28036: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28037: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28038: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28039: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28040: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28041: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28042: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28043: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28044: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28045: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28046: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28047: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28048: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28049: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28050: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28051: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28052: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28053: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_28054: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28055: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28056: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28057: Chan3[NODE_1].Cmd = InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28058: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28059: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28060: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28061: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_28062: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28063: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28064: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28065: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28066: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28067: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28068: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28069: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28070: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28071: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28072: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28073: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28074: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28075: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28076: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28077: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28078: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28079: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28080: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28081: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28082: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28083: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28084: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28085: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28086: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28087: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28088: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28089: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28090: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28091: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28092: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28093: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28094: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28095: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28096: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28097: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28098: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28099: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28100: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28101: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28102: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28103: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28104: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28105: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28106: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28107: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28108: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28109: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28110: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28111: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28112: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28113: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28114: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28115: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28116: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28117: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_28118: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28119: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28120: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28121: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28122: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28123: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28124: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28125: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28126: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28127: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28128: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_28129: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_28130: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28131: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28132: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28133: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28134: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28135: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28136: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28137: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28138: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28139: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28140: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28141: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28142: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28143: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_28144: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28145: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28146: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28147: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28148: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28149: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28150: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28151: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28152: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28153: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28154: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28155: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_28156: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28157: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28158: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_28159: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28160: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28161: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_28162: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28163: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != Empty
rule_28164: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28165: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28166: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28167: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28168: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28169: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28170: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28171: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28172: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28173: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28174: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28175: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28176: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28177: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28178: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28179: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28180: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28181: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28182: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28183: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28184: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_28185: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28186: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28187: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28188: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28189: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28190: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28191: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28192: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28193: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28194: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28195: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_28196: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28197: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_28198: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28199: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28200: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28201: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28202: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28203: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28204: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28205: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28206: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28207: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28208: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28209: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28210: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_28211: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28212: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28213: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_28214: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28215: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28216: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28217: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28218: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28219: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28220: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28221: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28222: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28223: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28224: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28225: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28226: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28227: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_28228: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = InvAck
rule_28229: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != Empty
rule_28230: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28231: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_28232: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28233: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28234: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28235: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28236: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_28237: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_28238: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28239: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28240: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28241: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_28242: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28243: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28244: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28245: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28246: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_28247: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28248: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28249: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28250: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28251: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28252: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28253: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_28254: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28255: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28256: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_28257: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28258: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28259: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28260: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28261: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28262: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28263: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_28264: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_28265: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28266: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28267: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28268: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_28269: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_28270: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28271: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28272: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28273: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_28274: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_28275: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_28276: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_28277: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28278: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_28279: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_28280: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_28281: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28282: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28283: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28284: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28285: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28286: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28287: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_28288: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28289: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_28290: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_28291: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28292: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = GntS
rule_28293: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Data = AuxData
rule_28294: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28295: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_28296: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_28297: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_28298: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_28299: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_28300: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_28301: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28302: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28303: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28304: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_28305: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_28306: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28307: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28308: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28309: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28310: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28311: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28312: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28313: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28314: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28315: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28316: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28317: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28318: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28319: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28320: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28321: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28322: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28323: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28324: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_28325: Cache[NODE_2].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28326: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28327: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28328: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28329: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28330: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28331: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28332: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28333: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28334: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28335: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_28336: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28337: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28338: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_28339: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28340: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28341: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28342: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28343: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28344: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28345: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28346: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28347: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28348: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28349: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_28350: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28351: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28352: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_28353: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28354: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28355: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28356: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28357: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28358: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_28359: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28360: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28361: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28362: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28363: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28364: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28365: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_28366: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28367: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_28368: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28369: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28370: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_28371: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28372: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28373: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28374: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28375: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28376: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_28377: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28378: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28379: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28380: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28381: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28382: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28383: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_28384: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28385: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28386: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28387: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_28388: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28389: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28390: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28391: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_28392: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28393: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28394: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28395: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28396: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28397: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28398: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28399: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28400: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28401: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28402: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_28403: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28404: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28405: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28406: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28407: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28408: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28409: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28410: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28411: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28412: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28413: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_28414: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28415: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28416: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_28417: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_28418: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28419: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28420: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28421: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28422: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28423: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28424: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28425: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28426: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28427: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28428: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28429: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28430: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_28431: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28432: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28433: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28434: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28435: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28436: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28437: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_28438: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28439: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28440: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28441: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28442: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28443: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28444: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28445: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28446: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28447: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28448: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28449: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28450: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28451: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28452: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28453: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28454: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28455: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28456: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28457: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28458: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28459: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28460: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28461: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_28462: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28463: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28464: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28465: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28466: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28467: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28468: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28469: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28470: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28471: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28472: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28473: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_28474: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28475: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28476: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28477: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28478: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28479: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28480: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28481: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28482: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28483: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28484: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28485: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28486: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28487: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28488: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28489: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28490: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28491: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_28492: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28493: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_28494: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28495: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28496: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28497: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28498: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28499: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28500: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28501: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28502: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28503: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28504: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28505: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28506: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28507: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_28508: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28509: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28510: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28511: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28512: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28513: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28514: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28515: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28516: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_28517: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28518: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28519: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28520: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28521: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28522: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28523: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28524: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28525: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28526: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28527: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_28528: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28529: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_28530: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28531: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_28532: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28533: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28534: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28535: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28536: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28537: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_28538: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28539: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28540: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28541: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28542: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqE
rule_28543: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28544: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28545: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28546: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28547: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28548: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28549: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28550: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28551: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28552: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28553: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28554: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28555: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28556: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28557: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28558: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28559: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28560: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28561: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28562: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28563: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28564: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28565: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28566: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28567: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28568: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28569: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28570: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28571: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28572: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqS
rule_28573: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28574: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28575: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28576: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_28577: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28578: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28579: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28580: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28581: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28582: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28583: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28584: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28585: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28586: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28587: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28588: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_28589: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28590: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28591: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28592: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_28593: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28594: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28595: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28596: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28597: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28598: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28599: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28600: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28601: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28602: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28603: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28604: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28605: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28606: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28607: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28608: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28609: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28610: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28611: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28612: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28613: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28614: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_28615: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28616: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28617: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28618: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28619: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28620: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28621: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28622: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28623: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28624: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28625: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28626: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28627: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28628: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28629: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28630: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28631: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28632: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28633: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28634: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28635: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28636: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28637: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28638: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28639: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28640: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28641: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28642: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28643: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28644: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28645: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28646: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28647: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28648: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28649: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28650: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28651: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28652: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28653: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28654: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28655: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28656: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28657: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28658: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28659: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28660: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28661: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28662: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28663: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28664: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28665: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_28666: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28667: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28668: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28669: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28670: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28671: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28672: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28673: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28674: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28675: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_28676: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28677: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28678: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28679: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28680: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28681: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28682: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28683: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28684: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28685: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28686: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28687: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28688: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28689: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28690: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28691: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28692: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28693: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28694: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28695: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28696: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28697: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28698: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28699: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28700: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28701: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28702: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28703: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28704: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28705: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28706: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28707: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28708: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28709: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28710: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28711: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28712: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28713: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_28714: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28715: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_28716: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28717: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_28718: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_28719: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28720: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_28721: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28722: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28723: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28724: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28725: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28726: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28727: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28728: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_28729: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_28730: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28731: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28732: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28733: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28734: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28735: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28736: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28737: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28738: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28739: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28740: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28741: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28742: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28743: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28744: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28745: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28746: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28747: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28748: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28749: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28750: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28751: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28752: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28753: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28754: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28755: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28756: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28757: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28758: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28759: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28760: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28761: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28762: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28763: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28764: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_28765: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28766: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28767: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28768: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28769: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_28770: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28771: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28772: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28773: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28774: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_28775: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28776: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28777: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_28778: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_28779: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28780: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28781: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_28782: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_28783: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28784: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_28785: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_28786: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_28787: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = S
rule_28788: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_28789: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28790: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28791: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_28792: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_28793: Cache[NODE_2].State = S & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_28794: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28795: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28796: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28797: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28798: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28799: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28800: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28801: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28802: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28803: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28804: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28805: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28806: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28807: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_28808: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28809: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28810: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28811: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28812: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_28813: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28814: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28815: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28816: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28817: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28818: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28819: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28820: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28821: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28822: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28823: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28824: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28825: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28826: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_28827: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28828: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28829: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28830: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28831: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28832: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28833: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28834: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28835: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28836: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28837: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28838: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28839: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28840: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28841: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_28842: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28843: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28844: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28845: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28846: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28847: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28848: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_28849: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28850: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28851: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_28852: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28853: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28854: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28855: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28856: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_28857: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28858: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28859: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28860: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28861: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28862: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28863: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28864: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28865: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28866: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28867: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_28868: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28869: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28870: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28871: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28872: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28873: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28874: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28875: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_28876: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28877: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_28878: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28879: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28880: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28881: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28882: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28883: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_28884: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28885: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28886: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28887: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28888: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28889: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28890: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28891: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28892: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28893: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_28894: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28895: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_28896: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28897: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28898: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_28899: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28900: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_28901: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28902: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28903: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28904: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28905: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_28906: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28907: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_28908: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28909: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28910: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28911: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_28912: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28913: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28914: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_28915: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28916: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28917: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_28918: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28919: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28920: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_28921: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28922: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_28923: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28924: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28925: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28926: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28927: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28928: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28929: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28930: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28931: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_28932: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28933: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28934: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28935: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28936: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_28937: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28938: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_28939: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28940: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28941: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28942: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28943: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_28944: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28945: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28946: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_28947: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28948: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28949: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28950: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28951: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_28952: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28953: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_28954: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28955: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_28956: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28957: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28958: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28959: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28960: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_28961: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_28962: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28963: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28964: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28965: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28966: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28967: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28968: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28969: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28970: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28971: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28972: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28973: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28974: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28975: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28976: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_28977: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28978: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_28979: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28980: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_28981: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_28982: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_28983: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_28984: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28985: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28986: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28987: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_28988: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28989: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28990: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28991: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28992: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_28993: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28994: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28995: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28996: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28997: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28998: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28999: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29000: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29001: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29002: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29003: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29004: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29005: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29006: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29007: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29008: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29009: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_29010: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_29011: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29012: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29013: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29014: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29015: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29016: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29017: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29018: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_29019: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29020: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29021: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29022: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29023: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29024: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29025: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29026: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != I
rule_29027: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].Data = AuxData
rule_29028: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29029: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29030: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29031: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29032: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29033: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29034: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29035: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29036: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29037: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29038: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29039: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29040: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29041: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29042: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29043: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_29044: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29045: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_29046: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_29047: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_29048: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29049: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != I
rule_29050: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29051: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29052: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29053: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29054: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_29055: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29056: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29057: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29058: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29059: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29060: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29061: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_29062: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_29063: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29064: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29065: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29066: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29067: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_29068: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
rule_29069: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29070: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29071: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29072: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_29073: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29074: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29075: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29076: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29077: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29078: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29079: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29080: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29081: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29082: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29083: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29084: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29085: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29086: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29087: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29088: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29089: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29090: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29091: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29092: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29093: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_29094: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_29095: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29096: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29097: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29098: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_29099: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29100: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29101: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29102: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29103: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29104: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29105: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29106: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29107: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29108: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29109: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29110: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29111: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29112: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29113: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29114: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29115: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29116: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29117: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_29118: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_29119: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29120: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29121: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29122: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29123: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29124: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29125: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29126: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29127: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29128: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29129: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29130: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29131: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29132: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29133: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29134: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29135: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29136: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29137: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29138: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29139: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29140: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29141: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_29142: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_29143: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29144: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29145: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29146: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29147: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29148: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29149: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29150: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29151: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_29152: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29153: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29154: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29155: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29156: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29157: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29158: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29159: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29160: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != Empty
rule_29161: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29162: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_29163: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29164: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29165: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29166: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29167: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29168: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29169: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29170: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29171: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29172: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29173: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29174: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29175: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != Empty
rule_29176: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29177: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29178: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29179: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_29180: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
rule_29181: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29182: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29183: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29184: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29185: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29186: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29187: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29188: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29189: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29190: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29191: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29192: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29193: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29194: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29195: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29196: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_29197: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29198: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29199: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29200: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29201: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29202: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29203: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29204: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29205: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29206: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_29207: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29208: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_29209: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_29210: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29211: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_29212: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29213: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_29214: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29215: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_29216: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29217: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29218: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29219: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29220: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29221: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29222: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29223: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29224: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29225: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29226: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29227: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29228: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29229: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29230: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29231: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29232: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29233: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29234: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29235: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29236: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29237: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29238: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29239: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29240: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29241: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29242: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29243: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29244: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29245: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29246: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29247: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29248: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29249: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29250: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29251: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29252: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29253: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29254: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_29255: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29256: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29257: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29258: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29259: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_29260: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29261: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29262: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_29263: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29264: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29265: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29266: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29267: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29268: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29269: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29270: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29271: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29272: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29273: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29274: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29275: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29276: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29277: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29278: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_29279: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_29280: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].Data = AuxData
rule_29281: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29282: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29283: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_29284: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29285: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29286: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29287: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29288: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29289: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29290: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29291: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_29292: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29293: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_29294: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29295: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_29296: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_29297: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29298: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_29299: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_29300: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29301: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29302: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29303: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_29304: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29305: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29306: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_29307: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_29308: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29309: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29310: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29311: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29312: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29313: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29314: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29315: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_29316: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29317: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29318: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29319: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29320: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29321: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29322: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29323: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29324: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29325: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29326: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29327: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29328: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29329: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_29330: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29331: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29332: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29333: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29334: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29335: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29336: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29337: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29338: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29339: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29340: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29341: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29342: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29343: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29344: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29345: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29346: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29347: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29348: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29349: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29350: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29351: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29352: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29353: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29354: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29355: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29356: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29357: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29358: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29359: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29360: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29361: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29362: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29363: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29364: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29365: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_29366: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29367: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29368: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29369: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29370: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_29371: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29372: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29373: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29374: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29375: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29376: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = InvAck
rule_29377: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29378: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_29379: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_29380: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_29381: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_29382: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_29383: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_29384: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29385: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_29386: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_29387: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_29388: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_29389: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_29390: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_29391: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_29392: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State != I
rule_29393: Cache[NODE_1].State != I & Cache[NODE_1].State != E -> Cache[NODE_1].Data = AuxData
rule_29394: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_29395: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_29396: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != I
rule_29397: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].Data = AuxData
rule_29398: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29399: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_29400: Cache[NODE_1].State != I & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_29401: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29402: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29403: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29404: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29405: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29406: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29407: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29408: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29409: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29410: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29411: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29412: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29413: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29414: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29415: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29416: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29417: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29418: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29419: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29420: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29421: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29422: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29423: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29424: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29425: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29426: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29427: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_29428: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_29429: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_29430: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_29431: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29432: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_29433: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29434: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29435: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29436: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_29437: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29438: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_29439: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29440: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29441: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29442: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29443: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29444: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29445: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29446: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29447: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29448: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29449: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29450: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29451: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29452: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29453: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29454: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29455: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29456: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29457: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29458: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29459: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29460: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29461: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_29462: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29463: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_29464: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29465: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29466: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29467: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29468: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29469: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29470: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29471: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29472: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29473: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29474: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29475: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29476: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29477: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29478: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29479: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29480: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29481: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_29482: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29483: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29484: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29485: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29486: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29487: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29488: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29489: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29490: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29491: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_29492: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29493: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29494: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29495: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29496: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29497: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29498: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_29499: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29500: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_29501: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29502: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29503: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29504: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29505: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29506: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29507: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29508: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29509: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29510: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29511: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29512: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29513: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29514: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_29515: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29516: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29517: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29518: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29519: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29520: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29521: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29522: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29523: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29524: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29525: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29526: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29527: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29528: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29529: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29530: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29531: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29532: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29533: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29534: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29535: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29536: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_29537: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29538: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29539: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29540: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_29541: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29542: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29543: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29544: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29545: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29546: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29547: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29548: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29549: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29550: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29551: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29552: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29553: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29554: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29555: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29556: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29557: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29558: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29559: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_29560: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29561: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29562: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29563: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29564: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29565: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29566: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_29567: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29568: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29569: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29570: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29571: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29572: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29573: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_29574: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_29575: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29576: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_29577: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29578: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_29579: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29580: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29581: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_29582: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_29583: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_29584: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29585: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_29586: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29587: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29588: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29589: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29590: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_29591: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_29592: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29593: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_29594: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_29595: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29596: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29597: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29598: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29599: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29600: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29601: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29602: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29603: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29604: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29605: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29606: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29607: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29608: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29609: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29610: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29611: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29612: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29613: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29614: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_29615: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29616: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_29617: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29618: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_29619: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_29620: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29621: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_29622: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_29623: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_29624: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_29625: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_29626: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29627: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != Empty
rule_29628: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_29629: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29630: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29631: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29632: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_29633: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_29634: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != Empty
rule_29635: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29636: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29637: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_29638: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29639: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29640: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29641: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29642: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29643: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29644: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29645: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29646: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29647: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29648: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29649: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29650: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29651: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29652: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29653: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_29654: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29655: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29656: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29657: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29658: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29659: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29660: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29661: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29662: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29663: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29664: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29665: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29666: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29667: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29668: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29669: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29670: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29671: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29672: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29673: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29674: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29675: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29676: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29677: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_29678: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29679: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29680: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29681: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29682: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29683: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29684: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_29685: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29686: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29687: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_29688: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29689: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29690: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_29691: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29692: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29693: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29694: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29695: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29696: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29697: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29698: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29699: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29700: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29701: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29702: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29703: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29704: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29705: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29706: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29707: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29708: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29709: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29710: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29711: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_29712: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29713: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29714: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29715: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29716: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29717: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29718: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29719: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29720: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29721: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29722: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29723: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29724: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29725: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29726: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_29727: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29728: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29729: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29730: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29731: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29732: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29733: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29734: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29735: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29736: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29737: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_29738: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29739: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29740: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29741: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29742: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29743: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29744: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_29745: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_29746: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29747: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29748: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29749: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29750: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29751: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29752: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29753: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_29754: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29755: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29756: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29757: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29758: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29759: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29760: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29761: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29762: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29763: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_29764: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_29765: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29766: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29767: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29768: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29769: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_29770: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29771: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29772: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29773: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29774: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_29775: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_29776: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29777: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_29778: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29779: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29780: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29781: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29782: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29783: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29784: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29785: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29786: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_29787: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_29788: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29789: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_29790: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29791: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_29792: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29793: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29794: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29795: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29796: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29797: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29798: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29799: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_29800: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29801: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
rule_29802: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29803: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29804: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29805: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_29806: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_29807: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29808: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29809: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29810: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = InvAck
rule_29811: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != Empty
rule_29812: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29813: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_29814: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
rule_29815: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29816: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29817: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29818: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29819: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29820: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_29821: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_29822: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29823: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29824: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29825: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29826: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29827: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29828: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_29829: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29830: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29831: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29832: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29833: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29834: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29835: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29836: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29837: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29838: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_29839: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29840: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29841: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29842: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_29843: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29844: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29845: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29846: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29847: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29848: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_29849: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29850: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29851: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29852: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29853: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29854: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29855: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29856: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29857: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29858: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29859: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29860: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29861: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29862: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_29863: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29864: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_29865: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29866: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_29867: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_29868: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_29869: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29870: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29871: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29872: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29873: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29874: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29875: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29876: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29877: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29878: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29879: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29880: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29881: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29882: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29883: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29884: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_29885: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29886: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29887: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29888: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29889: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29890: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29891: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29892: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29893: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_29894: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29895: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29896: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29897: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29898: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29899: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_29900: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_29901: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_29902: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29903: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29904: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_29905: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29906: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29907: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_29908: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29909: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29910: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29911: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_29912: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_29913: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_29914: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29915: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29916: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29917: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29918: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_29919: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29920: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_29921: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_29922: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29923: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_29924: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29925: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29926: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29927: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_29928: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29929: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29930: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_29931: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29932: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_29933: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29934: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_29935: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_29936: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_29937: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29938: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_29939: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = GntS
rule_29940: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29941: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_29942: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != I
rule_29943: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29944: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_29945: Cache[NODE_2].State != I & Cache[NODE_2].State != E -> Cache[NODE_2].Data = AuxData
rule_29946: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_29947: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29948: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29949: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29950: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29951: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29952: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29953: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29954: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29955: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29956: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29957: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29958: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29959: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29960: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29961: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29962: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29963: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29964: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29965: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29966: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_29967: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29968: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29969: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29970: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29971: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_29972: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29973: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29974: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29975: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29976: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29977: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29978: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29979: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29980: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29981: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29982: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29983: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29984: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29985: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29986: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29987: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29988: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29989: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29990: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29991: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29992: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29993: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29994: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_29995: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_29996: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29997: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_29998: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_29999: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30000: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30001: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30002: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_30003: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30004: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30005: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30006: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30007: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30008: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30009: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30010: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30011: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30012: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_30013: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30014: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30015: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30016: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30017: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30018: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30019: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30020: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30021: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30022: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30023: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30024: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30025: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30026: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30027: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30028: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30029: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30030: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30031: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_30032: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30033: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30034: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30035: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30036: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30037: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_30038: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30039: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30040: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30041: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30042: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30043: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30044: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30045: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30046: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30047: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30048: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30049: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30050: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30051: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_30052: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_30053: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30054: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30055: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30056: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30057: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30058: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_30059: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30060: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30061: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30062: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30063: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30064: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30065: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30066: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30067: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30068: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_30069: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30070: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30071: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30072: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30073: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30074: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30075: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30076: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30077: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30078: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30079: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30080: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30081: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30082: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30083: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30084: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30085: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30086: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30087: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30088: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30089: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30090: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30091: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30092: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_30093: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30094: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30095: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30096: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30097: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30098: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30099: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30100: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30101: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30102: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30103: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30104: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30105: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30106: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30107: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30108: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30109: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30110: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30111: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30112: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30113: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30114: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30115: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_30116: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_30117: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_30118: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_30119: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30120: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30121: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30122: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30123: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30124: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_30125: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30126: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30127: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30128: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30129: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30130: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30131: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_30132: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30133: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30134: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30135: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30136: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30137: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30138: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_30139: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30140: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30141: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_30142: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30143: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30144: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30145: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30146: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_30147: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30148: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30149: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_30150: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30151: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30152: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30153: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30154: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30155: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30156: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30157: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30158: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30159: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30160: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30161: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30162: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_30163: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30164: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30165: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30166: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30167: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30168: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30169: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30170: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30171: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30172: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30173: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_30174: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_30175: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30176: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_30177: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30178: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30179: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30180: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_30181: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30182: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30183: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30184: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_30185: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30186: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_30187: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_30188: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30189: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_30190: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30191: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30192: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_30193: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30194: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30195: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30196: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30197: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_30198: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30199: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30200: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_30201: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_30202: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30203: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30204: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30205: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30206: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30207: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30208: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30209: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_30210: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30211: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30212: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30213: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30214: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30215: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_30216: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30217: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30218: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30219: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30220: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30221: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_30222: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30223: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30224: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30225: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30226: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30227: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30228: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_30229: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30230: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30231: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30232: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30233: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30234: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30235: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30236: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30237: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30238: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30239: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30240: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_30241: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_30242: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30243: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_30244: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30245: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30246: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30247: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30248: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30249: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_30250: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30251: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_30252: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_30253: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30254: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30255: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30256: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30257: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30258: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30259: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30260: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30261: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_30262: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30263: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30264: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30265: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_30266: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_30267: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30268: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_30269: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30270: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30271: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30272: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_30273: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30274: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_30275: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30276: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_30277: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30278: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_30279: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30280: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30281: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30282: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30283: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30284: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30285: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_30286: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30287: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30288: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30289: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30290: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_30291: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_30292: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_30293: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30294: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30295: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30296: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_30297: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30298: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30299: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_30300: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30301: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = InvAck
rule_30302: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30303: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_30304: InvSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30305: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_30306: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_30307: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30308: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30309: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30310: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30311: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30312: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30313: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30314: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30315: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
rule_30316: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_30317: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30318: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_30319: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30320: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30321: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_30322: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30323: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_30324: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30325: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30326: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30327: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30328: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30329: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30330: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30331: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30332: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30333: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_30334: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30335: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30336: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30337: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30338: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30339: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30340: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30341: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30342: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30343: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30344: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30345: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_30346: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_30347: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30348: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30349: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30350: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30351: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30352: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30353: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30354: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_30355: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30356: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30357: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30358: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30359: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30360: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_30361: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30362: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30363: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30364: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30365: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30366: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30367: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30368: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30369: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30370: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30371: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30372: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30373: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30374: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30375: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30376: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30377: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30378: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30379: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30380: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30381: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30382: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30383: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30384: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30385: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30386: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30387: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30388: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30389: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30390: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30391: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30392: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30393: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30394: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30395: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30396: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30397: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30398: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30399: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30400: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30401: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30402: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30403: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30404: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30405: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30406: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30407: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30408: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30409: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30410: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30411: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30412: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30413: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30414: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30415: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30416: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30417: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30418: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30419: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30420: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30421: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30422: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30423: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30424: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30425: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30426: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30427: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30428: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30429: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30430: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30431: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30432: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30433: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30434: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30435: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30436: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30437: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30438: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30439: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30440: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30441: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_30442: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30443: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30444: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30445: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30446: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30447: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30448: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30449: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30450: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30451: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30452: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30453: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30454: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30455: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30456: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30457: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30458: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30459: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30460: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_30461: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30462: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_30463: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30464: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30465: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30466: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30467: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_30468: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30469: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30470: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30471: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30472: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30473: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30474: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30475: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30476: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30477: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30478: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30479: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30480: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30481: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30482: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30483: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30484: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30485: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30486: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30487: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30488: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30489: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30490: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30491: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30492: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30493: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30494: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30495: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30496: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30497: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30498: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30499: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30500: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30501: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30502: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30503: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30504: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30505: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30506: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30507: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30508: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30509: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_30510: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30511: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30512: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30513: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30514: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30515: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30516: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30517: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30518: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30519: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30520: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30521: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30522: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30523: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30524: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30525: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30526: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30527: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30528: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30529: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30530: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30531: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30532: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30533: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30534: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30535: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30536: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30537: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30538: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30539: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30540: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30541: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30542: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30543: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30544: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30545: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30546: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30547: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30548: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30549: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30550: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30551: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30552: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30553: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30554: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30555: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30556: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_30557: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30558: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30559: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30560: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30561: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30562: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30563: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30564: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_30565: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_30566: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_30567: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30568: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_30569: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_30570: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30571: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30572: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30573: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_30574: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30575: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30576: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30577: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30578: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30579: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30580: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30581: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30582: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30583: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30584: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_30585: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30586: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30587: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30588: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30589: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30590: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30591: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30592: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30593: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30594: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30595: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30596: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30597: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30598: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30599: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30600: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30601: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30602: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30603: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30604: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30605: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30606: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30607: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30608: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30609: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30610: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_30611: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30612: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30613: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_30614: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30615: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30616: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_30617: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_30618: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30619: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30620: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30621: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30622: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30623: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30624: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30625: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30626: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30627: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30628: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30629: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30630: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30631: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_30632: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30633: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != I
rule_30634: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_30635: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != I
rule_30636: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_30637: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != I
rule_30638: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_30639: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_30640: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_30641: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30642: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30643: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_30644: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30645: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30646: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_30647: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_30648: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30649: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30650: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30651: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_30652: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30653: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_30654: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30655: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30656: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30657: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30658: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30659: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30660: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30661: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30662: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30663: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30664: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_30665: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_30666: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30667: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30668: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30669: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_30670: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30671: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_30672: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30673: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30674: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30675: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30676: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30677: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30678: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30679: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30680: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30681: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30682: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30683: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30684: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30685: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30686: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30687: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30688: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30689: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30690: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30691: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30692: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30693: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30694: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30695: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30696: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30697: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30698: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30699: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30700: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30701: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30702: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30703: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30704: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30705: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30706: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30707: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30708: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30709: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30710: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30711: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30712: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30713: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30714: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30715: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30716: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30717: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30718: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30719: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30720: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30721: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30722: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30723: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30724: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30725: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30726: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30727: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30728: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30729: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30730: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30731: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30732: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30733: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30734: Chan3[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30735: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_30736: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_30737: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30738: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30739: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_30740: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_30741: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_30742: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30743: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30744: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30745: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30746: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30747: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30748: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30749: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_30750: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30751: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30752: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_30753: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30754: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != Empty
rule_30755: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_30756: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30757: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30758: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30759: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30760: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30761: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30762: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30763: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_30764: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30765: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_30766: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30767: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_30768: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30769: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30770: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30771: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30772: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30773: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30774: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30775: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30776: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30777: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30778: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30779: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30780: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30781: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30782: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30783: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30784: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30785: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30786: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30787: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30788: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30789: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30790: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30791: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30792: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30793: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30794: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30795: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30796: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30797: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_30798: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30799: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30800: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30801: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30802: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30803: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_30804: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30805: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30806: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30807: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30808: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30809: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30810: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30811: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30812: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30813: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30814: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30815: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_30816: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30817: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30818: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30819: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30820: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30821: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30822: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30823: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30824: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30825: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30826: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30827: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_30828: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30829: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30830: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30831: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_30832: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30833: Chan3[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30834: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30835: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30836: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_30837: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30838: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30839: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30840: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_30841: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30842: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_30843: Chan3[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30844: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30845: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30846: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30847: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_30848: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30849: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30850: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30851: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30852: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30853: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30854: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30855: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30856: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30857: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30858: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30859: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30860: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30861: Chan3[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30862: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30863: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30864: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30865: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30866: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30867: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30868: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30869: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30870: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30871: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30872: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30873: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_30874: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != Empty
rule_30875: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30876: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30877: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30878: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30879: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30880: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30881: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30882: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30883: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30884: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30885: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30886: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30887: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30888: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30889: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30890: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_30891: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30892: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30893: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30894: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30895: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30896: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30897: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30898: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30899: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30900: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30901: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30902: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30903: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30904: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30905: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30906: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30907: Chan3[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30908: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30909: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30910: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30911: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30912: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30913: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30914: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30915: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30916: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30917: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30918: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30919: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30920: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30921: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30922: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30923: Chan3[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30924: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30925: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30926: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30927: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30928: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_30929: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30930: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30931: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30932: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30933: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30934: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30935: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30936: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30937: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30938: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30939: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30940: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30941: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_30942: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_30943: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_30944: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_30945: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_30946: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_30947: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_30948: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_30949: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30950: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30951: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30952: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_30953: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_30954: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_30955: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_30956: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30957: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30958: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30959: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30960: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30961: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_30962: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_30963: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30964: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30965: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30966: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30967: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30968: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30969: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_30970: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30971: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30972: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30973: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30974: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30975: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30976: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30977: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30978: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_30979: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30980: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30981: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30982: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30983: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30984: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30985: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30986: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30987: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30988: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30989: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30990: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30991: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_30992: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30993: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30994: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30995: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30996: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30997: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30998: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30999: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_31000: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31001: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31002: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_31003: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_31004: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31005: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31006: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_31007: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31008: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_31009: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31010: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_31011: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_31012: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_31013: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31014: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31015: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_31016: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31017: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31018: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_31019: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31020: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31021: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31022: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_31023: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31024: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31025: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31026: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_31027: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_31028: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31029: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31030: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31031: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31032: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31033: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31034: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31035: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31036: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31037: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_31038: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_31039: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_31040: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31041: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31042: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31043: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_31044: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31045: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_31046: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_31047: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31048: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31049: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31050: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31051: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31052: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_31053: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31054: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31055: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31056: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31057: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_31058: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31059: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31060: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_31061: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31062: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31063: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31064: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31065: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_31066: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31067: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_31068: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31069: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != I
rule_31070: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_31071: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_31072: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_31073: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31074: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_31075: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_31076: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31077: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != I
rule_31078: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_31079: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31080: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_31081: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_31082: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31083: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_31084: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_31085: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31086: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_31087: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_31088: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_31089: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_31090: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_31091: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_31092: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31093: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31094: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31095: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31096: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31097: Chan2[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31098: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_31099: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31100: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31101: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31102: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31103: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31104: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31105: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31106: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31107: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31108: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_31109: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31110: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31111: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31112: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31113: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_31114: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31115: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31116: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_31117: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31118: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31119: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31120: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31121: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31122: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31123: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31124: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31125: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31126: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31127: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31128: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31129: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_31130: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31131: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31132: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31133: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31134: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31135: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31136: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31137: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31138: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31139: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31140: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31141: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_31142: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31143: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31144: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31145: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31146: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31147: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_31148: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31149: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31150: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_31151: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31152: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31153: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31154: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31155: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31156: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31157: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31158: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31159: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31160: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31161: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31162: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31163: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31164: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31165: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31166: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31167: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31168: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31169: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31170: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31171: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31172: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_31173: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_31175: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31176: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31177: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_31178: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31179: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31180: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31181: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31182: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31183: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31184: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31185: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_31186: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31187: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31188: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31189: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31190: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31191: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31192: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31193: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31194: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31195: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31196: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_31197: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31198: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31199: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31200: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31201: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31202: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31203: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31204: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31205: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31206: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31207: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31208: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31209: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31210: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31211: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31212: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31213: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31214: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31215: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31216: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31217: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31218: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31219: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31220: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31221: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_31222: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31223: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31224: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31225: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31226: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31227: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_31228: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31229: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31230: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31231: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31232: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31233: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_31234: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31235: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_31236: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_31237: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31238: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31239: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31240: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31241: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31242: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31243: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31244: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31245: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31246: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31247: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31248: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_31249: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31250: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31251: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31252: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31253: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31254: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31255: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31256: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31257: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31258: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31259: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31260: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31261: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31262: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31263: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31264: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31265: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31266: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31267: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31268: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31269: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31270: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_31271: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31272: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31273: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31274: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_31275: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31276: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31277: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31278: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_31279: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_31280: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_31281: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31282: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31283: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_31284: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_31285: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31286: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31287: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31288: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31289: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31290: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_31291: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31292: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31293: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31294: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_31295: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_31296: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_31297: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31298: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_31299: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31300: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31301: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31302: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31303: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31304: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31305: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31306: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_31307: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31308: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_31309: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31310: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_31311: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31312: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31313: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31314: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31315: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31316: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31317: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31318: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31319: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31320: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31321: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_31322: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31323: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31324: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31325: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31326: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31327: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_31328: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31329: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31330: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31331: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31332: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31333: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31334: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31335: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31336: Chan2[NODE_1].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31337: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31338: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31339: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31340: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31341: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31342: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31343: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31344: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_31345: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31346: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31347: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31348: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31349: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31350: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31351: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31352: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31353: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_31354: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31355: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31356: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31357: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31358: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_31359: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31360: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31361: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31362: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31363: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31364: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31365: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31366: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31367: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31368: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_31369: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31370: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_31371: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31372: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31373: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31374: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31375: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31376: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31377: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_31378: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31379: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31380: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31381: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31382: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31383: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31384: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31385: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31386: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31387: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31388: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31389: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31390: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31391: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31392: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31393: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31394: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31395: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31396: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_31397: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31398: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31399: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31400: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31401: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31402: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31403: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31404: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31405: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31406: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31407: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31408: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31409: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31410: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31411: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31412: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31413: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31414: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31415: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31416: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31417: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31418: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31419: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31420: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_31421: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31422: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31423: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31424: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31425: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31426: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31427: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31428: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31429: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31430: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31431: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31432: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31433: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31434: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31435: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31436: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31437: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31438: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31439: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31440: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31441: Chan3[NODE_1].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31442: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31443: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31444: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31445: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31446: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31447: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31448: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31449: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31450: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31451: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31452: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31453: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != Empty
rule_31454: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31455: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31456: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_31457: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31458: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31459: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_31460: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31461: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31462: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31463: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31464: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31465: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31466: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31467: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31468: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31469: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31470: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31471: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31472: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31473: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != Empty
rule_31474: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31475: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31476: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_31477: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31478: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31479: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31480: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31481: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31482: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31483: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31484: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31485: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31486: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31487: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31488: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31489: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31490: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31491: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31492: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31493: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31494: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31495: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31496: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31497: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31498: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31499: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31500: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31501: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31502: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31503: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31504: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31505: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31506: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31507: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31508: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31509: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31510: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31511: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31512: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31513: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31514: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31515: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31516: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31517: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31518: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31519: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31520: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31521: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31522: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31523: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31524: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31525: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31526: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31527: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31528: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31529: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31530: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31531: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31532: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31533: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31534: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31535: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31536: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31537: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31538: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31539: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31540: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31541: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31542: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31543: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_31544: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31545: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31546: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31547: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31548: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31549: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31550: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31551: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31552: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31553: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31554: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31555: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31556: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31557: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31558: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_31559: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_31560: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31561: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31562: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31563: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_31564: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31565: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31566: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31567: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31568: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31569: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31570: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31571: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31572: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31573: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31574: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31575: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31576: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31577: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31578: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31579: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31580: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31581: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31582: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31583: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31584: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31585: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31586: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31587: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31588: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31589: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31590: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_31591: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31592: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31593: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31594: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31595: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31596: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31597: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31598: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31599: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31600: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31601: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31602: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31603: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31604: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31605: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31606: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31607: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31608: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31609: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31610: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31611: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31612: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31613: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31614: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31615: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31616: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31617: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31618: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31619: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31620: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31621: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31622: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31623: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31624: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31625: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31626: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31627: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31628: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31629: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31630: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31631: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31632: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31633: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31634: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31635: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31636: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31637: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_31638: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_31639: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31640: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31641: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31642: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31643: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31644: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_31645: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31646: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_31647: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31648: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31649: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_31650: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31651: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_31652: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31653: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31654: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31655: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31656: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31657: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31658: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31659: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_31660: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31661: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31662: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31663: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31664: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31665: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31666: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31667: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31668: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31669: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31670: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31671: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31672: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31673: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_31674: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31675: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31676: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31677: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31678: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31679: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31680: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31681: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31682: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31683: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31684: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31685: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31686: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31687: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31688: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_31689: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31690: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31691: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31692: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31693: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31694: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31695: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31696: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31697: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31698: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31699: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31700: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31701: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31702: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31703: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31704: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31705: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31706: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31707: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31708: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != Empty
rule_31709: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31710: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31711: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != Empty
rule_31712: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31713: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31714: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31715: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31716: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31717: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != Empty
rule_31718: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31719: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31720: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31721: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31722: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31723: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31724: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31725: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31726: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31727: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31728: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31729: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31730: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31731: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31732: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31733: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31734: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31735: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31736: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31737: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31738: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31739: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31740: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31741: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31742: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31743: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31744: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31745: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31746: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31747: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31748: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31749: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31750: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31751: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31752: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31753: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31754: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31755: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31756: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31757: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31758: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31759: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31760: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31761: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31762: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31763: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31764: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31765: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31766: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31767: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31768: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31769: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31770: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31771: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31772: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31773: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31774: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31775: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31776: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31777: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_31778: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31779: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31780: Chan3[NODE_2].Cmd = InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_31781: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_31782: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31783: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31784: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31785: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31786: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_31787: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31788: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31789: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31790: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_31791: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31792: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31793: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31794: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31795: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31796: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31797: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31798: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31799: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31800: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31801: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31802: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31803: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31804: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31805: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31806: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31807: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31808: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31809: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31810: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31811: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31812: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31813: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31814: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31815: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31816: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31817: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31818: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31819: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31820: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31821: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31822: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31823: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31824: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31825: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31826: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31827: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31828: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31829: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31830: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31831: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31832: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31833: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_31834: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31835: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31836: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31837: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31838: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_31839: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_31840: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31841: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_31842: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31843: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31844: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_31845: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31846: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31847: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31848: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31849: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31850: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31851: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31852: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31853: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31854: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31855: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31856: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31857: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31858: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31859: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31860: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31861: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_31862: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31863: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31864: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31865: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31866: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31867: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31868: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31869: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31870: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_31871: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31872: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31873: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31874: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31875: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31876: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31877: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31878: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31879: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31880: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31881: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31882: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31883: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31884: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31885: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31886: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31887: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31888: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31889: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31890: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_31891: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31892: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31893: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31894: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31895: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31896: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31897: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31898: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31899: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31900: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31901: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31902: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31903: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31904: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31905: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31906: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31907: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_31908: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31909: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31910: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31911: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31912: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31913: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31914: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31915: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31916: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31917: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31918: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31919: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31920: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31921: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31922: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31923: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31924: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31925: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31926: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31927: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31928: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31929: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31930: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31931: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31932: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31933: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31934: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31935: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31936: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31937: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31938: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31939: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31940: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31941: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31942: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31943: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31944: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31945: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31946: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31947: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31948: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31949: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31950: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31951: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31952: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31953: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31954: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31955: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31956: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31957: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31958: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31959: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31960: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31961: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31962: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31963: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31964: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31965: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_31966: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31967: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31968: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31969: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31970: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31971: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31972: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31973: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31974: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31975: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31976: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31977: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31978: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31979: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31980: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31981: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31982: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31983: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31984: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31985: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31986: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31987: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31988: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31989: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31990: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31991: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31992: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31993: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31994: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31995: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31996: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31997: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31998: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31999: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32000: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32001: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32002: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32003: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32004: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32005: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32006: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32007: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_32008: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_32009: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_32010: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32011: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32012: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32013: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_32014: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_32015: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_32016: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_32017: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32018: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32019: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32020: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32021: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32022: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32023: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32024: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32025: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32026: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_32027: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32028: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32029: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_32030: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_32031: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_32032: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_32033: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_32034: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
rule_32035: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32036: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32037: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32038: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_32039: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32040: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_32041: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32042: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32043: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32044: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32045: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32046: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_32047: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32048: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32049: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_32050: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32051: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32052: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32053: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32054: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32055: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32056: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32057: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_32058: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32059: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32060: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32061: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32062: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32063: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32064: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32065: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32066: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32067: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32068: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32069: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32070: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32071: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32072: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32073: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32074: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32075: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32076: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32077: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32078: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32079: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_32080: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != Empty
rule_32081: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32082: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32083: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32084: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32085: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32086: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32087: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32088: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_32089: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32090: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32091: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32092: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32093: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32094: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32095: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32096: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32097: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32098: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32099: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32100: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32101: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32102: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32103: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32104: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32105: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32106: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32107: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32108: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32109: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32110: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32111: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32112: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32113: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32114: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32115: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32116: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_32117: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_32118: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32119: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_32120: Cache[NODE_1].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_32121: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32122: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32123: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32124: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32125: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32126: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32127: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32128: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32129: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32130: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32131: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32132: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32133: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32134: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32135: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32136: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32137: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32138: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32139: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32140: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32141: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32142: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32143: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32144: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32145: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32146: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32147: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32148: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32149: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_32150: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_32151: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_32152: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_32153: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32154: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_32155: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32156: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32157: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_32158: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32159: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32160: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32161: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32162: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32163: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32164: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_32165: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32166: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32167: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_32168: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32169: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != Empty
rule_32170: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32171: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_32172: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32173: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_32174: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32175: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32176: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_32177: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32178: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32179: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32180: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32181: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32182: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32183: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32184: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32185: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32186: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32187: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32188: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_32189: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32190: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_32191: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != Empty
rule_32192: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32193: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32194: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32195: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32196: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32197: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32198: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32199: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32200: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32201: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32202: Cache[NODE_2].State != I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_32203: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32204: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_32205: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32206: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32207: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32208: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32209: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32210: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32211: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32212: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32213: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32214: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32215: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32216: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32217: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32218: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32219: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32220: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32221: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32222: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32223: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32224: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32225: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32226: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32227: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32228: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32229: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32230: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32231: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32232: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32233: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32234: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32235: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32236: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32237: Chan3[NODE_1].Cmd = InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32238: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32239: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32240: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32241: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32242: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32243: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32244: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32245: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32246: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32247: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32248: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32249: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_32250: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_32251: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32252: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32253: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32254: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32255: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32256: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32257: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32258: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32259: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32260: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32261: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32262: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32263: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32264: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32265: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32266: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32267: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32268: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32269: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_32270: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32271: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32272: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32273: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32274: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32275: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32276: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_32277: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_32278: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32279: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32280: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_32281: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32282: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32283: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32284: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32285: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32286: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32287: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32288: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32289: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32290: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32291: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32292: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32293: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_32294: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32295: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32296: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32297: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32298: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32299: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32300: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32301: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32302: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32303: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32304: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32305: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32306: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32307: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32308: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32309: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32310: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32311: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32312: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32313: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32314: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32315: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32316: Cache[NODE_2].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32317: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32318: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32319: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32320: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32321: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32322: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32323: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32324: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32325: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32326: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32327: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32328: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32329: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32330: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32331: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32332: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32333: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32334: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32335: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32336: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32337: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32338: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32339: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32340: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_32341: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32342: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32343: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32344: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32345: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32346: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32347: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32348: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32349: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32350: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32351: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32352: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32353: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32354: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32355: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32356: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32357: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32358: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32359: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32360: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32361: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32362: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32363: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != Empty
rule_32364: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32365: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32366: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32367: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32368: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32369: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32370: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32371: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32372: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32373: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32374: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32375: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32376: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32377: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32378: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32379: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32380: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32381: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32382: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32383: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32384: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32385: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_32386: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32387: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32388: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32389: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32390: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32391: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32392: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32393: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32394: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32395: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32396: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32397: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32398: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32399: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32400: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32401: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32402: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32403: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32404: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32405: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32406: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32407: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32408: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != Empty
rule_32409: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32410: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32411: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32412: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32413: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32414: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32415: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32416: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32417: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32418: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32419: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32420: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32421: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32422: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32423: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32424: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32425: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32426: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32427: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32428: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32429: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32430: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32431: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32432: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32433: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32434: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32435: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32436: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32437: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32438: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32439: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32440: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32441: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32442: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32443: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32444: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32445: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32446: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32447: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32448: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32449: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32450: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32451: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32452: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32453: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32454: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32455: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32456: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32457: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32458: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32459: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32460: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32461: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32462: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32463: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32464: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32465: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32466: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32467: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32468: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32469: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32470: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32471: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32472: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32473: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32474: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_32475: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32476: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32477: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32478: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32479: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32480: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32481: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32482: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32483: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32484: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_32485: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32486: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32487: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32488: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32489: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32490: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32491: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32492: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32493: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32494: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32495: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32496: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32497: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32498: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_32499: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32500: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32501: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32502: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32503: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32504: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32505: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32506: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32507: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32508: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32509: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32510: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32511: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32512: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32513: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32514: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32515: Chan2[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32516: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32517: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32518: Chan3[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32519: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32520: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32521: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32522: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32523: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32524: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32525: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32526: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32527: Chan3[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_32528: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32529: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32530: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32531: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32532: Chan3[NODE_2].Cmd = InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32533: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32534: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32535: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32536: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32537: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32538: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32539: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32540: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32541: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32542: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32543: Chan2[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32544: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32545: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32546: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32547: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32548: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32549: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32550: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32551: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32552: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32553: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32554: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32555: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32556: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32557: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32558: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32559: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32560: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
