
ac_power.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000415c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005cc  08004268  08004268  00014268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004834  08004834  00014834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800483c  0800483c  0001483c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004840  08004840  00014840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000518  20000000  08004844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000064  20000518  08004d5c  00020518  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  2000057c  08004d5c  0002057c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020518  2**0
                  CONTENTS, READONLY
 10 .debug_info   00029765  00000000  00000000  00020541  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005531  00000000  00000000  00049ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dc8  00000000  00000000  0004f1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d50  00000000  00000000  0004ffa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008876  00000000  00000000  00050cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006167  00000000  00000000  00059566  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005f6cd  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003864  00000000  00000000  0005f74c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00002735  00000000  00000000  00062fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  000656e5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000518 	.word	0x20000518
 8000128:	00000000 	.word	0x00000000
 800012c:	08004250 	.word	0x08004250

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000051c 	.word	0x2000051c
 8000148:	08004250 	.word	0x08004250

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	; 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029a:	f1a4 0401 	sub.w	r4, r4, #1
 800029e:	d1e9      	bne.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f092 0f00 	teq	r2, #0
 8000446:	bf14      	ite	ne
 8000448:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800044c:	4770      	bxeq	lr
 800044e:	b530      	push	{r4, r5, lr}
 8000450:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000454:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000458:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800045c:	e720      	b.n	80002a0 <__adddf3+0x138>
 800045e:	bf00      	nop

08000460 <__aeabi_ul2d>:
 8000460:	ea50 0201 	orrs.w	r2, r0, r1
 8000464:	bf08      	it	eq
 8000466:	4770      	bxeq	lr
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	f04f 0500 	mov.w	r5, #0
 800046e:	e00a      	b.n	8000486 <__aeabi_l2d+0x16>

08000470 <__aeabi_l2d>:
 8000470:	ea50 0201 	orrs.w	r2, r0, r1
 8000474:	bf08      	it	eq
 8000476:	4770      	bxeq	lr
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047e:	d502      	bpl.n	8000486 <__aeabi_l2d+0x16>
 8000480:	4240      	negs	r0, r0
 8000482:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000486:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000492:	f43f aedc 	beq.w	800024e <__adddf3+0xe6>
 8000496:	f04f 0203 	mov.w	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80004be:	ea40 000e 	orr.w	r0, r0, lr
 80004c2:	fa21 f102 	lsr.w	r1, r1, r2
 80004c6:	4414      	add	r4, r2
 80004c8:	e6c1      	b.n	800024e <__adddf3+0xe6>
 80004ca:	bf00      	nop

080004cc <__aeabi_dmul>:
 80004cc:	b570      	push	{r4, r5, r6, lr}
 80004ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004da:	bf1d      	ittte	ne
 80004dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e0:	ea94 0f0c 	teqne	r4, ip
 80004e4:	ea95 0f0c 	teqne	r5, ip
 80004e8:	f000 f8de 	bleq	80006a8 <__aeabi_dmul+0x1dc>
 80004ec:	442c      	add	r4, r5
 80004ee:	ea81 0603 	eor.w	r6, r1, r3
 80004f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fe:	bf18      	it	ne
 8000500:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000504:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000508:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800050c:	d038      	beq.n	8000580 <__aeabi_dmul+0xb4>
 800050e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000522:	f04f 0600 	mov.w	r6, #0
 8000526:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052a:	f09c 0f00 	teq	ip, #0
 800052e:	bf18      	it	ne
 8000530:	f04e 0e01 	orrne.w	lr, lr, #1
 8000534:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000538:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800053c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000540:	d204      	bcs.n	800054c <__aeabi_dmul+0x80>
 8000542:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000546:	416d      	adcs	r5, r5
 8000548:	eb46 0606 	adc.w	r6, r6, r6
 800054c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000550:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000554:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000558:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800055c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000560:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000564:	bf88      	it	hi
 8000566:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056a:	d81e      	bhi.n	80005aa <__aeabi_dmul+0xde>
 800056c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000570:	bf08      	it	eq
 8000572:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000576:	f150 0000 	adcs.w	r0, r0, #0
 800057a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000584:	ea46 0101 	orr.w	r1, r6, r1
 8000588:	ea40 0002 	orr.w	r0, r0, r2
 800058c:	ea81 0103 	eor.w	r1, r1, r3
 8000590:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000594:	bfc2      	ittt	gt
 8000596:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059e:	bd70      	popgt	{r4, r5, r6, pc}
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f04f 0e00 	mov.w	lr, #0
 80005a8:	3c01      	subs	r4, #1
 80005aa:	f300 80ab 	bgt.w	8000704 <__aeabi_dmul+0x238>
 80005ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b2:	bfde      	ittt	le
 80005b4:	2000      	movle	r0, #0
 80005b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ba:	bd70      	pople	{r4, r5, r6, pc}
 80005bc:	f1c4 0400 	rsb	r4, r4, #0
 80005c0:	3c20      	subs	r4, #32
 80005c2:	da35      	bge.n	8000630 <__aeabi_dmul+0x164>
 80005c4:	340c      	adds	r4, #12
 80005c6:	dc1b      	bgt.n	8000600 <__aeabi_dmul+0x134>
 80005c8:	f104 0414 	add.w	r4, r4, #20
 80005cc:	f1c4 0520 	rsb	r5, r4, #32
 80005d0:	fa00 f305 	lsl.w	r3, r0, r5
 80005d4:	fa20 f004 	lsr.w	r0, r0, r4
 80005d8:	fa01 f205 	lsl.w	r2, r1, r5
 80005dc:	ea40 0002 	orr.w	r0, r0, r2
 80005e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005ec:	fa21 f604 	lsr.w	r6, r1, r4
 80005f0:	eb42 0106 	adc.w	r1, r2, r6
 80005f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f8:	bf08      	it	eq
 80005fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fe:	bd70      	pop	{r4, r5, r6, pc}
 8000600:	f1c4 040c 	rsb	r4, r4, #12
 8000604:	f1c4 0520 	rsb	r5, r4, #32
 8000608:	fa00 f304 	lsl.w	r3, r0, r4
 800060c:	fa20 f005 	lsr.w	r0, r0, r5
 8000610:	fa01 f204 	lsl.w	r2, r1, r4
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	f141 0100 	adc.w	r1, r1, #0
 8000624:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000628:	bf08      	it	eq
 800062a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f205 	lsl.w	r2, r0, r5
 8000638:	ea4e 0e02 	orr.w	lr, lr, r2
 800063c:	fa20 f304 	lsr.w	r3, r0, r4
 8000640:	fa01 f205 	lsl.w	r2, r1, r5
 8000644:	ea43 0302 	orr.w	r3, r3, r2
 8000648:	fa21 f004 	lsr.w	r0, r1, r4
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	fa21 f204 	lsr.w	r2, r1, r4
 8000654:	ea20 0002 	bic.w	r0, r0, r2
 8000658:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800065c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000660:	bf08      	it	eq
 8000662:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000666:	bd70      	pop	{r4, r5, r6, pc}
 8000668:	f094 0f00 	teq	r4, #0
 800066c:	d10f      	bne.n	800068e <__aeabi_dmul+0x1c2>
 800066e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000672:	0040      	lsls	r0, r0, #1
 8000674:	eb41 0101 	adc.w	r1, r1, r1
 8000678:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800067c:	bf08      	it	eq
 800067e:	3c01      	subeq	r4, #1
 8000680:	d0f7      	beq.n	8000672 <__aeabi_dmul+0x1a6>
 8000682:	ea41 0106 	orr.w	r1, r1, r6
 8000686:	f095 0f00 	teq	r5, #0
 800068a:	bf18      	it	ne
 800068c:	4770      	bxne	lr
 800068e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000692:	0052      	lsls	r2, r2, #1
 8000694:	eb43 0303 	adc.w	r3, r3, r3
 8000698:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3d01      	subeq	r5, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1c6>
 80006a2:	ea43 0306 	orr.w	r3, r3, r6
 80006a6:	4770      	bx	lr
 80006a8:	ea94 0f0c 	teq	r4, ip
 80006ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b0:	bf18      	it	ne
 80006b2:	ea95 0f0c 	teqne	r5, ip
 80006b6:	d00c      	beq.n	80006d2 <__aeabi_dmul+0x206>
 80006b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006bc:	bf18      	it	ne
 80006be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c2:	d1d1      	bne.n	8000668 <__aeabi_dmul+0x19c>
 80006c4:	ea81 0103 	eor.w	r1, r1, r3
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	f04f 0000 	mov.w	r0, #0
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
 80006d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d6:	bf06      	itte	eq
 80006d8:	4610      	moveq	r0, r2
 80006da:	4619      	moveq	r1, r3
 80006dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e0:	d019      	beq.n	8000716 <__aeabi_dmul+0x24a>
 80006e2:	ea94 0f0c 	teq	r4, ip
 80006e6:	d102      	bne.n	80006ee <__aeabi_dmul+0x222>
 80006e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006ec:	d113      	bne.n	8000716 <__aeabi_dmul+0x24a>
 80006ee:	ea95 0f0c 	teq	r5, ip
 80006f2:	d105      	bne.n	8000700 <__aeabi_dmul+0x234>
 80006f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f8:	bf1c      	itt	ne
 80006fa:	4610      	movne	r0, r2
 80006fc:	4619      	movne	r1, r3
 80006fe:	d10a      	bne.n	8000716 <__aeabi_dmul+0x24a>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000710:	f04f 0000 	mov.w	r0, #0
 8000714:	bd70      	pop	{r4, r5, r6, pc}
 8000716:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071e:	bd70      	pop	{r4, r5, r6, pc}

08000720 <__aeabi_ddiv>:
 8000720:	b570      	push	{r4, r5, r6, lr}
 8000722:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000726:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072e:	bf1d      	ittte	ne
 8000730:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000734:	ea94 0f0c 	teqne	r4, ip
 8000738:	ea95 0f0c 	teqne	r5, ip
 800073c:	f000 f8a7 	bleq	800088e <__aeabi_ddiv+0x16e>
 8000740:	eba4 0405 	sub.w	r4, r4, r5
 8000744:	ea81 0e03 	eor.w	lr, r1, r3
 8000748:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800074c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000750:	f000 8088 	beq.w	8000864 <__aeabi_ddiv+0x144>
 8000754:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000758:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800075c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000760:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000764:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000768:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800076c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000770:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000774:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000778:	429d      	cmp	r5, r3
 800077a:	bf08      	it	eq
 800077c:	4296      	cmpeq	r6, r2
 800077e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000782:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000786:	d202      	bcs.n	800078e <__aeabi_ddiv+0x6e>
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	1ab6      	subs	r6, r6, r2
 8000790:	eb65 0503 	sbc.w	r5, r5, r3
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007aa:	bf22      	ittt	cs
 80007ac:	1ab6      	subcs	r6, r6, r2
 80007ae:	4675      	movcs	r5, lr
 80007b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80007be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c2:	bf22      	ittt	cs
 80007c4:	1ab6      	subcs	r6, r6, r2
 80007c6:	4675      	movcs	r5, lr
 80007c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000800:	d018      	beq.n	8000834 <__aeabi_ddiv+0x114>
 8000802:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000806:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000812:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000816:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081e:	d1c0      	bne.n	80007a2 <__aeabi_ddiv+0x82>
 8000820:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000824:	d10b      	bne.n	800083e <__aeabi_ddiv+0x11e>
 8000826:	ea41 0100 	orr.w	r1, r1, r0
 800082a:	f04f 0000 	mov.w	r0, #0
 800082e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000832:	e7b6      	b.n	80007a2 <__aeabi_ddiv+0x82>
 8000834:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000838:	bf04      	itt	eq
 800083a:	4301      	orreq	r1, r0
 800083c:	2000      	moveq	r0, #0
 800083e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000842:	bf88      	it	hi
 8000844:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000848:	f63f aeaf 	bhi.w	80005aa <__aeabi_dmul+0xde>
 800084c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000850:	bf04      	itt	eq
 8000852:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000856:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085a:	f150 0000 	adcs.w	r0, r0, #0
 800085e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000868:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800086c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000870:	bfc2      	ittt	gt
 8000872:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000876:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087a:	bd70      	popgt	{r4, r5, r6, pc}
 800087c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000880:	f04f 0e00 	mov.w	lr, #0
 8000884:	3c01      	subs	r4, #1
 8000886:	e690      	b.n	80005aa <__aeabi_dmul+0xde>
 8000888:	ea45 0e06 	orr.w	lr, r5, r6
 800088c:	e68d      	b.n	80005aa <__aeabi_dmul+0xde>
 800088e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000892:	ea94 0f0c 	teq	r4, ip
 8000896:	bf08      	it	eq
 8000898:	ea95 0f0c 	teqeq	r5, ip
 800089c:	f43f af3b 	beq.w	8000716 <__aeabi_dmul+0x24a>
 80008a0:	ea94 0f0c 	teq	r4, ip
 80008a4:	d10a      	bne.n	80008bc <__aeabi_ddiv+0x19c>
 80008a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008aa:	f47f af34 	bne.w	8000716 <__aeabi_dmul+0x24a>
 80008ae:	ea95 0f0c 	teq	r5, ip
 80008b2:	f47f af25 	bne.w	8000700 <__aeabi_dmul+0x234>
 80008b6:	4610      	mov	r0, r2
 80008b8:	4619      	mov	r1, r3
 80008ba:	e72c      	b.n	8000716 <__aeabi_dmul+0x24a>
 80008bc:	ea95 0f0c 	teq	r5, ip
 80008c0:	d106      	bne.n	80008d0 <__aeabi_ddiv+0x1b0>
 80008c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c6:	f43f aefd 	beq.w	80006c4 <__aeabi_dmul+0x1f8>
 80008ca:	4610      	mov	r0, r2
 80008cc:	4619      	mov	r1, r3
 80008ce:	e722      	b.n	8000716 <__aeabi_dmul+0x24a>
 80008d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d4:	bf18      	it	ne
 80008d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008da:	f47f aec5 	bne.w	8000668 <__aeabi_dmul+0x19c>
 80008de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e2:	f47f af0d 	bne.w	8000700 <__aeabi_dmul+0x234>
 80008e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ea:	f47f aeeb 	bne.w	80006c4 <__aeabi_dmul+0x1f8>
 80008ee:	e712      	b.n	8000716 <__aeabi_dmul+0x24a>

080008f0 <__aeabi_d2uiz>:
 80008f0:	004a      	lsls	r2, r1, #1
 80008f2:	d211      	bcs.n	8000918 <__aeabi_d2uiz+0x28>
 80008f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f8:	d211      	bcs.n	800091e <__aeabi_d2uiz+0x2e>
 80008fa:	d50d      	bpl.n	8000918 <__aeabi_d2uiz+0x28>
 80008fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000900:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000904:	d40e      	bmi.n	8000924 <__aeabi_d2uiz+0x34>
 8000906:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	4770      	bx	lr
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	4770      	bx	lr
 800091e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000922:	d102      	bne.n	800092a <__aeabi_d2uiz+0x3a>
 8000924:	f04f 30ff 	mov.w	r0, #4294967295
 8000928:	4770      	bx	lr
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	4770      	bx	lr

08000930 <__aeabi_frsub>:
 8000930:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000934:	e002      	b.n	800093c <__addsf3>
 8000936:	bf00      	nop

08000938 <__aeabi_fsub>:
 8000938:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800093c <__addsf3>:
 800093c:	0042      	lsls	r2, r0, #1
 800093e:	bf1f      	itttt	ne
 8000940:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000944:	ea92 0f03 	teqne	r2, r3
 8000948:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800094c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000950:	d06a      	beq.n	8000a28 <__addsf3+0xec>
 8000952:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000956:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800095a:	bfc1      	itttt	gt
 800095c:	18d2      	addgt	r2, r2, r3
 800095e:	4041      	eorgt	r1, r0
 8000960:	4048      	eorgt	r0, r1
 8000962:	4041      	eorgt	r1, r0
 8000964:	bfb8      	it	lt
 8000966:	425b      	neglt	r3, r3
 8000968:	2b19      	cmp	r3, #25
 800096a:	bf88      	it	hi
 800096c:	4770      	bxhi	lr
 800096e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000972:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000976:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800097a:	bf18      	it	ne
 800097c:	4240      	negne	r0, r0
 800097e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000982:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000986:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800098a:	bf18      	it	ne
 800098c:	4249      	negne	r1, r1
 800098e:	ea92 0f03 	teq	r2, r3
 8000992:	d03f      	beq.n	8000a14 <__addsf3+0xd8>
 8000994:	f1a2 0201 	sub.w	r2, r2, #1
 8000998:	fa41 fc03 	asr.w	ip, r1, r3
 800099c:	eb10 000c 	adds.w	r0, r0, ip
 80009a0:	f1c3 0320 	rsb	r3, r3, #32
 80009a4:	fa01 f103 	lsl.w	r1, r1, r3
 80009a8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009ac:	d502      	bpl.n	80009b4 <__addsf3+0x78>
 80009ae:	4249      	negs	r1, r1
 80009b0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009b8:	d313      	bcc.n	80009e2 <__addsf3+0xa6>
 80009ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009be:	d306      	bcc.n	80009ce <__addsf3+0x92>
 80009c0:	0840      	lsrs	r0, r0, #1
 80009c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80009c6:	f102 0201 	add.w	r2, r2, #1
 80009ca:	2afe      	cmp	r2, #254	; 0xfe
 80009cc:	d251      	bcs.n	8000a72 <__addsf3+0x136>
 80009ce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009d6:	bf08      	it	eq
 80009d8:	f020 0001 	biceq.w	r0, r0, #1
 80009dc:	ea40 0003 	orr.w	r0, r0, r3
 80009e0:	4770      	bx	lr
 80009e2:	0049      	lsls	r1, r1, #1
 80009e4:	eb40 0000 	adc.w	r0, r0, r0
 80009e8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	d1ed      	bne.n	80009ce <__addsf3+0x92>
 80009f2:	fab0 fc80 	clz	ip, r0
 80009f6:	f1ac 0c08 	sub.w	ip, ip, #8
 80009fa:	ebb2 020c 	subs.w	r2, r2, ip
 80009fe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a02:	bfaa      	itet	ge
 8000a04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a08:	4252      	neglt	r2, r2
 8000a0a:	4318      	orrge	r0, r3
 8000a0c:	bfbc      	itt	lt
 8000a0e:	40d0      	lsrlt	r0, r2
 8000a10:	4318      	orrlt	r0, r3
 8000a12:	4770      	bx	lr
 8000a14:	f092 0f00 	teq	r2, #0
 8000a18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a1c:	bf06      	itte	eq
 8000a1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a22:	3201      	addeq	r2, #1
 8000a24:	3b01      	subne	r3, #1
 8000a26:	e7b5      	b.n	8000994 <__addsf3+0x58>
 8000a28:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a36:	d021      	beq.n	8000a7c <__addsf3+0x140>
 8000a38:	ea92 0f03 	teq	r2, r3
 8000a3c:	d004      	beq.n	8000a48 <__addsf3+0x10c>
 8000a3e:	f092 0f00 	teq	r2, #0
 8000a42:	bf08      	it	eq
 8000a44:	4608      	moveq	r0, r1
 8000a46:	4770      	bx	lr
 8000a48:	ea90 0f01 	teq	r0, r1
 8000a4c:	bf1c      	itt	ne
 8000a4e:	2000      	movne	r0, #0
 8000a50:	4770      	bxne	lr
 8000a52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a56:	d104      	bne.n	8000a62 <__addsf3+0x126>
 8000a58:	0040      	lsls	r0, r0, #1
 8000a5a:	bf28      	it	cs
 8000a5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a60:	4770      	bx	lr
 8000a62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a66:	bf3c      	itt	cc
 8000a68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a6c:	4770      	bxcc	lr
 8000a6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a7a:	4770      	bx	lr
 8000a7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a80:	bf16      	itet	ne
 8000a82:	4608      	movne	r0, r1
 8000a84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a88:	4601      	movne	r1, r0
 8000a8a:	0242      	lsls	r2, r0, #9
 8000a8c:	bf06      	itte	eq
 8000a8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a92:	ea90 0f01 	teqeq	r0, r1
 8000a96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_ui2f>:
 8000a9c:	f04f 0300 	mov.w	r3, #0
 8000aa0:	e004      	b.n	8000aac <__aeabi_i2f+0x8>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_i2f>:
 8000aa4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000aa8:	bf48      	it	mi
 8000aaa:	4240      	negmi	r0, r0
 8000aac:	ea5f 0c00 	movs.w	ip, r0
 8000ab0:	bf08      	it	eq
 8000ab2:	4770      	bxeq	lr
 8000ab4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ab8:	4601      	mov	r1, r0
 8000aba:	f04f 0000 	mov.w	r0, #0
 8000abe:	e01c      	b.n	8000afa <__aeabi_l2f+0x2a>

08000ac0 <__aeabi_ul2f>:
 8000ac0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac4:	bf08      	it	eq
 8000ac6:	4770      	bxeq	lr
 8000ac8:	f04f 0300 	mov.w	r3, #0
 8000acc:	e00a      	b.n	8000ae4 <__aeabi_l2f+0x14>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_l2f>:
 8000ad0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad4:	bf08      	it	eq
 8000ad6:	4770      	bxeq	lr
 8000ad8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000adc:	d502      	bpl.n	8000ae4 <__aeabi_l2f+0x14>
 8000ade:	4240      	negs	r0, r0
 8000ae0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae4:	ea5f 0c01 	movs.w	ip, r1
 8000ae8:	bf02      	ittt	eq
 8000aea:	4684      	moveq	ip, r0
 8000aec:	4601      	moveq	r1, r0
 8000aee:	2000      	moveq	r0, #0
 8000af0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000af4:	bf08      	it	eq
 8000af6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000afa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000afe:	fabc f28c 	clz	r2, ip
 8000b02:	3a08      	subs	r2, #8
 8000b04:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b08:	db10      	blt.n	8000b2c <__aeabi_l2f+0x5c>
 8000b0a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b0e:	4463      	add	r3, ip
 8000b10:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b14:	f1c2 0220 	rsb	r2, r2, #32
 8000b18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b20:	eb43 0002 	adc.w	r0, r3, r2
 8000b24:	bf08      	it	eq
 8000b26:	f020 0001 	biceq.w	r0, r0, #1
 8000b2a:	4770      	bx	lr
 8000b2c:	f102 0220 	add.w	r2, r2, #32
 8000b30:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b34:	f1c2 0220 	rsb	r2, r2, #32
 8000b38:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b3c:	fa21 f202 	lsr.w	r2, r1, r2
 8000b40:	eb43 0002 	adc.w	r0, r3, r2
 8000b44:	bf08      	it	eq
 8000b46:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_fmul>:
 8000b4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b54:	bf1e      	ittt	ne
 8000b56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b5a:	ea92 0f0c 	teqne	r2, ip
 8000b5e:	ea93 0f0c 	teqne	r3, ip
 8000b62:	d06f      	beq.n	8000c44 <__aeabi_fmul+0xf8>
 8000b64:	441a      	add	r2, r3
 8000b66:	ea80 0c01 	eor.w	ip, r0, r1
 8000b6a:	0240      	lsls	r0, r0, #9
 8000b6c:	bf18      	it	ne
 8000b6e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b72:	d01e      	beq.n	8000bb2 <__aeabi_fmul+0x66>
 8000b74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b78:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b7c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b80:	fba0 3101 	umull	r3, r1, r0, r1
 8000b84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b88:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b8c:	bf3e      	ittt	cc
 8000b8e:	0049      	lslcc	r1, r1, #1
 8000b90:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b94:	005b      	lslcc	r3, r3, #1
 8000b96:	ea40 0001 	orr.w	r0, r0, r1
 8000b9a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b9e:	2afd      	cmp	r2, #253	; 0xfd
 8000ba0:	d81d      	bhi.n	8000bde <__aeabi_fmul+0x92>
 8000ba2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ba6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000baa:	bf08      	it	eq
 8000bac:	f020 0001 	biceq.w	r0, r0, #1
 8000bb0:	4770      	bx	lr
 8000bb2:	f090 0f00 	teq	r0, #0
 8000bb6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bba:	bf08      	it	eq
 8000bbc:	0249      	lsleq	r1, r1, #9
 8000bbe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bc2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bc6:	3a7f      	subs	r2, #127	; 0x7f
 8000bc8:	bfc2      	ittt	gt
 8000bca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000bce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bd2:	4770      	bxgt	lr
 8000bd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	3a01      	subs	r2, #1
 8000bde:	dc5d      	bgt.n	8000c9c <__aeabi_fmul+0x150>
 8000be0:	f112 0f19 	cmn.w	r2, #25
 8000be4:	bfdc      	itt	le
 8000be6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000bea:	4770      	bxle	lr
 8000bec:	f1c2 0200 	rsb	r2, r2, #0
 8000bf0:	0041      	lsls	r1, r0, #1
 8000bf2:	fa21 f102 	lsr.w	r1, r1, r2
 8000bf6:	f1c2 0220 	rsb	r2, r2, #32
 8000bfa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bfe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c02:	f140 0000 	adc.w	r0, r0, #0
 8000c06:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c0a:	bf08      	it	eq
 8000c0c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c10:	4770      	bx	lr
 8000c12:	f092 0f00 	teq	r2, #0
 8000c16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0040      	lsleq	r0, r0, #1
 8000c1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c22:	3a01      	subeq	r2, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fmul+0xce>
 8000c26:	ea40 000c 	orr.w	r0, r0, ip
 8000c2a:	f093 0f00 	teq	r3, #0
 8000c2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c32:	bf02      	ittt	eq
 8000c34:	0049      	lsleq	r1, r1, #1
 8000c36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c3a:	3b01      	subeq	r3, #1
 8000c3c:	d0f9      	beq.n	8000c32 <__aeabi_fmul+0xe6>
 8000c3e:	ea41 010c 	orr.w	r1, r1, ip
 8000c42:	e78f      	b.n	8000b64 <__aeabi_fmul+0x18>
 8000c44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c48:	ea92 0f0c 	teq	r2, ip
 8000c4c:	bf18      	it	ne
 8000c4e:	ea93 0f0c 	teqne	r3, ip
 8000c52:	d00a      	beq.n	8000c6a <__aeabi_fmul+0x11e>
 8000c54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c58:	bf18      	it	ne
 8000c5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c5e:	d1d8      	bne.n	8000c12 <__aeabi_fmul+0xc6>
 8000c60:	ea80 0001 	eor.w	r0, r0, r1
 8000c64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c68:	4770      	bx	lr
 8000c6a:	f090 0f00 	teq	r0, #0
 8000c6e:	bf17      	itett	ne
 8000c70:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c74:	4608      	moveq	r0, r1
 8000c76:	f091 0f00 	teqne	r1, #0
 8000c7a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c7e:	d014      	beq.n	8000caa <__aeabi_fmul+0x15e>
 8000c80:	ea92 0f0c 	teq	r2, ip
 8000c84:	d101      	bne.n	8000c8a <__aeabi_fmul+0x13e>
 8000c86:	0242      	lsls	r2, r0, #9
 8000c88:	d10f      	bne.n	8000caa <__aeabi_fmul+0x15e>
 8000c8a:	ea93 0f0c 	teq	r3, ip
 8000c8e:	d103      	bne.n	8000c98 <__aeabi_fmul+0x14c>
 8000c90:	024b      	lsls	r3, r1, #9
 8000c92:	bf18      	it	ne
 8000c94:	4608      	movne	r0, r1
 8000c96:	d108      	bne.n	8000caa <__aeabi_fmul+0x15e>
 8000c98:	ea80 0001 	eor.w	r0, r0, r1
 8000c9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ca0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca8:	4770      	bx	lr
 8000caa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cb2:	4770      	bx	lr

08000cb4 <__aeabi_fdiv>:
 8000cb4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cb8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc2:	ea92 0f0c 	teqne	r2, ip
 8000cc6:	ea93 0f0c 	teqne	r3, ip
 8000cca:	d069      	beq.n	8000da0 <__aeabi_fdiv+0xec>
 8000ccc:	eba2 0203 	sub.w	r2, r2, r3
 8000cd0:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd4:	0249      	lsls	r1, r1, #9
 8000cd6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cda:	d037      	beq.n	8000d4c <__aeabi_fdiv+0x98>
 8000cdc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ce0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ce4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ce8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cec:	428b      	cmp	r3, r1
 8000cee:	bf38      	it	cc
 8000cf0:	005b      	lslcc	r3, r3, #1
 8000cf2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cf6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	bf24      	itt	cs
 8000cfe:	1a5b      	subcs	r3, r3, r1
 8000d00:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d04:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d08:	bf24      	itt	cs
 8000d0a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d0e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d12:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d16:	bf24      	itt	cs
 8000d18:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d20:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d24:	bf24      	itt	cs
 8000d26:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d2a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	bf18      	it	ne
 8000d32:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d36:	d1e0      	bne.n	8000cfa <__aeabi_fdiv+0x46>
 8000d38:	2afd      	cmp	r2, #253	; 0xfd
 8000d3a:	f63f af50 	bhi.w	8000bde <__aeabi_fmul+0x92>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d50:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d54:	327f      	adds	r2, #127	; 0x7f
 8000d56:	bfc2      	ittt	gt
 8000d58:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d5c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d60:	4770      	bxgt	lr
 8000d62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d66:	f04f 0300 	mov.w	r3, #0
 8000d6a:	3a01      	subs	r2, #1
 8000d6c:	e737      	b.n	8000bde <__aeabi_fmul+0x92>
 8000d6e:	f092 0f00 	teq	r2, #0
 8000d72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d76:	bf02      	ittt	eq
 8000d78:	0040      	lsleq	r0, r0, #1
 8000d7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7e:	3a01      	subeq	r2, #1
 8000d80:	d0f9      	beq.n	8000d76 <__aeabi_fdiv+0xc2>
 8000d82:	ea40 000c 	orr.w	r0, r0, ip
 8000d86:	f093 0f00 	teq	r3, #0
 8000d8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0049      	lsleq	r1, r1, #1
 8000d92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d96:	3b01      	subeq	r3, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fdiv+0xda>
 8000d9a:	ea41 010c 	orr.w	r1, r1, ip
 8000d9e:	e795      	b.n	8000ccc <__aeabi_fdiv+0x18>
 8000da0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da4:	ea92 0f0c 	teq	r2, ip
 8000da8:	d108      	bne.n	8000dbc <__aeabi_fdiv+0x108>
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	f47f af7d 	bne.w	8000caa <__aeabi_fmul+0x15e>
 8000db0:	ea93 0f0c 	teq	r3, ip
 8000db4:	f47f af70 	bne.w	8000c98 <__aeabi_fmul+0x14c>
 8000db8:	4608      	mov	r0, r1
 8000dba:	e776      	b.n	8000caa <__aeabi_fmul+0x15e>
 8000dbc:	ea93 0f0c 	teq	r3, ip
 8000dc0:	d104      	bne.n	8000dcc <__aeabi_fdiv+0x118>
 8000dc2:	024b      	lsls	r3, r1, #9
 8000dc4:	f43f af4c 	beq.w	8000c60 <__aeabi_fmul+0x114>
 8000dc8:	4608      	mov	r0, r1
 8000dca:	e76e      	b.n	8000caa <__aeabi_fmul+0x15e>
 8000dcc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dd0:	bf18      	it	ne
 8000dd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dd6:	d1ca      	bne.n	8000d6e <__aeabi_fdiv+0xba>
 8000dd8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ddc:	f47f af5c 	bne.w	8000c98 <__aeabi_fmul+0x14c>
 8000de0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000de4:	f47f af3c 	bne.w	8000c60 <__aeabi_fmul+0x114>
 8000de8:	e75f      	b.n	8000caa <__aeabi_fmul+0x15e>
 8000dea:	bf00      	nop

08000dec <__aeabi_f2uiz>:
 8000dec:	0042      	lsls	r2, r0, #1
 8000dee:	d20e      	bcs.n	8000e0e <__aeabi_f2uiz+0x22>
 8000df0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000df4:	d30b      	bcc.n	8000e0e <__aeabi_f2uiz+0x22>
 8000df6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dfa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dfe:	d409      	bmi.n	8000e14 <__aeabi_f2uiz+0x28>
 8000e00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e08:	fa23 f002 	lsr.w	r0, r3, r2
 8000e0c:	4770      	bx	lr
 8000e0e:	f04f 0000 	mov.w	r0, #0
 8000e12:	4770      	bx	lr
 8000e14:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e18:	d101      	bne.n	8000e1e <__aeabi_f2uiz+0x32>
 8000e1a:	0242      	lsls	r2, r0, #9
 8000e1c:	d102      	bne.n	8000e24 <__aeabi_f2uiz+0x38>
 8000e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e22:	4770      	bx	lr
 8000e24:	f04f 0000 	mov.w	r0, #0
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000e4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e4e:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	791b      	ldrb	r3, [r3, #4]
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	68fa      	ldr	r2, [r7, #12]
 8000e66:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <ADC_Init+0xa0>)
 8000e72:	4013      	ands	r3, r2
 8000e74:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	68da      	ldr	r2, [r3, #12]
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	795b      	ldrb	r3, [r3, #5]
 8000e84:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000e86:	4313      	orrs	r3, r2
 8000e88:	68fa      	ldr	r2, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	68fa      	ldr	r2, [r7, #12]
 8000e92:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e98:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ea0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	7c1b      	ldrb	r3, [r3, #16]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	7afb      	ldrb	r3, [r7, #11]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000eb0:	7afb      	ldrb	r3, [r7, #11]
 8000eb2:	051b      	lsls	r3, r3, #20
 8000eb4:	68fa      	ldr	r2, [r7, #12]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000ec0:	bf00      	nop
 8000ec2:	3714      	adds	r7, #20
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	fff1f7fd 	.word	0xfff1f7fd

08000ed0 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	741a      	strb	r2, [r3, #16]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr

08000f06 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
 8000f0e:	460b      	mov	r3, r1
 8000f10:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f12:	78fb      	ldrb	r3, [r7, #3]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d006      	beq.n	8000f26 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f043 0201 	orr.w	r2, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 8000f24:	e005      	b.n	8000f32 <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f023 0201 	bic.w	r2, r3, #1
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	609a      	str	r2, [r3, #8]
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f48:	78fb      	ldrb	r3, [r7, #3]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d006      	beq.n	8000f5c <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
 8000f5a:	e005      	b.n	8000f68 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	609a      	str	r2, [r3, #8]
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc80      	pop	{r7}
 8000f70:	4770      	bx	lr

08000f72 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f043 0204 	orr.w	r2, r3, #4
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	609a      	str	r2, [r3, #8]
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr

08000f90 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f9c:	78fb      	ldrb	r3, [r7, #3]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d006      	beq.n	8000fb0 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8000fae:	e005      	b.n	8000fbc <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	609a      	str	r2, [r3, #8]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr

08000fc6 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b085      	sub	sp, #20
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	4608      	mov	r0, r1
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	70fb      	strb	r3, [r7, #3]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	70bb      	strb	r3, [r7, #2]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000fe8:	78fb      	ldrb	r3, [r7, #3]
 8000fea:	2b09      	cmp	r3, #9
 8000fec:	d923      	bls.n	8001036 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000ff4:	78fb      	ldrb	r3, [r7, #3]
 8000ff6:	f1a3 020a 	sub.w	r2, r3, #10
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	2207      	movs	r2, #7
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	43db      	mvns	r3, r3
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	4013      	ands	r3, r2
 8001010:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8001012:	7879      	ldrb	r1, [r7, #1]
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	f1a3 020a 	sub.w	r2, r3, #10
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	4313      	orrs	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	e01e      	b.n	8001074 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	691b      	ldr	r3, [r3, #16]
 800103a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800103c:	78fa      	ldrb	r2, [r7, #3]
 800103e:	4613      	mov	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4413      	add	r3, r2
 8001044:	2207      	movs	r2, #7
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	43db      	mvns	r3, r3
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	4013      	ands	r3, r2
 8001054:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8001056:	7879      	ldrb	r1, [r7, #1]
 8001058:	78fa      	ldrb	r2, [r7, #3]
 800105a:	4613      	mov	r3, r2
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	4413      	add	r3, r2
 8001060:	fa01 f303 	lsl.w	r3, r1, r3
 8001064:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	4313      	orrs	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8001074:	78bb      	ldrb	r3, [r7, #2]
 8001076:	2b06      	cmp	r3, #6
 8001078:	d821      	bhi.n	80010be <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800107e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8001080:	78bb      	ldrb	r3, [r7, #2]
 8001082:	1e5a      	subs	r2, r3, #1
 8001084:	4613      	mov	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	221f      	movs	r2, #31
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	43db      	mvns	r3, r3
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4013      	ands	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800109c:	78f9      	ldrb	r1, [r7, #3]
 800109e:	78bb      	ldrb	r3, [r7, #2]
 80010a0:	1e5a      	subs	r2, r3, #1
 80010a2:	4613      	mov	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ac:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80010bc:	e047      	b.n	800114e <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80010be:	78bb      	ldrb	r3, [r7, #2]
 80010c0:	2b0c      	cmp	r3, #12
 80010c2:	d821      	bhi.n	8001108 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	1fda      	subs	r2, r3, #7
 80010ce:	4613      	mov	r3, r2
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	4413      	add	r3, r2
 80010d4:	221f      	movs	r2, #31
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	43db      	mvns	r3, r3
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	4013      	ands	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80010e6:	78f9      	ldrb	r1, [r7, #3]
 80010e8:	78bb      	ldrb	r3, [r7, #2]
 80010ea:	1fda      	subs	r2, r3, #7
 80010ec:	4613      	mov	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	fa01 f303 	lsl.w	r3, r1, r3
 80010f6:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80010f8:	68fa      	ldr	r2, [r7, #12]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001106:	e022      	b.n	800114e <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800110c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800110e:	78bb      	ldrb	r3, [r7, #2]
 8001110:	f1a3 020d 	sub.w	r2, r3, #13
 8001114:	4613      	mov	r3, r2
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4413      	add	r3, r2
 800111a:	221f      	movs	r2, #31
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	43db      	mvns	r3, r3
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	4013      	ands	r3, r2
 800112a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800112c:	78f9      	ldrb	r1, [r7, #3]
 800112e:	78bb      	ldrb	r3, [r7, #2]
 8001130:	f1a3 020d 	sub.w	r2, r3, #13
 8001134:	4613      	mov	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	4313      	orrs	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001176:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	6a1b      	ldr	r3, [r3, #32]
 8001180:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001186:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001192:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	69db      	ldr	r3, [r3, #28]
 8001198:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800119e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011a4:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	60da      	str	r2, [r3, #12]
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2200      	movs	r2, #0
 800121c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d006      	beq.n	8001248 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f043 0201 	orr.w	r2, r3, #1
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8001246:	e006      	b.n	8001256 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001250:	4013      	ands	r3, r2
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	b29b      	uxth	r3, r3
}
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8001280:	2300      	movs	r3, #0
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <DMA_GetFlagStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <DMA_GetFlagStatus+0x48>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	e002      	b.n	80012a0 <DMA_GetFlagStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <DMA_GetFlagStatus+0x4c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 80012a0:	68ba      	ldr	r2, [r7, #8]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4013      	ands	r3, r2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <DMA_GetFlagStatus+0x38>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 80012aa:	2301      	movs	r3, #1
 80012ac:	73fb      	strb	r3, [r7, #15]
 80012ae:	e001      	b.n	80012b4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	40020400 	.word	0x40020400
 80012c4:	40020000 	.word	0x40020000

080012c8 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80012da:	4a06      	ldr	r2, [pc, #24]	; (80012f4 <DMA_ClearFlag+0x2c>)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 80012e0:	e002      	b.n	80012e8 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 80012e2:	4a05      	ldr	r2, [pc, #20]	; (80012f8 <DMA_ClearFlag+0x30>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6053      	str	r3, [r2, #4]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40020400 	.word	0x40020400
 80012f8:	40020000 	.word	0x40020000

080012fc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b089      	sub	sp, #36	; 0x24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	78db      	ldrb	r3, [r3, #3]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	78db      	ldrb	r3, [r3, #3]
 800132c:	f003 0310 	and.w	r3, r3, #16
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	789b      	ldrb	r3, [r3, #2]
 8001338:	461a      	mov	r2, r3
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	4313      	orrs	r3, r2
 800133e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	d044      	beq.n	80013d4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001350:	2300      	movs	r3, #0
 8001352:	61bb      	str	r3, [r7, #24]
 8001354:	e038      	b.n	80013c8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8001356:	2201      	movs	r2, #1
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4013      	ands	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	429a      	cmp	r2, r3
 8001372:	d126      	bne.n	80013c2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800137a:	220f      	movs	r2, #15
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	43db      	mvns	r3, r3
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	4013      	ands	r3, r2
 800138c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800138e:	69fa      	ldr	r2, [r7, #28]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	4313      	orrs	r3, r2
 800139a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	78db      	ldrb	r3, [r3, #3]
 80013a0:	2b28      	cmp	r3, #40	; 0x28
 80013a2:	d105      	bne.n	80013b0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80013a4:	2201      	movs	r2, #1
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	409a      	lsls	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	615a      	str	r2, [r3, #20]
 80013ae:	e008      	b.n	80013c2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	78db      	ldrb	r3, [r3, #3]
 80013b4:	2b48      	cmp	r3, #72	; 0x48
 80013b6:	d104      	bne.n	80013c2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80013b8:	2201      	movs	r2, #1
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	409a      	lsls	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61bb      	str	r3, [r7, #24]
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	2b07      	cmp	r3, #7
 80013cc:	d9c3      	bls.n	8001356 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	2bff      	cmp	r3, #255	; 0xff
 80013da:	d946      	bls.n	800146a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
 80013e6:	e03a      	b.n	800145e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	3308      	adds	r3, #8
 80013ec:	2201      	movs	r2, #1
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	429a      	cmp	r2, r3
 8001406:	d127      	bne.n	8001458 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800140e:	220f      	movs	r2, #15
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	43db      	mvns	r3, r3
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	4013      	ands	r3, r2
 8001420:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001422:	69fa      	ldr	r2, [r7, #28]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	4313      	orrs	r3, r2
 800142e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	78db      	ldrb	r3, [r3, #3]
 8001434:	2b28      	cmp	r3, #40	; 0x28
 8001436:	d105      	bne.n	8001444 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	3308      	adds	r3, #8
 800143c:	2201      	movs	r2, #1
 800143e:	409a      	lsls	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	78db      	ldrb	r3, [r3, #3]
 8001448:	2b48      	cmp	r3, #72	; 0x48
 800144a:	d105      	bne.n	8001458 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	3308      	adds	r3, #8
 8001450:	2201      	movs	r2, #1
 8001452:	409a      	lsls	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	3301      	adds	r3, #1
 800145c:	61bb      	str	r3, [r7, #24]
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	2b07      	cmp	r3, #7
 8001462:	d9c1      	bls.n	80013e8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	605a      	str	r2, [r3, #4]
  }
}
 800146a:	bf00      	nop
 800146c:	3724      	adds	r7, #36	; 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001482:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2202      	movs	r2, #2
 8001488:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2204      	movs	r2, #4
 800148e:	70da      	strb	r2, [r3, #3]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
	...

0800149c <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <RCC_ADCCLKConfig+0x34>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014b4:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014be:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <RCC_ADCCLKConfig+0x34>)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6053      	str	r3, [r2, #4]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40021000 	.word	0x40021000

080014d4 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	2300      	movs	r3, #0
 80014ea:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80014ec:	4b4c      	ldr	r3, [pc, #304]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 030c 	and.w	r3, r3, #12
 80014f4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d007      	beq.n	800150c <RCC_GetClocksFreq+0x38>
 80014fc:	2b08      	cmp	r3, #8
 80014fe:	d009      	beq.n	8001514 <RCC_GetClocksFreq+0x40>
 8001500:	2b00      	cmp	r3, #0
 8001502:	d133      	bne.n	800156c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a47      	ldr	r2, [pc, #284]	; (8001624 <RCC_GetClocksFreq+0x150>)
 8001508:	601a      	str	r2, [r3, #0]
      break;
 800150a:	e033      	b.n	8001574 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a45      	ldr	r2, [pc, #276]	; (8001624 <RCC_GetClocksFreq+0x150>)
 8001510:	601a      	str	r2, [r3, #0]
      break;
 8001512:	e02f      	b.n	8001574 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001514:	4b42      	ldr	r3, [pc, #264]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800151c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800151e:	4b40      	ldr	r3, [pc, #256]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001526:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	0c9b      	lsrs	r3, r3, #18
 800152c:	3302      	adds	r3, #2
 800152e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d106      	bne.n	8001544 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4a3b      	ldr	r2, [pc, #236]	; (8001628 <RCC_GetClocksFreq+0x154>)
 800153a:	fb02 f203 	mul.w	r2, r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001542:	e017      	b.n	8001574 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001544:	4b36      	ldr	r3, [pc, #216]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d006      	beq.n	800155e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4a35      	ldr	r2, [pc, #212]	; (8001628 <RCC_GetClocksFreq+0x154>)
 8001554:	fb02 f203 	mul.w	r2, r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	601a      	str	r2, [r3, #0]
      break;
 800155c:	e00a      	b.n	8001574 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	4a30      	ldr	r2, [pc, #192]	; (8001624 <RCC_GetClocksFreq+0x150>)
 8001562:	fb02 f203 	mul.w	r2, r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	601a      	str	r2, [r3, #0]
      break;
 800156a:	e003      	b.n	8001574 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a2d      	ldr	r2, [pc, #180]	; (8001624 <RCC_GetClocksFreq+0x150>)
 8001570:	601a      	str	r2, [r3, #0]
      break;
 8001572:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001574:	4b2a      	ldr	r3, [pc, #168]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800157c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	091b      	lsrs	r3, r3, #4
 8001582:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001584:	4a29      	ldr	r2, [pc, #164]	; (800162c <RCC_GetClocksFreq+0x158>)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	4413      	add	r3, r2
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	40da      	lsrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800159c:	4b20      	ldr	r3, [pc, #128]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80015a4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80015ac:	4a1f      	ldr	r2, [pc, #124]	; (800162c <RCC_GetClocksFreq+0x158>)
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	4413      	add	r3, r2
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	40da      	lsrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015c4:	4b16      	ldr	r3, [pc, #88]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80015cc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	0adb      	lsrs	r3, r3, #11
 80015d2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80015d4:	4a15      	ldr	r2, [pc, #84]	; (800162c <RCC_GetClocksFreq+0x158>)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	4413      	add	r3, r2
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	40da      	lsrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <RCC_GetClocksFreq+0x14c>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015f4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	0b9b      	lsrs	r3, r3, #14
 80015fa:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80015fc:	4a0c      	ldr	r2, [pc, #48]	; (8001630 <RCC_GetClocksFreq+0x15c>)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	4413      	add	r3, r2
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	68da      	ldr	r2, [r3, #12]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	611a      	str	r2, [r3, #16]
}
 8001616:	bf00      	nop
 8001618:	371c      	adds	r7, #28
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40021000 	.word	0x40021000
 8001624:	007a1200 	.word	0x007a1200
 8001628:	003d0900 	.word	0x003d0900
 800162c:	20000000 	.word	0x20000000
 8001630:	20000010 	.word	0x20000010

08001634 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001640:	78fb      	ldrb	r3, [r7, #3]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d006      	beq.n	8001654 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001646:	4909      	ldr	r1, [pc, #36]	; (800166c <RCC_AHBPeriphClockCmd+0x38>)
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <RCC_AHBPeriphClockCmd+0x38>)
 800164a:	695a      	ldr	r2, [r3, #20]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4313      	orrs	r3, r2
 8001650:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001652:	e006      	b.n	8001662 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001654:	4905      	ldr	r1, [pc, #20]	; (800166c <RCC_AHBPeriphClockCmd+0x38>)
 8001656:	4b05      	ldr	r3, [pc, #20]	; (800166c <RCC_AHBPeriphClockCmd+0x38>)
 8001658:	695a      	ldr	r2, [r3, #20]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	43db      	mvns	r3, r3
 800165e:	4013      	ands	r3, r2
 8001660:	614b      	str	r3, [r1, #20]
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	40021000 	.word	0x40021000

08001670 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001682:	4909      	ldr	r1, [pc, #36]	; (80016a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001686:	699a      	ldr	r2, [r3, #24]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4313      	orrs	r3, r2
 800168c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800168e:	e006      	b.n	800169e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001690:	4905      	ldr	r1, [pc, #20]	; (80016a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001692:	4b05      	ldr	r3, [pc, #20]	; (80016a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001694:	699a      	ldr	r2, [r3, #24]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	43db      	mvns	r3, r3
 800169a:	4013      	ands	r3, r2
 800169c:	618b      	str	r3, [r1, #24]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	40021000 	.word	0x40021000

080016ac <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d006      	beq.n	80016cc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80016be:	4909      	ldr	r1, [pc, #36]	; (80016e4 <RCC_APB1PeriphClockCmd+0x38>)
 80016c0:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <RCC_APB1PeriphClockCmd+0x38>)
 80016c2:	69da      	ldr	r2, [r3, #28]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80016ca:	e006      	b.n	80016da <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80016cc:	4905      	ldr	r1, [pc, #20]	; (80016e4 <RCC_APB1PeriphClockCmd+0x38>)
 80016ce:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <RCC_APB1PeriphClockCmd+0x38>)
 80016d0:	69da      	ldr	r2, [r3, #28]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	4013      	ands	r3, r2
 80016d8:	61cb      	str	r3, [r1, #28]
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	40021000 	.word	0x40021000

080016e8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80016fc:	89fb      	ldrh	r3, [r7, #14]
 80016fe:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001702:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	881a      	ldrh	r2, [r3, #0]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	885b      	ldrh	r3, [r3, #2]
 800170c:	4313      	orrs	r3, r2
 800170e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001714:	4313      	orrs	r3, r2
 8001716:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800171c:	4313      	orrs	r3, r2
 800171e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001724:	4313      	orrs	r3, r2
 8001726:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800172c:	4313      	orrs	r3, r2
 800172e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001734:	4313      	orrs	r3, r2
 8001736:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800173c:	4313      	orrs	r3, r2
 800173e:	b29a      	uxth	r2, r3
 8001740:	89fb      	ldrh	r3, [r7, #14]
 8001742:	4313      	orrs	r3, r2
 8001744:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	89fa      	ldrh	r2, [r7, #14]
 800174a:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	8b9b      	ldrh	r3, [r3, #28]
 8001750:	b29b      	uxth	r3, r3
 8001752:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001756:	b29a      	uxth	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	8a1a      	ldrh	r2, [r3, #16]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	821a      	strh	r2, [r3, #16]
}
 8001764:	bf00      	nop
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr

0800176e <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2207      	movs	r2, #7
 80017aa:	821a      	strh	r2, [r3, #16]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
 80017be:	460b      	mov	r3, r1
 80017c0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017c2:	78fb      	ldrb	r3, [r7, #3]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d008      	beq.n	80017da <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80017d8:	e007      	b.n	80017ea <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	801a      	strh	r2, [r3, #0]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI/I2S DMA transfer request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	807b      	strh	r3, [r7, #2]
 8001800:	4613      	mov	r3, r2
 8001802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8001804:	787b      	ldrb	r3, [r7, #1]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d008      	beq.n	800181c <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	889b      	ldrh	r3, [r3, #4]
 800180e:	b29a      	uxth	r2, r3
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	4313      	orrs	r3, r2
 8001814:	b29a      	uxth	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 800181a:	e009      	b.n	8001830 <SPI_I2S_DMACmd+0x3c>
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	889b      	ldrh	r3, [r3, #4]
 8001820:	b29a      	uxth	r2, r3
 8001822:	887b      	ldrh	r3, [r7, #2]
 8001824:	43db      	mvns	r3, r3
 8001826:	b29b      	uxth	r3, r3
 8001828:	4013      	ands	r3, r2
 800182a:	b29a      	uxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	809a      	strh	r2, [r3, #4]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr
	...

0800183c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a2e      	ldr	r2, [pc, #184]	; (800190c <TIM_TimeBaseInit+0xd0>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d013      	beq.n	8001880 <TIM_TimeBaseInit+0x44>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4a2d      	ldr	r2, [pc, #180]	; (8001910 <TIM_TimeBaseInit+0xd4>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d00f      	beq.n	8001880 <TIM_TimeBaseInit+0x44>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001866:	d00b      	beq.n	8001880 <TIM_TimeBaseInit+0x44>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a2a      	ldr	r2, [pc, #168]	; (8001914 <TIM_TimeBaseInit+0xd8>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d007      	beq.n	8001880 <TIM_TimeBaseInit+0x44>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a29      	ldr	r2, [pc, #164]	; (8001918 <TIM_TimeBaseInit+0xdc>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d003      	beq.n	8001880 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a28      	ldr	r2, [pc, #160]	; (800191c <TIM_TimeBaseInit+0xe0>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d108      	bne.n	8001892 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001880:	89fb      	ldrh	r3, [r7, #14]
 8001882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001886:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	885a      	ldrh	r2, [r3, #2]
 800188c:	89fb      	ldrh	r3, [r7, #14]
 800188e:	4313      	orrs	r3, r2
 8001890:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a22      	ldr	r2, [pc, #136]	; (8001920 <TIM_TimeBaseInit+0xe4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d00c      	beq.n	80018b4 <TIM_TimeBaseInit+0x78>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a21      	ldr	r2, [pc, #132]	; (8001924 <TIM_TimeBaseInit+0xe8>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d008      	beq.n	80018b4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80018a2:	89fb      	ldrh	r3, [r7, #14]
 80018a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018a8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	88da      	ldrh	r2, [r3, #6]
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	89fa      	ldrh	r2, [r7, #14]
 80018b8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	889a      	ldrh	r2, [r3, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	881a      	ldrh	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a0f      	ldr	r2, [pc, #60]	; (800190c <TIM_TimeBaseInit+0xd0>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d00f      	beq.n	80018f2 <TIM_TimeBaseInit+0xb6>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <TIM_TimeBaseInit+0xd4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d00b      	beq.n	80018f2 <TIM_TimeBaseInit+0xb6>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a12      	ldr	r2, [pc, #72]	; (8001928 <TIM_TimeBaseInit+0xec>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d007      	beq.n	80018f2 <TIM_TimeBaseInit+0xb6>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a11      	ldr	r2, [pc, #68]	; (800192c <TIM_TimeBaseInit+0xf0>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d003      	beq.n	80018f2 <TIM_TimeBaseInit+0xb6>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a10      	ldr	r2, [pc, #64]	; (8001930 <TIM_TimeBaseInit+0xf4>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d104      	bne.n	80018fc <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	7a1b      	ldrb	r3, [r3, #8]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	829a      	strh	r2, [r3, #20]
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	40012c00 	.word	0x40012c00
 8001910:	40013400 	.word	0x40013400
 8001914:	40000400 	.word	0x40000400
 8001918:	40000800 	.word	0x40000800
 800191c:	40000c00 	.word	0x40000c00
 8001920:	40001000 	.word	0x40001000
 8001924:	40001400 	.word	0x40001400
 8001928:	40014000 	.word	0x40014000
 800192c:	40014400 	.word	0x40014400
 8001930:	40014800 	.word	0x40014800

08001934 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10f      	bne.n	8001966 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	8859      	ldrh	r1, [r3, #2]
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	889a      	ldrh	r2, [r3, #4]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	891b      	ldrh	r3, [r3, #8]
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 f94e 	bl	8001bf4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	88db      	ldrh	r3, [r3, #6]
 800195c:	4619      	mov	r1, r3
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f88c 	bl	8001a7c <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001964:	e036      	b.n	80019d4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	2b04      	cmp	r3, #4
 800196c:	d10f      	bne.n	800198e <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	8859      	ldrh	r1, [r3, #2]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	889a      	ldrh	r2, [r3, #4]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	891b      	ldrh	r3, [r3, #8]
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f9aa 	bl	8001cd4 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	88db      	ldrh	r3, [r3, #6]
 8001984:	4619      	mov	r1, r3
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f893 	bl	8001ab2 <TIM_SetIC2Prescaler>
}
 800198c:	e022      	b.n	80019d4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	2b08      	cmp	r3, #8
 8001994:	d10f      	bne.n	80019b6 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	8859      	ldrh	r1, [r3, #2]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	889a      	ldrh	r2, [r3, #4]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	891b      	ldrh	r3, [r3, #8]
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa10 	bl	8001dc8 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	88db      	ldrh	r3, [r3, #6]
 80019ac:	4619      	mov	r1, r3
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f89c 	bl	8001aec <TIM_SetIC3Prescaler>
}
 80019b4:	e00e      	b.n	80019d4 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	8859      	ldrh	r1, [r3, #2]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	889a      	ldrh	r2, [r3, #4]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	891b      	ldrh	r3, [r3, #8]
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 fa76 	bl	8001eb4 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	88db      	ldrh	r3, [r3, #6]
 80019cc:	4619      	mov	r1, r3
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f8a7 	bl	8001b22 <TIM_SetIC4Prescaler>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ea:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	721a      	strb	r2, [r3, #8]
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr

08001a0e <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2201      	movs	r2, #1
 8001a26:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	811a      	strh	r2, [r3, #8]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr

08001a3e <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a4a:	78fb      	ldrb	r3, [r7, #3]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d008      	beq.n	8001a62 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001a60:	e007      	b.n	8001a72 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	f023 0301 	bic.w	r3, r3, #1
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	801a      	strh	r2, [r3, #0]
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	8b1b      	ldrh	r3, [r3, #24]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	f023 030c 	bic.w	r3, r3, #12
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	8b1b      	ldrh	r3, [r3, #24]
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	887b      	ldrh	r3, [r7, #2]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	831a      	strh	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	8b1b      	ldrh	r3, [r3, #24]
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	8b1b      	ldrh	r3, [r3, #24]
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	887b      	ldrh	r3, [r7, #2]
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	4313      	orrs	r3, r2
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	831a      	strh	r2, [r3, #24]
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	460b      	mov	r3, r1
 8001af6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	8b9b      	ldrh	r3, [r3, #28]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	f023 030c 	bic.w	r3, r3, #12
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	8b9b      	ldrh	r3, [r3, #28]
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	839a      	strh	r2, [r3, #28]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	8b9b      	ldrh	r3, [r3, #28]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	8b9b      	ldrh	r3, [r3, #28]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	887b      	ldrh	r3, [r7, #2]
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	839a      	strh	r2, [r3, #28]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001b68:	b29b      	uxth	r3, r3
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001b80:	b29b      	uxth	r3, r3
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr

08001b8c <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001b98:	b29b      	uxth	r3, r3
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001bb2:	b29b      	uxth	r3, r3
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr

08001bbe <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8001bbe:	b480      	push	{r7}
 8001bc0:	b085      	sub	sp, #20
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	8a1b      	ldrh	r3, [r3, #16]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	887b      	ldrh	r3, [r7, #2]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d002      	beq.n	8001be4 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
 8001be2:	e001      	b.n	8001be8 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001be4:	2300      	movs	r3, #0
 8001be6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	4608      	mov	r0, r1
 8001bfe:	4611      	mov	r1, r2
 8001c00:	461a      	mov	r2, r3
 8001c02:	4603      	mov	r3, r0
 8001c04:	817b      	strh	r3, [r7, #10]
 8001c06:	460b      	mov	r3, r1
 8001c08:	813b      	strh	r3, [r7, #8]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	82bb      	strh	r3, [r7, #20]
 8001c12:	2300      	movs	r3, #0
 8001c14:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	8c1b      	ldrh	r3, [r3, #32]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	f023 0301 	bic.w	r3, r3, #1
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8b1b      	ldrh	r3, [r3, #24]
 8001c2a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8c1b      	ldrh	r3, [r3, #32]
 8001c30:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8001c32:	8abb      	ldrh	r3, [r7, #20]
 8001c34:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001c38:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001c3a:	88fb      	ldrh	r3, [r7, #6]
 8001c3c:	011b      	lsls	r3, r3, #4
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	893b      	ldrh	r3, [r7, #8]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	8abb      	ldrh	r3, [r7, #20]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4a1c      	ldr	r2, [pc, #112]	; (8001cc0 <TI1_Config+0xcc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d013      	beq.n	8001c7c <TI1_Config+0x88>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4a1b      	ldr	r2, [pc, #108]	; (8001cc4 <TI1_Config+0xd0>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d00f      	beq.n	8001c7c <TI1_Config+0x88>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c62:	d00b      	beq.n	8001c7c <TI1_Config+0x88>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	4a18      	ldr	r2, [pc, #96]	; (8001cc8 <TI1_Config+0xd4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d007      	beq.n	8001c7c <TI1_Config+0x88>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4a17      	ldr	r2, [pc, #92]	; (8001ccc <TI1_Config+0xd8>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d003      	beq.n	8001c7c <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4a16      	ldr	r2, [pc, #88]	; (8001cd0 <TI1_Config+0xdc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d10b      	bne.n	8001c94 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8001c7c:	8afb      	ldrh	r3, [r7, #22]
 8001c7e:	f023 0302 	bic.w	r3, r3, #2
 8001c82:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001c84:	897a      	ldrh	r2, [r7, #10]
 8001c86:	8afb      	ldrh	r3, [r7, #22]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	82fb      	strh	r3, [r7, #22]
 8001c92:	e00a      	b.n	8001caa <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001c94:	8afb      	ldrh	r3, [r7, #22]
 8001c96:	f023 030a 	bic.w	r3, r3, #10
 8001c9a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001c9c:	897a      	ldrh	r2, [r7, #10]
 8001c9e:	8afb      	ldrh	r3, [r7, #22]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	8aba      	ldrh	r2, [r7, #20]
 8001cae:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	8afa      	ldrh	r2, [r7, #22]
 8001cb4:	841a      	strh	r2, [r3, #32]
}
 8001cb6:	bf00      	nop
 8001cb8:	371c      	adds	r7, #28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	40012c00 	.word	0x40012c00
 8001cc4:	40013400 	.word	0x40013400
 8001cc8:	40000400 	.word	0x40000400
 8001ccc:	40000800 	.word	0x40000800
 8001cd0:	40000c00 	.word	0x40000c00

08001cd4 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b087      	sub	sp, #28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	4608      	mov	r0, r1
 8001cde:	4611      	mov	r1, r2
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	817b      	strh	r3, [r7, #10]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	813b      	strh	r3, [r7, #8]
 8001cea:	4613      	mov	r3, r2
 8001cec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	82bb      	strh	r3, [r7, #20]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	82fb      	strh	r3, [r7, #22]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8c1b      	ldrh	r3, [r3, #32]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	f023 0310 	bic.w	r3, r3, #16
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8b1b      	ldrh	r3, [r3, #24]
 8001d0e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8c1b      	ldrh	r3, [r3, #32]
 8001d14:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001d16:	897b      	ldrh	r3, [r7, #10]
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8001d1c:	8abb      	ldrh	r3, [r7, #20]
 8001d1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d22:	051b      	lsls	r3, r3, #20
 8001d24:	0d1b      	lsrs	r3, r3, #20
 8001d26:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	031b      	lsls	r3, r3, #12
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	8abb      	ldrh	r3, [r7, #20]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001d34:	893b      	ldrh	r3, [r7, #8]
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	8abb      	ldrh	r3, [r7, #20]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <TI2_Config+0xe0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d013      	beq.n	8001d70 <TI2_Config+0x9c>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4a1b      	ldr	r2, [pc, #108]	; (8001db8 <TI2_Config+0xe4>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d00f      	beq.n	8001d70 <TI2_Config+0x9c>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d56:	d00b      	beq.n	8001d70 <TI2_Config+0x9c>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4a18      	ldr	r2, [pc, #96]	; (8001dbc <TI2_Config+0xe8>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d007      	beq.n	8001d70 <TI2_Config+0x9c>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4a17      	ldr	r2, [pc, #92]	; (8001dc0 <TI2_Config+0xec>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d003      	beq.n	8001d70 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4a16      	ldr	r2, [pc, #88]	; (8001dc4 <TI2_Config+0xf0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d10b      	bne.n	8001d88 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8001d70:	8afb      	ldrh	r3, [r7, #22]
 8001d72:	f023 0320 	bic.w	r3, r3, #32
 8001d76:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001d78:	8a7a      	ldrh	r2, [r7, #18]
 8001d7a:	8afb      	ldrh	r3, [r7, #22]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	f043 0310 	orr.w	r3, r3, #16
 8001d84:	82fb      	strh	r3, [r7, #22]
 8001d86:	e00a      	b.n	8001d9e <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001d88:	8afb      	ldrh	r3, [r7, #22]
 8001d8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d8e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8001d90:	897a      	ldrh	r2, [r7, #10]
 8001d92:	8afb      	ldrh	r3, [r7, #22]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8aba      	ldrh	r2, [r7, #20]
 8001da2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8afa      	ldrh	r2, [r7, #22]
 8001da8:	841a      	strh	r2, [r3, #32]
}
 8001daa:	bf00      	nop
 8001dac:	371c      	adds	r7, #28
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr
 8001db4:	40012c00 	.word	0x40012c00
 8001db8:	40013400 	.word	0x40013400
 8001dbc:	40000400 	.word	0x40000400
 8001dc0:	40000800 	.word	0x40000800
 8001dc4:	40000c00 	.word	0x40000c00

08001dc8 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	4608      	mov	r0, r1
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	817b      	strh	r3, [r7, #10]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	813b      	strh	r3, [r7, #8]
 8001dde:	4613      	mov	r3, r2
 8001de0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	82bb      	strh	r3, [r7, #20]
 8001de6:	2300      	movs	r3, #0
 8001de8:	82fb      	strh	r3, [r7, #22]
 8001dea:	2300      	movs	r3, #0
 8001dec:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	8c1b      	ldrh	r3, [r3, #32]
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8b9b      	ldrh	r3, [r3, #28]
 8001e02:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	8c1b      	ldrh	r3, [r3, #32]
 8001e08:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001e0a:	897b      	ldrh	r3, [r7, #10]
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 8001e10:	8abb      	ldrh	r3, [r7, #20]
 8001e12:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001e16:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	893b      	ldrh	r3, [r7, #8]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	8abb      	ldrh	r3, [r7, #20]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	4a1c      	ldr	r2, [pc, #112]	; (8001ea0 <TI3_Config+0xd8>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d013      	beq.n	8001e5a <TI3_Config+0x92>
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4a1b      	ldr	r2, [pc, #108]	; (8001ea4 <TI3_Config+0xdc>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d00f      	beq.n	8001e5a <TI3_Config+0x92>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e40:	d00b      	beq.n	8001e5a <TI3_Config+0x92>
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4a18      	ldr	r2, [pc, #96]	; (8001ea8 <TI3_Config+0xe0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d007      	beq.n	8001e5a <TI3_Config+0x92>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	4a17      	ldr	r2, [pc, #92]	; (8001eac <TI3_Config+0xe4>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d003      	beq.n	8001e5a <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4a16      	ldr	r2, [pc, #88]	; (8001eb0 <TI3_Config+0xe8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d10b      	bne.n	8001e72 <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8001e5a:	8afb      	ldrh	r3, [r7, #22]
 8001e5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e60:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8001e62:	8a7a      	ldrh	r2, [r7, #18]
 8001e64:	8afb      	ldrh	r3, [r7, #22]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e6e:	82fb      	strh	r3, [r7, #22]
 8001e70:	e00a      	b.n	8001e88 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001e72:	8afb      	ldrh	r3, [r7, #22]
 8001e74:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001e78:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8001e7a:	897a      	ldrh	r2, [r7, #10]
 8001e7c:	8afb      	ldrh	r3, [r7, #22]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e86:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	8aba      	ldrh	r2, [r7, #20]
 8001e8c:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8afa      	ldrh	r2, [r7, #22]
 8001e92:	841a      	strh	r2, [r3, #32]
}
 8001e94:	bf00      	nop
 8001e96:	371c      	adds	r7, #28
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40012c00 	.word	0x40012c00
 8001ea4:	40013400 	.word	0x40013400
 8001ea8:	40000400 	.word	0x40000400
 8001eac:	40000800 	.word	0x40000800
 8001eb0:	40000c00 	.word	0x40000c00

08001eb4 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	4608      	mov	r0, r1
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	817b      	strh	r3, [r7, #10]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	813b      	strh	r3, [r7, #8]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	82bb      	strh	r3, [r7, #20]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	82fb      	strh	r3, [r7, #22]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8c1b      	ldrh	r3, [r3, #32]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8b9b      	ldrh	r3, [r3, #28]
 8001eee:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	8c1b      	ldrh	r3, [r3, #32]
 8001ef4:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8001ef6:	897b      	ldrh	r3, [r7, #10]
 8001ef8:	031b      	lsls	r3, r3, #12
 8001efa:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8001efc:	8abb      	ldrh	r3, [r7, #20]
 8001efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f02:	051b      	lsls	r3, r3, #20
 8001f04:	0d1b      	lsrs	r3, r3, #20
 8001f06:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001f08:	893b      	ldrh	r3, [r7, #8]
 8001f0a:	021b      	lsls	r3, r3, #8
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	8abb      	ldrh	r3, [r7, #20]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001f14:	88fb      	ldrh	r3, [r7, #6]
 8001f16:	031b      	lsls	r3, r3, #12
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	8abb      	ldrh	r3, [r7, #20]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4a1d      	ldr	r2, [pc, #116]	; (8001f98 <TI4_Config+0xe4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d013      	beq.n	8001f50 <TI4_Config+0x9c>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4a1c      	ldr	r2, [pc, #112]	; (8001f9c <TI4_Config+0xe8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d00f      	beq.n	8001f50 <TI4_Config+0x9c>
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f36:	d00b      	beq.n	8001f50 <TI4_Config+0x9c>
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4a19      	ldr	r2, [pc, #100]	; (8001fa0 <TI4_Config+0xec>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d007      	beq.n	8001f50 <TI4_Config+0x9c>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <TI4_Config+0xf0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d003      	beq.n	8001f50 <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	4a17      	ldr	r2, [pc, #92]	; (8001fa8 <TI4_Config+0xf4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d10b      	bne.n	8001f68 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8001f50:	8afb      	ldrh	r3, [r7, #22]
 8001f52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f56:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f58:	8a7a      	ldrh	r2, [r7, #18]
 8001f5a:	8afb      	ldrh	r3, [r7, #22]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f64:	82fb      	strh	r3, [r7, #22]
 8001f66:	e00c      	b.n	8001f82 <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8001f68:	8afb      	ldrh	r3, [r7, #22]
 8001f6a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f6e:	045b      	lsls	r3, r3, #17
 8001f70:	0c5b      	lsrs	r3, r3, #17
 8001f72:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8001f74:	897a      	ldrh	r2, [r7, #10]
 8001f76:	8afb      	ldrh	r3, [r7, #22]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f80:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8aba      	ldrh	r2, [r7, #20]
 8001f86:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	8afa      	ldrh	r2, [r7, #22]
 8001f8c:	841a      	strh	r2, [r3, #32]
}
 8001f8e:	bf00      	nop
 8001f90:	371c      	adds	r7, #28
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr
 8001f98:	40012c00 	.word	0x40012c00
 8001f9c:	40013400 	.word	0x40013400
 8001fa0:	40000400 	.word	0x40000400
 8001fa4:	40000800 	.word	0x40000800
 8001fa8:	40000c00 	.word	0x40000c00

08001fac <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08c      	sub	sp, #48	; 0x30
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	8a1b      	ldrh	r3, [r3, #16]
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001fd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fd8:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001fdc:	4013      	ands	r3, r2
 8001fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	88db      	ldrh	r3, [r3, #6]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	899b      	ldrh	r3, [r3, #12]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001ffc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ffe:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8002002:	4013      	ands	r3, r2
 8002004:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	889a      	ldrh	r2, [r3, #4]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	891b      	ldrh	r3, [r3, #8]
 800200e:	4313      	orrs	r3, r2
 8002010:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002016:	4313      	orrs	r3, r2
 8002018:	b29b      	uxth	r3, r3
 800201a:	461a      	mov	r2, r3
 800201c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800201e:	4313      	orrs	r3, r2
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	b29a      	uxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	8a9b      	ldrh	r3, [r3, #20]
 800202e:	b29b      	uxth	r3, r3
 8002030:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8002032:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002034:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8002038:	4013      	ands	r3, r2
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	899b      	ldrh	r3, [r3, #12]
 8002040:	461a      	mov	r2, r3
 8002042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002044:	4313      	orrs	r3, r2
 8002046:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800204a:	b29a      	uxth	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002050:	f107 0308 	add.w	r3, r7, #8
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff fa3d 	bl	80014d4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	4a2e      	ldr	r2, [pc, #184]	; (8002118 <USART_Init+0x16c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d102      	bne.n	8002068 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
 8002066:	e001      	b.n	800206c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	899b      	ldrh	r3, [r3, #12]
 8002070:	b29b      	uxth	r3, r3
 8002072:	b21b      	sxth	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	da0c      	bge.n	8002092 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	009a      	lsls	r2, r3, #2
 8002082:	441a      	add	r2, r3
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	fbb2 f3f3 	udiv	r3, r2, r3
 800208e:	627b      	str	r3, [r7, #36]	; 0x24
 8002090:	e00b      	b.n	80020aa <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	009a      	lsls	r2, r3, #2
 800209c:	441a      	add	r2, r3
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80020aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ac:	4a1b      	ldr	r2, [pc, #108]	; (800211c <USART_Init+0x170>)
 80020ae:	fba2 2303 	umull	r2, r3, r2, r3
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80020b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	2264      	movs	r2, #100	; 0x64
 80020be:	fb02 f303 	mul.w	r3, r2, r3
 80020c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	899b      	ldrh	r3, [r3, #12]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	b21b      	sxth	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	da0c      	bge.n	80020ee <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80020d4:	6a3b      	ldr	r3, [r7, #32]
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	3332      	adds	r3, #50	; 0x32
 80020da:	4a10      	ldr	r2, [pc, #64]	; (800211c <USART_Init+0x170>)
 80020dc:	fba2 2303 	umull	r2, r3, r2, r3
 80020e0:	095b      	lsrs	r3, r3, #5
 80020e2:	f003 0307 	and.w	r3, r3, #7
 80020e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020e8:	4313      	orrs	r3, r2
 80020ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ec:	e00b      	b.n	8002106 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	3332      	adds	r3, #50	; 0x32
 80020f4:	4a09      	ldr	r2, [pc, #36]	; (800211c <USART_Init+0x170>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002102:	4313      	orrs	r3, r2
 8002104:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8002106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002108:	b29a      	uxth	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	811a      	strh	r2, [r3, #8]
}
 800210e:	bf00      	nop
 8002110:	3730      	adds	r7, #48	; 0x30
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40013800 	.word	0x40013800
 800211c:	51eb851f 	.word	0x51eb851f

08002120 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d008      	beq.n	8002144 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	899b      	ldrh	r3, [r3, #12]
 8002136:	b29b      	uxth	r3, r3
 8002138:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800213c:	b29a      	uxth	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8002142:	e007      	b.n	8002154 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	899b      	ldrh	r3, [r3, #12]
 8002148:	b29b      	uxth	r3, r3
 800214a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800214e:	b29a      	uxth	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	819a      	strh	r2, [r3, #12]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr

0800215e <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	460b      	mov	r3, r1
 8002168:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800216a:	887b      	ldrh	r3, [r7, #2]
 800216c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002170:	b29a      	uxth	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	809a      	strh	r2, [r3, #4]
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	889b      	ldrh	r3, [r3, #4]
 800218c:	b29b      	uxth	r3, r3
 800218e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002192:	b29b      	uxth	r3, r3
}
 8002194:	4618      	mov	r0, r3
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr

0800219e <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800219e:	b480      	push	{r7}
 80021a0:	b085      	sub	sp, #20
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	460b      	mov	r3, r1
 80021a8:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	887b      	ldrh	r3, [r7, #2]
 80021b6:	4013      	ands	r3, r2
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80021be:	2301      	movs	r3, #1
 80021c0:	73fb      	strb	r3, [r7, #15]
 80021c2:	e001      	b.n	80021c8 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <_ZN3DMD10WritePixelEtthh>:

/*--------------------------------------------------------------------------------------
 Set or clear a pixel at the x and y location (0,0 is the top left corner)
 --------------------------------------------------------------------------------------*/
void DMD::WritePixel(uint16_t bX, uint16_t bY, uint8_t bGraphicsMode, uint8_t bPixel)
{
 80021d4:	b4f0      	push	{r4, r5, r6, r7}
 80021d6:	f89d 5010 	ldrb.w	r5, [sp, #16]
	uint16_t uiDMDRAMPointer;

	if (bX >= (DMD_PIXELS_ACROSS * m_DisplaysWide) || bY >= (DMD_PIXELS_DOWN * m_DisplaysHigh))
 80021da:	f890 4114 	ldrb.w	r4, [r0, #276]	; 0x114
 80021de:	ebb1 1f44 	cmp.w	r1, r4, lsl #5
 80021e2:	da2c      	bge.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
 80021e4:	f890 6115 	ldrb.w	r6, [r0, #277]	; 0x115
 80021e8:	ebb2 1f06 	cmp.w	r2, r6, lsl #4
 80021ec:	da27      	bge.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
	{
		return;
	}
	uint8_t panel = (bX / DMD_PIXELS_ACROSS) + (m_DisplaysWide * (bY / DMD_PIXELS_DOWN));
 80021ee:	f3c1 1647 	ubfx	r6, r1, #5, #8
 80021f2:	0917      	lsrs	r7, r2, #4
 80021f4:	fb07 f404 	mul.w	r4, r7, r4
 80021f8:	b2e4      	uxtb	r4, r4
 80021fa:	4434      	add	r4, r6
 80021fc:	b2e4      	uxtb	r4, r4
	bX = (bX % DMD_PIXELS_ACROSS) + (panel << 5);
 80021fe:	f001 011f 	and.w	r1, r1, #31
 8002202:	eb01 1144 	add.w	r1, r1, r4, lsl #5
	bY = bY % DMD_PIXELS_DOWN;
 8002206:	f002 020f 	and.w	r2, r2, #15
	//set pointer to DMD RAM byte to be modified
	uiDMDRAMPointer = bX / 8 + bY * (m_DisplaysTotal << 2);
 800220a:	f3c1 06cf 	ubfx	r6, r1, #3, #16
 800220e:	f890 4116 	ldrb.w	r4, [r0, #278]	; 0x116
 8002212:	00a4      	lsls	r4, r4, #2
 8002214:	fb04 6202 	mla	r2, r4, r2, r6
 8002218:	b292      	uxth	r2, r2

	uint8_t lookup = bPixelLookupTable[bX & 0x07];
 800221a:	f001 0107 	and.w	r1, r1, #7
 800221e:	4401      	add	r1, r0
 8002220:	f891 111f 	ldrb.w	r1, [r1, #287]	; 0x11f

	switch (bGraphicsMode)
 8002224:	2b04      	cmp	r3, #4
 8002226:	d80a      	bhi.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
 8002228:	e8df f003 	tbb	[pc, r3]
 800222c:	2a1d1103 	.word	0x2a1d1103
 8002230:	32          	.byte	0x32
 8002231:	00          	.byte	0x00
	{
		case GRAPHICS_NORMAL:
			if (bPixel == true) m_bDMDScreenRAM[uiDMDRAMPointer] &= ~lookup;// zero bit is pixel on
 8002232:	2d01      	cmp	r5, #1
 8002234:	d005      	beq.n	8002242 <_ZN3DMD10WritePixelEtthh+0x6e>
			else m_bDMDScreenRAM[uiDMDRAMPointer] |= lookup;	// one bit is pixel off
 8002236:	6800      	ldr	r0, [r0, #0]
 8002238:	5c83      	ldrb	r3, [r0, r2]
 800223a:	4319      	orrs	r1, r3
 800223c:	5481      	strb	r1, [r0, r2]
			if ((bPixel == true) && ((m_bDMDScreenRAM[uiDMDRAMPointer] & lookup) == 0))
				m_bDMDScreenRAM[uiDMDRAMPointer] |= lookup;	// one bit is pixel off
			break;
	}

}
 800223e:	bcf0      	pop	{r4, r5, r6, r7}
 8002240:	4770      	bx	lr
			if (bPixel == true) m_bDMDScreenRAM[uiDMDRAMPointer] &= ~lookup;// zero bit is pixel on
 8002242:	6800      	ldr	r0, [r0, #0]
 8002244:	5c83      	ldrb	r3, [r0, r2]
 8002246:	ea23 0101 	bic.w	r1, r3, r1
 800224a:	5481      	strb	r1, [r0, r2]
 800224c:	e7f7      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
			if (bPixel == false) m_bDMDScreenRAM[uiDMDRAMPointer] &= ~lookup;// zero bit is pixel on
 800224e:	b92d      	cbnz	r5, 800225c <_ZN3DMD10WritePixelEtthh+0x88>
 8002250:	6800      	ldr	r0, [r0, #0]
 8002252:	5c83      	ldrb	r3, [r0, r2]
 8002254:	ea23 0101 	bic.w	r1, r3, r1
 8002258:	5481      	strb	r1, [r0, r2]
 800225a:	e7f0      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
			else m_bDMDScreenRAM[uiDMDRAMPointer] |= lookup;	// one bit is pixel off
 800225c:	6800      	ldr	r0, [r0, #0]
 800225e:	5c83      	ldrb	r3, [r0, r2]
 8002260:	4319      	orrs	r1, r3
 8002262:	5481      	strb	r1, [r0, r2]
 8002264:	e7eb      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
			if (bPixel == true)
 8002266:	2d01      	cmp	r5, #1
 8002268:	d1e9      	bne.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
				if ((m_bDMDScreenRAM[uiDMDRAMPointer] & lookup) == 0) m_bDMDScreenRAM[uiDMDRAMPointer] |=
 800226a:	6800      	ldr	r0, [r0, #0]
 800226c:	5c83      	ldrb	r3, [r0, r2]
 800226e:	4219      	tst	r1, r3
 8002270:	d102      	bne.n	8002278 <_ZN3DMD10WritePixelEtthh+0xa4>
						lookup;	// one bit is pixel off
 8002272:	430b      	orrs	r3, r1
				if ((m_bDMDScreenRAM[uiDMDRAMPointer] & lookup) == 0) m_bDMDScreenRAM[uiDMDRAMPointer] |=
 8002274:	5483      	strb	r3, [r0, r2]
 8002276:	e7e2      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
				else m_bDMDScreenRAM[uiDMDRAMPointer] &= ~lookup;	// one bit is pixel off
 8002278:	ea23 0301 	bic.w	r3, r3, r1
 800227c:	5483      	strb	r3, [r0, r2]
 800227e:	e7de      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
			if (bPixel == true) m_bDMDScreenRAM[uiDMDRAMPointer] &= ~lookup;// zero bit is pixel on
 8002280:	2d01      	cmp	r5, #1
 8002282:	d1dc      	bne.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
 8002284:	6800      	ldr	r0, [r0, #0]
 8002286:	5c83      	ldrb	r3, [r0, r2]
 8002288:	ea23 0101 	bic.w	r1, r3, r1
 800228c:	5481      	strb	r1, [r0, r2]
 800228e:	e7d6      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
			if ((bPixel == true) && ((m_bDMDScreenRAM[uiDMDRAMPointer] & lookup) == 0))
 8002290:	2d01      	cmp	r5, #1
 8002292:	d1d4      	bne.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
 8002294:	6803      	ldr	r3, [r0, #0]
 8002296:	5c98      	ldrb	r0, [r3, r2]
 8002298:	4201      	tst	r1, r0
 800229a:	d1d0      	bne.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>
				m_bDMDScreenRAM[uiDMDRAMPointer] |= lookup;	// one bit is pixel off
 800229c:	4301      	orrs	r1, r0
 800229e:	5499      	strb	r1, [r3, r2]
 80022a0:	e7cd      	b.n	800223e <_ZN3DMD10WritePixelEtthh+0x6a>

080022a2 <_ZN3DMD11ClearScreenEh>:

/*--------------------------------------------------------------------------------------
 Clear the screen in DMD RAM
 --------------------------------------------------------------------------------------*/
void DMD::ClearScreen(uint8_t bNormal)
{
 80022a2:	b508      	push	{r3, lr}
	if (bNormal) // clear all pixels
 80022a4:	b939      	cbnz	r1, 80022b6 <_ZN3DMD11ClearScreenEh+0x14>
	memset(m_bDMDScreenRAM, 0xFF, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
	else // set all pixels
	memset(m_bDMDScreenRAM, 0x00, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
 80022a6:	f890 2116 	ldrb.w	r2, [r0, #278]	; 0x116
 80022aa:	0192      	lsls	r2, r2, #6
 80022ac:	2100      	movs	r1, #0
 80022ae:	6800      	ldr	r0, [r0, #0]
 80022b0:	f001 fe88 	bl	8003fc4 <memset>
 80022b4:	bd08      	pop	{r3, pc}
	memset(m_bDMDScreenRAM, 0xFF, DMD_RAM_SIZE_BYTES * m_DisplaysTotal);
 80022b6:	f890 2116 	ldrb.w	r2, [r0, #278]	; 0x116
 80022ba:	0192      	lsls	r2, r2, #6
 80022bc:	21ff      	movs	r1, #255	; 0xff
 80022be:	6800      	ldr	r0, [r0, #0]
 80022c0:	f001 fe80 	bl	8003fc4 <memset>
 80022c4:	bd08      	pop	{r3, pc}
	...

080022c8 <_ZN3DMDC1Ehh>:
DMD::DMD(uint8_t panelsWide, uint8_t panelsHigh)
 80022c8:	b570      	push	{r4, r5, r6, lr}
 80022ca:	4604      	mov	r4, r0
 80022cc:	460e      	mov	r6, r1
 80022ce:	4615      	mov	r5, r2
 80022d0:	4b16      	ldr	r3, [pc, #88]	; (800232c <_ZN3DMDC1Ehh+0x64>)
 80022d2:	cb03      	ldmia	r3!, {r0, r1}
 80022d4:	f8c4 011f 	str.w	r0, [r4, #287]	; 0x11f
 80022d8:	f8c4 1123 	str.w	r1, [r4, #291]	; 0x123
 80022dc:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 80022e0:	f000 ff16 	bl	8003110 <_ZN8CTimeoutC1Ev>
	m_DisplaysWide = panelsWide;
 80022e4:	f884 6114 	strb.w	r6, [r4, #276]	; 0x114
	m_DisplaysHigh = panelsHigh;
 80022e8:	f884 5115 	strb.w	r5, [r4, #277]	; 0x115
	m_DisplaysTotal = m_DisplaysWide * m_DisplaysHigh;
 80022ec:	fb05 f006 	mul.w	r0, r5, r6
 80022f0:	b2c0      	uxtb	r0, r0
 80022f2:	f884 0116 	strb.w	r0, [r4, #278]	; 0x116
	m_row1 = m_DisplaysTotal << 4;
 80022f6:	0103      	lsls	r3, r0, #4
 80022f8:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
	m_row2 = m_DisplaysTotal << 5;
 80022fc:	0143      	lsls	r3, r0, #5
 80022fe:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
	m_row3 = ((m_DisplaysTotal << 2) * 3) << 2;
 8002302:	00c3      	lsls	r3, r0, #3
 8002304:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	f8a4 311c 	strh.w	r3, [r4, #284]	; 0x11c
	m_bDMDScreenRAM = (uint8_t *)malloc(m_DisplaysTotal * DMD_RAM_SIZE_BYTES);
 800230e:	0180      	lsls	r0, r0, #6
 8002310:	f001 fc3c 	bl	8003b8c <malloc>
 8002314:	6020      	str	r0, [r4, #0]
	ClearScreen(true);
 8002316:	2101      	movs	r1, #1
 8002318:	4620      	mov	r0, r4
 800231a:	f7ff ffc2 	bl	80022a2 <_ZN3DMD11ClearScreenEh>
	m_bDMDByte = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
	m_State = SBuffering;
 8002324:	f884 3178 	strb.w	r3, [r4, #376]	; 0x178
}
 8002328:	4620      	mov	r0, r4
 800232a:	bd70      	pop	{r4, r5, r6, pc}
 800232c:	08004268 	.word	0x08004268

08002330 <_ZN3DMD4InitEP11SPI_TypeDefP4IDmaP6ITimerP5IGpioS7_S7_S7_t>:
{
 8002330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002332:	4604      	mov	r4, r0
 8002334:	9d07      	ldr	r5, [sp, #28]
 8002336:	f8bd 6028 	ldrh.w	r6, [sp, #40]	; 0x28
	m_pSpi = pSpi;
 800233a:	f8c0 1138 	str.w	r1, [r0, #312]	; 0x138
	m_pDma = pDma;
 800233e:	f8c0 213c 	str.w	r2, [r0, #316]	; 0x13c
	m_timer.Init(pTimer);
 8002342:	f500 77a4 	add.w	r7, r0, #328	; 0x148
 8002346:	4619      	mov	r1, r3
 8002348:	4638      	mov	r0, r7
 800234a:	f000 febc 	bl	80030c6 <_ZN8CTimeout4InitEP6ITimer>
	m_timer.SetExpiry(refreshRate);
 800234e:	4631      	mov	r1, r6
 8002350:	4638      	mov	r0, r7
 8002352:	f000 fec4 	bl	80030de <_ZN8CTimeout9SetExpiryEt>
	m_refreshRate = refreshRate;
 8002356:	f8a4 6140 	strh.w	r6, [r4, #320]	; 0x140
	m_PinSS = pSS;
 800235a:	9b06      	ldr	r3, [sp, #24]
 800235c:	f8c4 3134 	str.w	r3, [r4, #308]	; 0x134
	m_PinA = pPinA;
 8002360:	f8c4 5128 	str.w	r5, [r4, #296]	; 0x128
	m_PinB = pPinB;
 8002364:	9b08      	ldr	r3, [sp, #32]
 8002366:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
	m_PinOE = pPinOE;
 800236a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800236c:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
	m_PinA->Clear();
 8002370:	682b      	ldr	r3, [r5, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4628      	mov	r0, r5
 8002376:	4798      	blx	r3
	m_PinB->Clear();
 8002378:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 800237c:	6803      	ldr	r3, [r0, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	4798      	blx	r3
	m_PinOE->Clear();
 8002382:	f8d4 0130 	ldr.w	r0, [r4, #304]	; 0x130
 8002386:	6803      	ldr	r3, [r0, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4798      	blx	r3
	m_pDma->SetDirection(DMA_DIR_PeripheralDST);
 800238c:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8002390:	6803      	ldr	r3, [r0, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2110      	movs	r1, #16
 8002396:	4798      	blx	r3
	ClearScreen(true);
 8002398:	2101      	movs	r1, #1
 800239a:	4620      	mov	r0, r4
 800239c:	f7ff ff81 	bl	80022a2 <_ZN3DMD11ClearScreenEh>
	m_bDMDByte = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
 80023a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080023a8 <_ZN3DMD8DrawLineEssssh>:

/*--------------------------------------------------------------------------------------
 Draw or clear a line from x1,y1 to x2,y2
 --------------------------------------------------------------------------------------*/
void DMD::DrawLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint8_t bGraphicsMode)
{
 80023a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023ac:	b087      	sub	sp, #28
 80023ae:	9002      	str	r0, [sp, #8]
 80023b0:	460c      	mov	r4, r1
 80023b2:	4615      	mov	r5, r2
 80023b4:	469b      	mov	fp, r3
 80023b6:	f9bd a040 	ldrsh.w	sl, [sp, #64]	; 0x40
 80023ba:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 80023be:	9303      	str	r3, [sp, #12]
	int16_t dy = y2 - y1;
 80023c0:	b292      	uxth	r2, r2
 80023c2:	ebaa 0002 	sub.w	r0, sl, r2
 80023c6:	b280      	uxth	r0, r0
 80023c8:	b207      	sxth	r7, r0
	int16_t dx = x2 - x1;
 80023ca:	b289      	uxth	r1, r1
 80023cc:	ebab 0301 	sub.w	r3, fp, r1
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	b21e      	sxth	r6, r3
	int16_t stepx, stepy;

	if (dy < 0)
 80023d4:	2f00      	cmp	r7, #0
 80023d6:	db1b      	blt.n	8002410 <_ZN3DMD8DrawLineEssssh+0x68>
		dy = -dy;
		stepy = -1;
	}
	else
	{
		stepy = 1;
 80023d8:	f04f 0901 	mov.w	r9, #1
	}
	if (dx < 0)
 80023dc:	2e00      	cmp	r6, #0
 80023de:	db1c      	blt.n	800241a <_ZN3DMD8DrawLineEssssh+0x72>
		dx = -dx;
		stepx = -1;
	}
	else
	{
		stepx = 1;
 80023e0:	f04f 0801 	mov.w	r8, #1
	}
	dy <<= 1;			// dy is now 2*dy
 80023e4:	007f      	lsls	r7, r7, #1
 80023e6:	b23b      	sxth	r3, r7
 80023e8:	9304      	str	r3, [sp, #16]
	dx <<= 1;			// dx is now 2*dx
 80023ea:	0076      	lsls	r6, r6, #1
 80023ec:	b230      	sxth	r0, r6
 80023ee:	9005      	str	r0, [sp, #20]

	WritePixel(x1, y1, bGraphicsMode, true);
 80023f0:	2301      	movs	r3, #1
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	9b03      	ldr	r3, [sp, #12]
 80023f6:	9802      	ldr	r0, [sp, #8]
 80023f8:	f7ff feec 	bl	80021d4 <_ZN3DMD10WritePixelEtthh>
	if (dx > dy)
 80023fc:	9b04      	ldr	r3, [sp, #16]
 80023fe:	9805      	ldr	r0, [sp, #20]
 8002400:	4283      	cmp	r3, r0
 8002402:	da29      	bge.n	8002458 <_ZN3DMD8DrawLineEssssh+0xb0>
	{
		int16_t fraction = dy - (dx >> 1);	// same as 2*dy - dx
 8002404:	b2bf      	uxth	r7, r7
 8002406:	eba7 0a60 	sub.w	sl, r7, r0, asr #1
 800240a:	fa0f fa8a 	sxth.w	sl, sl
 800240e:	e017      	b.n	8002440 <_ZN3DMD8DrawLineEssssh+0x98>
		dy = -dy;
 8002410:	4247      	negs	r7, r0
 8002412:	b23f      	sxth	r7, r7
		stepy = -1;
 8002414:	f04f 39ff 	mov.w	r9, #4294967295
 8002418:	e7e0      	b.n	80023dc <_ZN3DMD8DrawLineEssssh+0x34>
		dx = -dx;
 800241a:	425b      	negs	r3, r3
 800241c:	b21e      	sxth	r6, r3
		stepx = -1;
 800241e:	f04f 38ff 	mov.w	r8, #4294967295
 8002422:	e7df      	b.n	80023e4 <_ZN3DMD8DrawLineEssssh+0x3c>
			if (fraction >= 0)
			{
				y1 += stepy;
				fraction -= dx;	// same as fraction -= 2*dx
			}
			x1 += stepx;
 8002424:	eb04 0108 	add.w	r1, r4, r8
 8002428:	b289      	uxth	r1, r1
 800242a:	b20c      	sxth	r4, r1
			fraction += dy;	// same as fraction -= 2*dy
 800242c:	44ba      	add	sl, r7
 800242e:	fa0f fa8a 	sxth.w	sl, sl
			WritePixel(x1, y1, bGraphicsMode, true);
 8002432:	2301      	movs	r3, #1
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	9b03      	ldr	r3, [sp, #12]
 8002438:	b2aa      	uxth	r2, r5
 800243a:	9802      	ldr	r0, [sp, #8]
 800243c:	f7ff feca 	bl	80021d4 <_ZN3DMD10WritePixelEtthh>
		while (x1 != x2)
 8002440:	455c      	cmp	r4, fp
 8002442:	d026      	beq.n	8002492 <_ZN3DMD8DrawLineEssssh+0xea>
			if (fraction >= 0)
 8002444:	f1ba 0f00 	cmp.w	sl, #0
 8002448:	dbec      	blt.n	8002424 <_ZN3DMD8DrawLineEssssh+0x7c>
				y1 += stepy;
 800244a:	444d      	add	r5, r9
 800244c:	b22d      	sxth	r5, r5
				fraction -= dx;	// same as fraction -= 2*dx
 800244e:	ebaa 0a06 	sub.w	sl, sl, r6
 8002452:	fa0f fa8a 	sxth.w	sl, sl
 8002456:	e7e5      	b.n	8002424 <_ZN3DMD8DrawLineEssssh+0x7c>
		}
	}
	else
	{
		int16_t fraction = dx - (dy >> 1);
 8002458:	fa1f fb86 	uxth.w	fp, r6
 800245c:	9b04      	ldr	r3, [sp, #16]
 800245e:	ebab 0663 	sub.w	r6, fp, r3, asr #1
 8002462:	b236      	sxth	r6, r6
 8002464:	e00c      	b.n	8002480 <_ZN3DMD8DrawLineEssssh+0xd8>
			if (fraction >= 0)
			{
				x1 += stepx;
				fraction -= dy;
			}
			y1 += stepy;
 8002466:	eb05 0209 	add.w	r2, r5, r9
 800246a:	b292      	uxth	r2, r2
 800246c:	b215      	sxth	r5, r2
			fraction += dx;
 800246e:	445e      	add	r6, fp
 8002470:	b236      	sxth	r6, r6
			WritePixel(x1, y1, bGraphicsMode, true);
 8002472:	2301      	movs	r3, #1
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	9b03      	ldr	r3, [sp, #12]
 8002478:	b2a1      	uxth	r1, r4
 800247a:	9802      	ldr	r0, [sp, #8]
 800247c:	f7ff feaa 	bl	80021d4 <_ZN3DMD10WritePixelEtthh>
		while (y1 != y2)
 8002480:	4555      	cmp	r5, sl
 8002482:	d006      	beq.n	8002492 <_ZN3DMD8DrawLineEssssh+0xea>
			if (fraction >= 0)
 8002484:	2e00      	cmp	r6, #0
 8002486:	dbee      	blt.n	8002466 <_ZN3DMD8DrawLineEssssh+0xbe>
				x1 += stepx;
 8002488:	4444      	add	r4, r8
 800248a:	b224      	sxth	r4, r4
				fraction -= dy;
 800248c:	1bf6      	subs	r6, r6, r7
 800248e:	b236      	sxth	r6, r6
 8002490:	e7e9      	b.n	8002466 <_ZN3DMD8DrawLineEssssh+0xbe>
		}
	}
}
 8002492:	b007      	add	sp, #28
 8002494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002498 <_ZN3DMD13DrawFilledBoxEssssh>:

/*--------------------------------------------------------------------------------------
 Draw or clear a filled box(rectangle) with a single pixel border
 --------------------------------------------------------------------------------------*/
void DMD::DrawFilledBox(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint8_t bGraphicsMode)
{
 8002498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800249c:	b083      	sub	sp, #12
 800249e:	4681      	mov	r9, r0
 80024a0:	460c      	mov	r4, r1
 80024a2:	4690      	mov	r8, r2
 80024a4:	461d      	mov	r5, r3
 80024a6:	f9bd 7028 	ldrsh.w	r7, [sp, #40]	; 0x28
 80024aa:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
	for (int16_t b = x1; b <= x2; b++)
 80024ae:	42ac      	cmp	r4, r5
 80024b0:	dc0a      	bgt.n	80024c8 <_ZN3DMD13DrawFilledBoxEssssh+0x30>
	{
		DrawLine(b, y1, b, y2, bGraphicsMode);
 80024b2:	9601      	str	r6, [sp, #4]
 80024b4:	9700      	str	r7, [sp, #0]
 80024b6:	4623      	mov	r3, r4
 80024b8:	4642      	mov	r2, r8
 80024ba:	4621      	mov	r1, r4
 80024bc:	4648      	mov	r0, r9
 80024be:	f7ff ff73 	bl	80023a8 <_ZN3DMD8DrawLineEssssh>
	for (int16_t b = x1; b <= x2; b++)
 80024c2:	3401      	adds	r4, #1
 80024c4:	b224      	sxth	r4, r4
 80024c6:	e7f2      	b.n	80024ae <_ZN3DMD13DrawFilledBoxEssssh+0x16>
	}
}
 80024c8:	b003      	add	sp, #12
 80024ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080024ce <_ZN3DMD7ExecuteEv>:
 Scan the dot matrix LED panel display, from the RAM mirror out to the display hardware.
 Call 4 times to scan the whole display which is made up of 4 interleaved rows within the 16 total rows.
 Insert the calls to this function into the main loop for the highest call rate, or from a timer interrupt
 --------------------------------------------------------------------------------------*/
void DMD::Execute()
{
 80024ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024d0:	4604      	mov	r4, r0

	switch (m_State)
 80024d2:	f890 3178 	ldrb.w	r3, [r0, #376]	; 0x178
 80024d6:	b113      	cbz	r3, 80024de <_ZN3DMD7ExecuteEv+0x10>
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d06d      	beq.n	80025b8 <_ZN3DMD7ExecuteEv+0xea>
 80024dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	{
		case SBuffering:
		{
			if (!m_timer.HasElapsed()) return;
 80024de:	f500 75a4 	add.w	r5, r0, #328	; 0x148
 80024e2:	4628      	mov	r0, r5
 80024e4:	f000 fe00 	bl	80030e8 <_ZN8CTimeout10HasElapsedEv>
 80024e8:	b900      	cbnz	r0, 80024ec <_ZN3DMD7ExecuteEv+0x1e>
 80024ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			m_timer.SetExpiry((uint16_t)(m_refreshRate * m_brightness));
 80024ec:	f8d4 6144 	ldr.w	r6, [r4, #324]	; 0x144
 80024f0:	f8b4 0140 	ldrh.w	r0, [r4, #320]	; 0x140
 80024f4:	f7fe fad6 	bl	8000aa4 <__aeabi_i2f>
 80024f8:	4631      	mov	r1, r6
 80024fa:	f7fe fb27 	bl	8000b4c <__aeabi_fmul>
 80024fe:	f7fe fc75 	bl	8000dec <__aeabi_f2uiz>
 8002502:	b281      	uxth	r1, r0
 8002504:	4628      	mov	r0, r5
 8002506:	f000 fdea 	bl	80030de <_ZN8CTimeout9SetExpiryEt>
			//SPI transfer pixels to the display hardware shift registers
			int16_t rowsize = m_DisplaysTotal << 2;
 800250a:	f894 3116 	ldrb.w	r3, [r4, #278]	; 0x116
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	fa0f fe83 	sxth.w	lr, r3
			int16_t offset = rowsize * m_bDMDByte;
 8002514:	f894 711e 	ldrb.w	r7, [r4, #286]	; 0x11e
 8002518:	fb07 f703 	mul.w	r7, r7, r3
 800251c:	b23f      	sxth	r7, r7

			uint16_t size = 0;
			for (int16_t i = 0; i < rowsize; i++)
 800251e:	2300      	movs	r3, #0
			uint16_t size = 0;
 8002520:	461d      	mov	r5, r3
			for (int16_t i = 0; i < rowsize; i++)
 8002522:	4573      	cmp	r3, lr
 8002524:	da2a      	bge.n	800257c <_ZN3DMD7ExecuteEv+0xae>
			{
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row3];
 8002526:	1c6a      	adds	r2, r5, #1
 8002528:	b292      	uxth	r2, r2
 800252a:	f8d4 c000 	ldr.w	ip, [r4]
 800252e:	18fe      	adds	r6, r7, r3
 8002530:	f9b4 111c 	ldrsh.w	r1, [r4, #284]	; 0x11c
 8002534:	4431      	add	r1, r6
 8002536:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800253a:	1961      	adds	r1, r4, r5
 800253c:	f881 0158 	strb.w	r0, [r1, #344]	; 0x158
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row2];
 8002540:	1ca9      	adds	r1, r5, #2
 8002542:	b289      	uxth	r1, r1
 8002544:	f9b4 011a 	ldrsh.w	r0, [r4, #282]	; 0x11a
 8002548:	4430      	add	r0, r6
 800254a:	f81c 0000 	ldrb.w	r0, [ip, r0]
 800254e:	4422      	add	r2, r4
 8002550:	f882 0158 	strb.w	r0, [r2, #344]	; 0x158
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i + m_row1];
 8002554:	1cea      	adds	r2, r5, #3
 8002556:	b292      	uxth	r2, r2
 8002558:	f9b4 0118 	ldrsh.w	r0, [r4, #280]	; 0x118
 800255c:	4430      	add	r0, r6
 800255e:	f81c 0000 	ldrb.w	r0, [ip, r0]
 8002562:	4421      	add	r1, r4
 8002564:	f881 0158 	strb.w	r0, [r1, #344]	; 0x158
				m_dmaCache[size++] = m_bDMDScreenRAM[offset + i];
 8002568:	3504      	adds	r5, #4
 800256a:	b2ad      	uxth	r5, r5
 800256c:	f81c 1006 	ldrb.w	r1, [ip, r6]
 8002570:	4422      	add	r2, r4
 8002572:	f882 1158 	strb.w	r1, [r2, #344]	; 0x158
			for (int16_t i = 0; i < rowsize; i++)
 8002576:	3301      	adds	r3, #1
 8002578:	b21b      	sxth	r3, r3
 800257a:	e7d2      	b.n	8002522 <_ZN3DMD7ExecuteEv+0x54>
			}

			m_pDma->SetAddress((uint32_t)&m_pSpi->DR, (uint32_t)m_dmaCache);
 800257c:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8002580:	6803      	ldr	r3, [r0, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f8d4 1138 	ldr.w	r1, [r4, #312]	; 0x138
 8002588:	f504 72ac 	add.w	r2, r4, #344	; 0x158
 800258c:	310c      	adds	r1, #12
 800258e:	4798      	blx	r3
			m_pDma->SetBufferSize(size);
 8002590:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8002594:	6803      	ldr	r3, [r0, #0]
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	4629      	mov	r1, r5
 800259a:	4798      	blx	r3
			m_PinSS->Clear(); // chip select low
 800259c:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 80025a0:	6803      	ldr	r3, [r0, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	4798      	blx	r3
			m_pDma->Start();
 80025a6:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 80025aa:	6803      	ldr	r3, [r0, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4798      	blx	r3
			m_State = STransmitting;
 80025b0:	2301      	movs	r3, #1
 80025b2:	f884 3178 	strb.w	r3, [r4, #376]	; 0x178
		}
			break;
 80025b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case STransmitting:
		{
			if (!m_timer.HasElapsed()) return;
 80025b8:	f500 75a4 	add.w	r5, r0, #328	; 0x148
 80025bc:	4628      	mov	r0, r5
 80025be:	f000 fd93 	bl	80030e8 <_ZN8CTimeout10HasElapsedEv>
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d091      	beq.n	80024ea <_ZN3DMD7ExecuteEv+0x1c>
			m_timer.SetExpiry((uint16_t)(m_refreshRate * (1 - m_brightness)));
 80025c6:	f8b4 7140 	ldrh.w	r7, [r4, #320]	; 0x140
 80025ca:	f8d4 1144 	ldr.w	r1, [r4, #324]	; 0x144
 80025ce:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80025d2:	f7fe f9b1 	bl	8000938 <__aeabi_fsub>
 80025d6:	4606      	mov	r6, r0
 80025d8:	4638      	mov	r0, r7
 80025da:	f7fe fa63 	bl	8000aa4 <__aeabi_i2f>
 80025de:	4631      	mov	r1, r6
 80025e0:	f7fe fab4 	bl	8000b4c <__aeabi_fmul>
 80025e4:	f7fe fc02 	bl	8000dec <__aeabi_f2uiz>
 80025e8:	b281      	uxth	r1, r0
 80025ea:	4628      	mov	r0, r5
 80025ec:	f000 fd77 	bl	80030de <_ZN8CTimeout9SetExpiryEt>
			if (!m_pDma->IsTransferFinished()) return;
 80025f0:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 80025f4:	6803      	ldr	r3, [r0, #0]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4798      	blx	r3
 80025fa:	2800      	cmp	r0, #0
 80025fc:	f43f af75 	beq.w	80024ea <_ZN3DMD7ExecuteEv+0x1c>
			m_pDma->Stop();
 8002600:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8002604:	6803      	ldr	r3, [r0, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	4798      	blx	r3
			m_PinOE->Clear(); // turn off the display first
 800260a:	f8d4 0130 	ldr.w	r0, [r4, #304]	; 0x130
 800260e:	6803      	ldr	r3, [r0, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4798      	blx	r3
			m_PinSS->Set(); // latch the transfered data
 8002614:	f8d4 0134 	ldr.w	r0, [r4, #308]	; 0x134
 8002618:	6803      	ldr	r3, [r0, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4798      	blx	r3
			switch (m_bDMDByte)
 800261e:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b03      	cmp	r3, #3
 8002626:	d810      	bhi.n	800264a <_ZN3DMD7ExecuteEv+0x17c>
 8002628:	e8df f003 	tbb	[pc, r3]
 800262c:	34261802 	.word	0x34261802
	//DMD I/O pin macros
	inline void LIGHT_DMD_ROW_01_05_09_13()
	{
//		digitalWrite( PIN_DMD_B, LOW);
//		digitalWrite( PIN_DMD_A, LOW);
		m_PinB->Clear();
 8002630:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8002634:	6803      	ldr	r3, [r0, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4798      	blx	r3
		m_PinA->Clear();
 800263a:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 800263e:	6803      	ldr	r3, [r0, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	4798      	blx	r3
			{
				case 0:			// row 1, 5, 9, 13 were clocked out
					LIGHT_DMD_ROW_01_05_09_13();
					m_bDMDByte = 1;
 8002644:	2301      	movs	r3, #1
 8002646:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
				case 3:			// row 4, 8, 12, 16 were clocked out
					LIGHT_DMD_ROW_04_08_12_16();
					m_bDMDByte = 0;
					break;
			}
			m_PinOE->Set(); // turn on the display again
 800264a:	f8d4 0130 	ldr.w	r0, [r4, #304]	; 0x130
 800264e:	6803      	ldr	r3, [r0, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4798      	blx	r3
			m_State = SBuffering;
 8002654:	2300      	movs	r3, #0
 8002656:	f884 3178 	strb.w	r3, [r4, #376]	; 0x178
		}
			break;
 800265a:	e746      	b.n	80024ea <_ZN3DMD7ExecuteEv+0x1c>
	}
	inline void LIGHT_DMD_ROW_02_06_10_14()
	{
//		digitalWrite( PIN_DMD_B, LOW);
//		digitalWrite( PIN_DMD_A, HIGH);
		m_PinB->Clear();
 800265c:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8002660:	6803      	ldr	r3, [r0, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4798      	blx	r3
		m_PinA->Set();
 8002666:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 800266a:	6803      	ldr	r3, [r0, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4798      	blx	r3
					m_bDMDByte = 2;
 8002670:	2302      	movs	r3, #2
 8002672:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 8002676:	e7e8      	b.n	800264a <_ZN3DMD7ExecuteEv+0x17c>
	}
	inline void LIGHT_DMD_ROW_03_07_11_15()
	{
//		digitalWrite( PIN_DMD_B, HIGH);
//		digitalWrite( PIN_DMD_A, LOW);
		m_PinB->Set();
 8002678:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 800267c:	6803      	ldr	r3, [r0, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4798      	blx	r3
		m_PinA->Clear();
 8002682:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8002686:	6803      	ldr	r3, [r0, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4798      	blx	r3
					m_bDMDByte = 3;
 800268c:	2303      	movs	r3, #3
 800268e:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 8002692:	e7da      	b.n	800264a <_ZN3DMD7ExecuteEv+0x17c>
	}
	inline void LIGHT_DMD_ROW_04_08_12_16()
	{
//		digitalWrite( PIN_DMD_B, HIGH);
//		digitalWrite( PIN_DMD_A, HIGH);
		m_PinB->Set();
 8002694:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8002698:	6803      	ldr	r3, [r0, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4798      	blx	r3
		m_PinA->Set();
 800269e:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 80026a2:	6803      	ldr	r3, [r0, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4798      	blx	r3
					m_bDMDByte = 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
					break;
 80026ae:	e7cc      	b.n	800264a <_ZN3DMD7ExecuteEv+0x17c>

080026b0 <_ZN3DMD10SelectFontEPKh>:
	m_refreshRate = refreshRate;
}

void DMD::SelectFont(const uint8_t * font)
{
	this->m_pFont = font;
 80026b0:	f8c0 1110 	str.w	r1, [r0, #272]	; 0x110
 80026b4:	4770      	bx	lr

080026b6 <_ZN3DMD9CharWidthEh>:

int16_t DMD::CharWidth(const unsigned char letter)
{
	unsigned char c = letter;
	// Space is often not included in font so use width of 'n'
	if (c == ' ') c = 'n';
 80026b6:	2920      	cmp	r1, #32
 80026b8:	d010      	beq.n	80026dc <_ZN3DMD9CharWidthEh+0x26>
	uint8_t width = 0;

	uint8_t firstChar = *(m_pFont + FONT_FIRST_CHAR);
 80026ba:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80026be:	791a      	ldrb	r2, [r3, #4]
	uint8_t charCount = *(m_pFont + FONT_CHAR_COUNT);
 80026c0:	7958      	ldrb	r0, [r3, #5]

	if (c < firstChar || c >= (firstChar + charCount))
 80026c2:	4291      	cmp	r1, r2
 80026c4:	db10      	blt.n	80026e8 <_ZN3DMD9CharWidthEh+0x32>
 80026c6:	4410      	add	r0, r2
 80026c8:	4281      	cmp	r1, r0
 80026ca:	da0f      	bge.n	80026ec <_ZN3DMD9CharWidthEh+0x36>
	{
		return 0;
	}
	c -= firstChar;
 80026cc:	1a89      	subs	r1, r1, r2
 80026ce:	b2c9      	uxtb	r1, r1

	if (*(m_pFont + FONT_LENGTH) == 0 && *(m_pFont + FONT_LENGTH + 1) == 0)
 80026d0:	781a      	ldrb	r2, [r3, #0]
 80026d2:	b92a      	cbnz	r2, 80026e0 <_ZN3DMD9CharWidthEh+0x2a>
 80026d4:	785a      	ldrb	r2, [r3, #1]
 80026d6:	b91a      	cbnz	r2, 80026e0 <_ZN3DMD9CharWidthEh+0x2a>
	{
		// zero length is flag indicating fixed width font (array does not contain width data entries)
		width = *(m_pFont + FONT_FIXED_WIDTH);
 80026d8:	7898      	ldrb	r0, [r3, #2]
 80026da:	e003      	b.n	80026e4 <_ZN3DMD9CharWidthEh+0x2e>
	if (c == ' ') c = 'n';
 80026dc:	216e      	movs	r1, #110	; 0x6e
 80026de:	e7ec      	b.n	80026ba <_ZN3DMD9CharWidthEh+0x4>
	}
	else
	{
		// variable width font, read width data
		width = *(m_pFont + FONT_WIDTH_TABLE + c);
 80026e0:	3106      	adds	r1, #6
 80026e2:	5c58      	ldrb	r0, [r3, r1]
	}
	return width;
 80026e4:	b200      	sxth	r0, r0
 80026e6:	4770      	bx	lr
		return 0;
 80026e8:	2000      	movs	r0, #0
 80026ea:	4770      	bx	lr
 80026ec:	2000      	movs	r0, #0
}
 80026ee:	4770      	bx	lr

080026f0 <_ZN3DMD8DrawCharEsshh>:
{
 80026f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026f4:	b08b      	sub	sp, #44	; 0x2c
 80026f6:	f89d 4050 	ldrb.w	r4, [sp, #80]	; 0x50
 80026fa:	9404      	str	r4, [sp, #16]
	if (bX > (DMD_PIXELS_ACROSS * m_DisplaysWide) || bY > (DMD_PIXELS_DOWN * m_DisplaysHigh))
 80026fc:	f890 4114 	ldrb.w	r4, [r0, #276]	; 0x114
 8002700:	ebb1 1f44 	cmp.w	r1, r4, lsl #5
 8002704:	f300 80c3 	bgt.w	800288e <_ZN3DMD8DrawCharEsshh+0x19e>
 8002708:	f890 4115 	ldrb.w	r4, [r0, #277]	; 0x115
 800270c:	ebb2 1f04 	cmp.w	r2, r4, lsl #4
 8002710:	f300 80c1 	bgt.w	8002896 <_ZN3DMD8DrawCharEsshh+0x1a6>
 8002714:	9203      	str	r2, [sp, #12]
 8002716:	9102      	str	r1, [sp, #8]
 8002718:	4682      	mov	sl, r0
	uint8_t height = *(m_pFont + FONT_HEIGHT);
 800271a:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 800271e:	78c2      	ldrb	r2, [r0, #3]
 8002720:	9208      	str	r2, [sp, #32]
	if (c == ' ')
 8002722:	2b20      	cmp	r3, #32
 8002724:	d021      	beq.n	800276a <_ZN3DMD8DrawCharEsshh+0x7a>
	uint8_t bytes = (height + 7) / 8;
 8002726:	9a08      	ldr	r2, [sp, #32]
 8002728:	4690      	mov	r8, r2
 800272a:	3207      	adds	r2, #7
 800272c:	10d2      	asrs	r2, r2, #3
 800272e:	9206      	str	r2, [sp, #24]
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	4615      	mov	r5, r2
 8002734:	9209      	str	r2, [sp, #36]	; 0x24
	uint8_t firstChar = *(m_pFont + FONT_FIRST_CHAR);
 8002736:	7901      	ldrb	r1, [r0, #4]
	uint8_t charCount = *(m_pFont + FONT_CHAR_COUNT);
 8002738:	7944      	ldrb	r4, [r0, #5]
	if (c < firstChar || c >= (firstChar + charCount)) return 0;
 800273a:	428b      	cmp	r3, r1
 800273c:	f2c0 80af 	blt.w	800289e <_ZN3DMD8DrawCharEsshh+0x1ae>
 8002740:	1862      	adds	r2, r4, r1
 8002742:	4293      	cmp	r3, r2
 8002744:	f280 80b1 	bge.w	80028aa <_ZN3DMD8DrawCharEsshh+0x1ba>
	c -= firstChar;
 8002748:	1a5b      	subs	r3, r3, r1
 800274a:	b2d9      	uxtb	r1, r3
	if (*(m_pFont + FONT_LENGTH) == 0 && *(m_pFont + FONT_LENGTH + 1) == 0)
 800274c:	7803      	ldrb	r3, [r0, #0]
 800274e:	bb1b      	cbnz	r3, 8002798 <_ZN3DMD8DrawCharEsshh+0xa8>
 8002750:	7843      	ldrb	r3, [r0, #1]
 8002752:	bb63      	cbnz	r3, 80027ae <_ZN3DMD8DrawCharEsshh+0xbe>
		width = *(m_pFont + FONT_FIXED_WIDTH);
 8002754:	7883      	ldrb	r3, [r0, #2]
		index = c * bytes * width + FONT_WIDTH_TABLE;
 8002756:	462a      	mov	r2, r5
 8002758:	fb01 f202 	mul.w	r2, r1, r2
 800275c:	fb02 f203 	mul.w	r2, r2, r3
 8002760:	b292      	uxth	r2, r2
 8002762:	3206      	adds	r2, #6
 8002764:	b292      	uxth	r2, r2
 8002766:	9207      	str	r2, [sp, #28]
 8002768:	e02f      	b.n	80027ca <_ZN3DMD8DrawCharEsshh+0xda>
		int16_t charWide = CharWidth(' ');
 800276a:	2120      	movs	r1, #32
 800276c:	4650      	mov	r0, sl
 800276e:	f7ff ffa2 	bl	80026b6 <_ZN3DMD9CharWidthEh>
 8002772:	4604      	mov	r4, r0
		this->DrawFilledBox(bX, bY, bX + charWide, bY + height, GRAPHICS_INVERSE);
 8002774:	9802      	ldr	r0, [sp, #8]
 8002776:	4603      	mov	r3, r0
 8002778:	4423      	add	r3, r4
 800277a:	9a08      	ldr	r2, [sp, #32]
 800277c:	9d03      	ldr	r5, [sp, #12]
 800277e:	442a      	add	r2, r5
 8002780:	b212      	sxth	r2, r2
 8002782:	2101      	movs	r1, #1
 8002784:	9101      	str	r1, [sp, #4]
 8002786:	9200      	str	r2, [sp, #0]
 8002788:	b21b      	sxth	r3, r3
 800278a:	462a      	mov	r2, r5
 800278c:	4601      	mov	r1, r0
 800278e:	4650      	mov	r0, sl
 8002790:	f7ff fe82 	bl	8002498 <_ZN3DMD13DrawFilledBoxEssssh>
		return charWide;
 8002794:	9405      	str	r4, [sp, #20]
 8002796:	e084      	b.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
 8002798:	2200      	movs	r2, #0
 800279a:	4613      	mov	r3, r2
		for (uint8_t i = 0; i < c; i++)
 800279c:	428a      	cmp	r2, r1
 800279e:	da09      	bge.n	80027b4 <_ZN3DMD8DrawCharEsshh+0xc4>
			index += *(m_pFont + FONT_WIDTH_TABLE + i);
 80027a0:	1d95      	adds	r5, r2, #6
 80027a2:	5d45      	ldrb	r5, [r0, r5]
 80027a4:	442b      	add	r3, r5
 80027a6:	b29b      	uxth	r3, r3
		for (uint8_t i = 0; i < c; i++)
 80027a8:	3201      	adds	r2, #1
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	e7f6      	b.n	800279c <_ZN3DMD8DrawCharEsshh+0xac>
 80027ae:	2200      	movs	r2, #0
 80027b0:	4613      	mov	r3, r2
 80027b2:	e7f3      	b.n	800279c <_ZN3DMD8DrawCharEsshh+0xac>
		index = index * bytes + charCount + FONT_WIDTH_TABLE;
 80027b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027b6:	fb02 f303 	mul.w	r3, r2, r3
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	4423      	add	r3, r4
 80027be:	b29b      	uxth	r3, r3
 80027c0:	3306      	adds	r3, #6
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	9307      	str	r3, [sp, #28]
		width = *(m_pFont + FONT_WIDTH_TABLE + c);
 80027c6:	3106      	adds	r1, #6
 80027c8:	5c43      	ldrb	r3, [r0, r1]
	if (bX < -width || bY < -height) return width;
 80027ca:	9305      	str	r3, [sp, #20]
 80027cc:	425b      	negs	r3, r3
 80027ce:	9a02      	ldr	r2, [sp, #8]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	db66      	blt.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
 80027d4:	9b08      	ldr	r3, [sp, #32]
 80027d6:	425b      	negs	r3, r3
 80027d8:	9a03      	ldr	r2, [sp, #12]
 80027da:	429a      	cmp	r2, r3
 80027dc:	db61      	blt.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
 80027de:	f04f 0900 	mov.w	r9, #0
 80027e2:	e04d      	b.n	8002880 <_ZN3DMD8DrawCharEsshh+0x190>
			if ((i == bytes - 1) && bytes > 1)
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	dd45      	ble.n	8002874 <_ZN3DMD8DrawCharEsshh+0x184>
				offset = height - 8;
 80027e8:	9b08      	ldr	r3, [sp, #32]
 80027ea:	f1a3 0508 	sub.w	r5, r3, #8
 80027ee:	e041      	b.n	8002874 <_ZN3DMD8DrawCharEsshh+0x184>
						WritePixel(bX + j, bY + offset + k, bGraphicsMode, false);
 80027f0:	9b02      	ldr	r3, [sp, #8]
 80027f2:	eb09 0103 	add.w	r1, r9, r3
 80027f6:	9b03      	ldr	r3, [sp, #12]
 80027f8:	195a      	adds	r2, r3, r5
 80027fa:	b292      	uxth	r2, r2
 80027fc:	4422      	add	r2, r4
 80027fe:	2300      	movs	r3, #0
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	9b04      	ldr	r3, [sp, #16]
 8002804:	b292      	uxth	r2, r2
 8002806:	b289      	uxth	r1, r1
 8002808:	4650      	mov	r0, sl
 800280a:	f7ff fce3 	bl	80021d4 <_ZN3DMD10WritePixelEtthh>
			for (uint8_t k = 0; k < 8; k++)
 800280e:	3401      	adds	r4, #1
 8002810:	b2e4      	uxtb	r4, r4
 8002812:	2c07      	cmp	r4, #7
 8002814:	dc1a      	bgt.n	800284c <_ZN3DMD8DrawCharEsshh+0x15c>
				if ((offset + k >= i * 8) && (offset + k <= height))
 8002816:	192b      	adds	r3, r5, r4
 8002818:	ebb3 0fc7 	cmp.w	r3, r7, lsl #3
 800281c:	dbf7      	blt.n	800280e <_ZN3DMD8DrawCharEsshh+0x11e>
 800281e:	4598      	cmp	r8, r3
 8002820:	dbf5      	blt.n	800280e <_ZN3DMD8DrawCharEsshh+0x11e>
					if (data & (1 << k))
 8002822:	fa4b f204 	asr.w	r2, fp, r4
 8002826:	f012 0f01 	tst.w	r2, #1
 800282a:	d0e1      	beq.n	80027f0 <_ZN3DMD8DrawCharEsshh+0x100>
						WritePixel(bX + j, bY + offset + k, bGraphicsMode, true);
 800282c:	9b02      	ldr	r3, [sp, #8]
 800282e:	eb09 0103 	add.w	r1, r9, r3
 8002832:	9b03      	ldr	r3, [sp, #12]
 8002834:	195a      	adds	r2, r3, r5
 8002836:	b292      	uxth	r2, r2
 8002838:	4422      	add	r2, r4
 800283a:	2301      	movs	r3, #1
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	9b04      	ldr	r3, [sp, #16]
 8002840:	b292      	uxth	r2, r2
 8002842:	b289      	uxth	r1, r1
 8002844:	4650      	mov	r0, sl
 8002846:	f7ff fcc5 	bl	80021d4 <_ZN3DMD10WritePixelEtthh>
 800284a:	e7e0      	b.n	800280e <_ZN3DMD8DrawCharEsshh+0x11e>
		for (uint8_t i = bytes - 1; i < 254; i--)
 800284c:	3e01      	subs	r6, #1
 800284e:	b2f6      	uxtb	r6, r6
 8002850:	4637      	mov	r7, r6
 8002852:	2efd      	cmp	r6, #253	; 0xfd
 8002854:	dc10      	bgt.n	8002878 <_ZN3DMD8DrawCharEsshh+0x188>
			uint8_t data = *(m_pFont + index + j + (i * width));
 8002856:	f8da 2110 	ldr.w	r2, [sl, #272]	; 0x110
 800285a:	9b07      	ldr	r3, [sp, #28]
 800285c:	444b      	add	r3, r9
 800285e:	9905      	ldr	r1, [sp, #20]
 8002860:	fb06 3301 	mla	r3, r6, r1, r3
 8002864:	f812 b003 	ldrb.w	fp, [r2, r3]
			int16_t offset = (i * 8);
 8002868:	00f5      	lsls	r5, r6, #3
 800286a:	f89d 3018 	ldrb.w	r3, [sp, #24]
			if ((i == bytes - 1) && bytes > 1)
 800286e:	1e5a      	subs	r2, r3, #1
 8002870:	4296      	cmp	r6, r2
 8002872:	d0b7      	beq.n	80027e4 <_ZN3DMD8DrawCharEsshh+0xf4>
			for (uint8_t k = 0; k < 8; k++)
 8002874:	2400      	movs	r4, #0
 8002876:	e7cc      	b.n	8002812 <_ZN3DMD8DrawCharEsshh+0x122>
	for (uint8_t j = 0; j < width; j++)
 8002878:	f109 0901 	add.w	r9, r9, #1
 800287c:	fa5f f989 	uxtb.w	r9, r9
 8002880:	9b05      	ldr	r3, [sp, #20]
 8002882:	454b      	cmp	r3, r9
 8002884:	dd0d      	ble.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
		for (uint8_t i = bytes - 1; i < 254; i--)
 8002886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002888:	1e5e      	subs	r6, r3, #1
 800288a:	b2f6      	uxtb	r6, r6
 800288c:	e7e0      	b.n	8002850 <_ZN3DMD8DrawCharEsshh+0x160>
		return -1;
 800288e:	f04f 33ff 	mov.w	r3, #4294967295
 8002892:	9305      	str	r3, [sp, #20]
 8002894:	e005      	b.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	9305      	str	r3, [sp, #20]
 800289c:	e001      	b.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>
	if (c < firstChar || c >= (firstChar + charCount)) return 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	9305      	str	r3, [sp, #20]
}
 80028a2:	9805      	ldr	r0, [sp, #20]
 80028a4:	b00b      	add	sp, #44	; 0x2c
 80028a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (c < firstChar || c >= (firstChar + charCount)) return 0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	9305      	str	r3, [sp, #20]
 80028ae:	e7f8      	b.n	80028a2 <_ZN3DMD8DrawCharEsshh+0x1b2>

080028b0 <_ZN3DMD10DrawStringEssPKchh>:
{
 80028b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b4:	b087      	sub	sp, #28
 80028b6:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
 80028ba:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
	if (bX >= (DMD_PIXELS_ACROSS * m_DisplaysWide) || bY >= DMD_PIXELS_DOWN * m_DisplaysHigh)
 80028be:	f890 4114 	ldrb.w	r4, [r0, #276]	; 0x114
 80028c2:	ebb1 1f44 	cmp.w	r1, r4, lsl #5
 80028c6:	da56      	bge.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
 80028c8:	468b      	mov	fp, r1
 80028ca:	9203      	str	r2, [sp, #12]
 80028cc:	f890 4115 	ldrb.w	r4, [r0, #277]	; 0x115
 80028d0:	ebb2 1f04 	cmp.w	r2, r4, lsl #4
 80028d4:	da4f      	bge.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
	uint8_t height = *(m_pFont + FONT_HEIGHT);
 80028d6:	f8d0 4110 	ldr.w	r4, [r0, #272]	; 0x110
 80028da:	78e4      	ldrb	r4, [r4, #3]
	if (bY + height < 0) return;
 80028dc:	42d4      	cmn	r4, r2
 80028de:	d44a      	bmi.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
 80028e0:	461d      	mov	r5, r3
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	4607      	mov	r7, r0
	this->DrawLine(bX - 1, bY, bX - 1, bY + height, GRAPHICS_INVERSE);
 80028e6:	fa1f f881 	uxth.w	r8, r1
 80028ea:	f108 31ff 	add.w	r1, r8, #4294967295
 80028ee:	b209      	sxth	r1, r1
 80028f0:	4414      	add	r4, r2
 80028f2:	b220      	sxth	r0, r4
 80028f4:	9005      	str	r0, [sp, #20]
 80028f6:	2301      	movs	r3, #1
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	9000      	str	r0, [sp, #0]
 80028fc:	460b      	mov	r3, r1
 80028fe:	4638      	mov	r0, r7
 8002900:	f7ff fd52 	bl	80023a8 <_ZN3DMD8DrawLineEssssh>
	for (int16_t i = 0; i < length; i++)
 8002904:	2600      	movs	r6, #0
	int16_t strWidth = 0;
 8002906:	4634      	mov	r4, r6
 8002908:	f8cd a010 	str.w	sl, [sp, #16]
 800290c:	46aa      	mov	sl, r5
 800290e:	e010      	b.n	8002932 <_ZN3DMD10DrawStringEssPKchh+0x82>
		else if (charWide < 0)
 8002910:	2b00      	cmp	r3, #0
 8002912:	db30      	blt.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
		if ((bX + strWidth) >= DMD_PIXELS_ACROSS * m_DisplaysWide
 8002914:	eb04 030b 	add.w	r3, r4, fp
 8002918:	f897 2114 	ldrb.w	r2, [r7, #276]	; 0x114
 800291c:	ebb3 1f42 	cmp.w	r3, r2, lsl #5
 8002920:	da29      	bge.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
				|| bY >= DMD_PIXELS_DOWN * m_DisplaysHigh) return;
 8002922:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 8002926:	9a03      	ldr	r2, [sp, #12]
 8002928:	ebb2 1f03 	cmp.w	r2, r3, lsl #4
 800292c:	da23      	bge.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
	for (int16_t i = 0; i < length; i++)
 800292e:	3601      	adds	r6, #1
 8002930:	b236      	sxth	r6, r6
 8002932:	454e      	cmp	r6, r9
 8002934:	da1f      	bge.n	8002976 <_ZN3DMD10DrawStringEssPKchh+0xc6>
		int16_t charWide = this->DrawChar(bX + strWidth, bY, bChars[i], bGraphicsMode);
 8002936:	b2a5      	uxth	r5, r4
 8002938:	eb08 0105 	add.w	r1, r8, r5
 800293c:	f81a 3006 	ldrb.w	r3, [sl, r6]
 8002940:	9a04      	ldr	r2, [sp, #16]
 8002942:	9200      	str	r2, [sp, #0]
 8002944:	9a02      	ldr	r2, [sp, #8]
 8002946:	b209      	sxth	r1, r1
 8002948:	4638      	mov	r0, r7
 800294a:	f7ff fed1 	bl	80026f0 <_ZN3DMD8DrawCharEsshh>
 800294e:	b203      	sxth	r3, r0
		if (charWide > 0)
 8002950:	2b00      	cmp	r3, #0
 8002952:	dddd      	ble.n	8002910 <_ZN3DMD10DrawStringEssPKchh+0x60>
			strWidth += charWide;
 8002954:	4405      	add	r5, r0
 8002956:	b2ad      	uxth	r5, r5
			this->DrawLine(bX + strWidth, bY, bX + strWidth, bY + height, GRAPHICS_INVERSE);
 8002958:	eb08 0105 	add.w	r1, r8, r5
 800295c:	b209      	sxth	r1, r1
 800295e:	2301      	movs	r3, #1
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	9b05      	ldr	r3, [sp, #20]
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	460b      	mov	r3, r1
 8002968:	9a02      	ldr	r2, [sp, #8]
 800296a:	4638      	mov	r0, r7
 800296c:	f7ff fd1c 	bl	80023a8 <_ZN3DMD8DrawLineEssssh>
			strWidth++;
 8002970:	3501      	adds	r5, #1
 8002972:	b22c      	sxth	r4, r5
 8002974:	e7ce      	b.n	8002914 <_ZN3DMD10DrawStringEssPKchh+0x64>
}
 8002976:	b007      	add	sp, #28
 8002978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800297c <_ZN13CACDisplayDmd4InitEP17CACFrequencyMeterP12CAnalogInputP3DMDP6ITimer>:

#include <ACDisplayDmd.h>

void CACDisplayDmd::Init(CACFrequencyMeter *pAcFreqMeter, CAnalogInput *pAcVoltage, DMD *pDmd,
		ITimer *pTimer)
{
 800297c:	b508      	push	{r3, lr}
	m_pAcFreqMeter = pAcFreqMeter;
 800297e:	6141      	str	r1, [r0, #20]
	m_pAcVoltage = pAcVoltage;
 8002980:	6182      	str	r2, [r0, #24]
	m_pDmd = pDmd;
 8002982:	61c3      	str	r3, [r0, #28]
	m_timeout.Init(pTimer);
 8002984:	9902      	ldr	r1, [sp, #8]
 8002986:	3004      	adds	r0, #4
 8002988:	f000 fb9d 	bl	80030c6 <_ZN8CTimeout4InitEP6ITimer>
 800298c:	bd08      	pop	{r3, pc}
	...

08002990 <_ZN13CACDisplayDmdC1Ev>:
	m_pDmd->ClearScreen(1);
	m_pDmd->DrawString(0,0,freqDisplay,strlen(freqDisplay),1);
	m_pDmd->DrawString(0,15,acVoltageDisplay,strlen(acVoltageDisplay),1);
}

CACDisplayDmd::CACDisplayDmd()
 8002990:	b510      	push	{r4, lr}
 8002992:	4604      	mov	r4, r0
 8002994:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <_ZN13CACDisplayDmdC1Ev+0x14>)
 8002996:	f840 3b04 	str.w	r3, [r0], #4
 800299a:	f000 fbb9 	bl	8003110 <_ZN8CTimeoutC1Ev>
{
	// TODO Auto-generated constructor stub

}
 800299e:	4620      	mov	r0, r4
 80029a0:	bd10      	pop	{r4, pc}
 80029a2:	bf00      	nop
 80029a4:	08004280 	.word	0x08004280

080029a8 <_ZNK15CCircularBufferItLt20EE5CountEv>:
}

template<class ELEMTYPE, uint16_t BUFFSIZE>
uint16_t CCircularBuffer<ELEMTYPE,BUFFSIZE>::Count(void) const
{
	if(m_IsFull)
 80029a8:	7883      	ldrb	r3, [r0, #2]
 80029aa:	b90b      	cbnz	r3, 80029b0 <_ZNK15CCircularBufferItLt20EE5CountEv+0x8>
	{
		return m_Size;
	}
	else
	{
		return m_Head;
 80029ac:	8d80      	ldrh	r0, [r0, #44]	; 0x2c
	}
}
 80029ae:	4770      	bx	lr
		return m_Size;
 80029b0:	8800      	ldrh	r0, [r0, #0]
 80029b2:	4770      	bx	lr

080029b4 <_ZN13CACDisplayDmd7ExecuteEv>:
{
 80029b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029b8:	b08d      	sub	sp, #52	; 0x34
 80029ba:	4604      	mov	r4, r0
	if (!m_timeout.HasElapsed()) return;
 80029bc:	1d05      	adds	r5, r0, #4
 80029be:	4628      	mov	r0, r5
 80029c0:	f000 fb92 	bl	80030e8 <_ZN8CTimeout10HasElapsedEv>
 80029c4:	b910      	cbnz	r0, 80029cc <_ZN13CACDisplayDmd7ExecuteEv+0x18>
}
 80029c6:	b00d      	add	sp, #52	; 0x34
 80029c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	m_timeout.Reset();
 80029cc:	4628      	mov	r0, r5
 80029ce:	f000 fb7c 	bl	80030ca <_ZN8CTimeout5ResetEv>
	uint16_t freq = (uint16_t)(m_pAcFreqMeter->ReadFrequency()*100.0);
 80029d2:	6960      	ldr	r0, [r4, #20]
 80029d4:	f000 fb66 	bl	80030a4 <_ZN17CACFrequencyMeter13ReadFrequencyEv>
 80029d8:	f7fd fd24 	bl	8000424 <__aeabi_f2d>
 80029dc:	2200      	movs	r2, #0
 80029de:	4b35      	ldr	r3, [pc, #212]	; (8002ab4 <_ZN13CACDisplayDmd7ExecuteEv+0x100>)
 80029e0:	f7fd fd74 	bl	80004cc <__aeabi_dmul>
 80029e4:	f7fd ff84 	bl	80008f0 <__aeabi_d2uiz>
 80029e8:	b280      	uxth	r0, r0
	uint16_t freqHigh = freq / 100;
 80029ea:	4e33      	ldr	r6, [pc, #204]	; (8002ab8 <_ZN13CACDisplayDmd7ExecuteEv+0x104>)
 80029ec:	fba6 3200 	umull	r3, r2, r6, r0
 80029f0:	0952      	lsrs	r2, r2, #5
	uint16_t freqLow = freq % 100;
 80029f2:	2764      	movs	r7, #100	; 0x64
 80029f4:	fb07 0312 	mls	r3, r7, r2, r0
	memset(freqDisplay,0,sizeof(freqDisplay));
 80029f8:	2500      	movs	r5, #0
 80029fa:	9507      	str	r5, [sp, #28]
 80029fc:	9508      	str	r5, [sp, #32]
 80029fe:	9509      	str	r5, [sp, #36]	; 0x24
 8002a00:	950a      	str	r5, [sp, #40]	; 0x28
 8002a02:	950b      	str	r5, [sp, #44]	; 0x2c
	sprintf(freqDisplay,"%d.%dHz",freqHigh,freqLow);
 8002a04:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8002ac0 <_ZN13CACDisplayDmd7ExecuteEv+0x10c>
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	4641      	mov	r1, r8
 8002a0c:	a807      	add	r0, sp, #28
 8002a0e:	f001 f880 	bl	8003b12 <siprintf>
	uint16_t acVoltage = (uint16_t)(m_pAcVoltage->ReadFiltered()*100);
 8002a12:	f8d4 9018 	ldr.w	r9, [r4, #24]
	return m_pAdc->Read();
}

inline float CAnalogInput::ReadFiltered()
{
	return m_Scale * m_adcDataBuffer.Average() + m_Offset;
 8002a16:	f8d9 a004 	ldr.w	sl, [r9, #4]
}

template<class ELEMTYPE, class SUMTYPE, uint16_t BUFFSIZE>
inline float CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::Average(void) const
{
	return (float)m_Sum / (float)this->Count();
 8002a1a:	f8b9 0028 	ldrh.w	r0, [r9, #40]	; 0x28
 8002a1e:	f7fe f83d 	bl	8000a9c <__aeabi_ui2f>
 8002a22:	4683      	mov	fp, r0
}

template<class ELEMTYPE, class SUMTYPE, uint16_t BUFFSIZE>
inline uint16_t CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::Count(void) const
{
	return m_Buffer.Count();
 8002a24:	f109 002a 	add.w	r0, r9, #42	; 0x2a
 8002a28:	f7ff ffbe 	bl	80029a8 <_ZNK15CCircularBufferItLt20EE5CountEv>
	return (float)m_Sum / (float)this->Count();
 8002a2c:	f7fe f836 	bl	8000a9c <__aeabi_ui2f>
 8002a30:	4601      	mov	r1, r0
 8002a32:	4658      	mov	r0, fp
 8002a34:	f7fe f93e 	bl	8000cb4 <__aeabi_fdiv>
 8002a38:	4601      	mov	r1, r0
 8002a3a:	4650      	mov	r0, sl
 8002a3c:	f7fe f886 	bl	8000b4c <__aeabi_fmul>
 8002a40:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8002a44:	f7fd ff7a 	bl	800093c <__addsf3>
 8002a48:	491c      	ldr	r1, [pc, #112]	; (8002abc <_ZN13CACDisplayDmd7ExecuteEv+0x108>)
 8002a4a:	f7fe f87f 	bl	8000b4c <__aeabi_fmul>
 8002a4e:	f7fe f9cd 	bl	8000dec <__aeabi_f2uiz>
 8002a52:	b283      	uxth	r3, r0
	uint16_t acVoltageHigh = acVoltage / 100;
 8002a54:	fba6 1203 	umull	r1, r2, r6, r3
 8002a58:	0952      	lsrs	r2, r2, #5
	uint16_t acVoltageLow = acVoltage % 100;
 8002a5a:	fb07 3312 	mls	r3, r7, r2, r3
	memset(acVoltageDisplay,0,sizeof(acVoltageDisplay));
 8002a5e:	9502      	str	r5, [sp, #8]
 8002a60:	9503      	str	r5, [sp, #12]
 8002a62:	9504      	str	r5, [sp, #16]
 8002a64:	9505      	str	r5, [sp, #20]
 8002a66:	9506      	str	r5, [sp, #24]
	sprintf(acVoltageDisplay,"%d.%dHz",acVoltageHigh,acVoltageLow);
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	4641      	mov	r1, r8
 8002a6c:	a802      	add	r0, sp, #8
 8002a6e:	f001 f850 	bl	8003b12 <siprintf>
	m_pDmd->ClearScreen(1);
 8002a72:	2101      	movs	r1, #1
 8002a74:	69e0      	ldr	r0, [r4, #28]
 8002a76:	f7ff fc14 	bl	80022a2 <_ZN3DMD11ClearScreenEh>
	m_pDmd->DrawString(0,0,freqDisplay,strlen(freqDisplay),1);
 8002a7a:	69e7      	ldr	r7, [r4, #28]
 8002a7c:	a807      	add	r0, sp, #28
 8002a7e:	f7fd fb65 	bl	800014c <strlen>
 8002a82:	b2c0      	uxtb	r0, r0
 8002a84:	2601      	movs	r6, #1
 8002a86:	9601      	str	r6, [sp, #4]
 8002a88:	9000      	str	r0, [sp, #0]
 8002a8a:	ab07      	add	r3, sp, #28
 8002a8c:	462a      	mov	r2, r5
 8002a8e:	4629      	mov	r1, r5
 8002a90:	4638      	mov	r0, r7
 8002a92:	f7ff ff0d 	bl	80028b0 <_ZN3DMD10DrawStringEssPKchh>
	m_pDmd->DrawString(0,15,acVoltageDisplay,strlen(acVoltageDisplay),1);
 8002a96:	69e4      	ldr	r4, [r4, #28]
 8002a98:	a802      	add	r0, sp, #8
 8002a9a:	f7fd fb57 	bl	800014c <strlen>
 8002a9e:	b2c0      	uxtb	r0, r0
 8002aa0:	9601      	str	r6, [sp, #4]
 8002aa2:	9000      	str	r0, [sp, #0]
 8002aa4:	ab02      	add	r3, sp, #8
 8002aa6:	220f      	movs	r2, #15
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	4620      	mov	r0, r4
 8002aac:	f7ff ff00 	bl	80028b0 <_ZN3DMD10DrawStringEssPKchh>
 8002ab0:	e789      	b.n	80029c6 <_ZN13CACDisplayDmd7ExecuteEv+0x12>
 8002ab2:	bf00      	nop
 8002ab4:	40590000 	.word	0x40590000
 8002ab8:	51eb851f 	.word	0x51eb851f
 8002abc:	42c80000 	.word	0x42c80000
 8002ac0:	08004270 	.word	0x08004270

08002ac4 <_ZN13CACDisplayDmdD1Ev>:

CACDisplayDmd::~CACDisplayDmd()
 8002ac4:	b510      	push	{r4, lr}
 8002ac6:	4604      	mov	r4, r0
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <_ZN13CACDisplayDmdD1Ev+0x14>)
 8002aca:	f840 3b04 	str.w	r3, [r0], #4
 8002ace:	f000 faf3 	bl	80030b8 <_ZN8CTimeoutD1Ev>
{
	// TODO Auto-generated destructor stub
}
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	bd10      	pop	{r4, pc}
 8002ad6:	bf00      	nop
 8002ad8:	08004280 	.word	0x08004280

08002adc <_ZN13CACDisplayDmdD0Ev>:
CACDisplayDmd::~CACDisplayDmd()
 8002adc:	b510      	push	{r4, lr}
 8002ade:	4604      	mov	r4, r0
}
 8002ae0:	f7ff fff0 	bl	8002ac4 <_ZN13CACDisplayDmdD1Ev>
 8002ae4:	4620      	mov	r0, r4
 8002ae6:	f001 f82b 	bl	8003b40 <_ZdlPv>
 8002aea:	4620      	mov	r0, r4
 8002aec:	bd10      	pop	{r4, pc}

08002aee <_ZN10CHeartBeat4InitEP5IGpioP6ITimert>:
 */

#include <HeartBeat.h>

void CHeartBeat::Init(IGpio *pIo,ITimer *pTimer,uint16_t period)
{
 8002aee:	b538      	push	{r3, r4, r5, lr}
 8002af0:	461d      	mov	r5, r3
	m_pIo=pIo;
 8002af2:	6141      	str	r1, [r0, #20]
	m_timer.Init(pTimer);
 8002af4:	1d04      	adds	r4, r0, #4
 8002af6:	4611      	mov	r1, r2
 8002af8:	4620      	mov	r0, r4
 8002afa:	f000 fae4 	bl	80030c6 <_ZN8CTimeout4InitEP6ITimer>
	m_timer.SetExpiry(period);
 8002afe:	4629      	mov	r1, r5
 8002b00:	4620      	mov	r0, r4
 8002b02:	f000 faec 	bl	80030de <_ZN8CTimeout9SetExpiryEt>
 8002b06:	bd38      	pop	{r3, r4, r5, pc}

08002b08 <_ZN10CHeartBeat7ExecuteEv>:
}

void CHeartBeat::Execute()
{
 8002b08:	b538      	push	{r3, r4, r5, lr}
 8002b0a:	4604      	mov	r4, r0
	if(!m_timer.HasElapsed())
 8002b0c:	1d05      	adds	r5, r0, #4
 8002b0e:	4628      	mov	r0, r5
 8002b10:	f000 faea 	bl	80030e8 <_ZN8CTimeout10HasElapsedEv>
 8002b14:	b900      	cbnz	r0, 8002b18 <_ZN10CHeartBeat7ExecuteEv+0x10>
 8002b16:	bd38      	pop	{r3, r4, r5, pc}
		return;
	m_timer.Reset();
 8002b18:	4628      	mov	r0, r5
 8002b1a:	f000 fad6 	bl	80030ca <_ZN8CTimeout5ResetEv>
	m_pIo->Toggle();
 8002b1e:	6964      	ldr	r4, [r4, #20]
	virtual void Set() = 0;
	virtual void Clear() = 0;
	virtual bool Get() const = 0;
	void Toggle()
	{
		if (Get()) Clear();
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	4620      	mov	r0, r4
 8002b26:	4798      	blx	r3
 8002b28:	b920      	cbnz	r0, 8002b34 <_ZN10CHeartBeat7ExecuteEv+0x2c>
		else Set();
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4620      	mov	r0, r4
 8002b30:	4798      	blx	r3
 8002b32:	e7f0      	b.n	8002b16 <_ZN10CHeartBeat7ExecuteEv+0xe>
		if (Get()) Clear();
 8002b34:	6823      	ldr	r3, [r4, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	4620      	mov	r0, r4
 8002b3a:	4798      	blx	r3
 8002b3c:	bd38      	pop	{r3, r4, r5, pc}
	...

08002b40 <_ZN10CHeartBeatC1Ev>:

}

CHeartBeat::CHeartBeat()
 8002b40:	b510      	push	{r4, lr}
 8002b42:	4604      	mov	r4, r0
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <_ZN10CHeartBeatC1Ev+0x14>)
 8002b46:	f840 3b04 	str.w	r3, [r0], #4
 8002b4a:	f000 fae1 	bl	8003110 <_ZN8CTimeoutC1Ev>
{
	// TODO Auto-generated constructor stub

}
 8002b4e:	4620      	mov	r0, r4
 8002b50:	bd10      	pop	{r4, pc}
 8002b52:	bf00      	nop
 8002b54:	08004290 	.word	0x08004290

08002b58 <_ZN10CHeartBeatD1Ev>:

CHeartBeat::~CHeartBeat()
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	4604      	mov	r4, r0
 8002b5c:	4b03      	ldr	r3, [pc, #12]	; (8002b6c <_ZN10CHeartBeatD1Ev+0x14>)
 8002b5e:	f840 3b04 	str.w	r3, [r0], #4
 8002b62:	f000 faa9 	bl	80030b8 <_ZN8CTimeoutD1Ev>
{
	// TODO Auto-generated destructor stub
}
 8002b66:	4620      	mov	r0, r4
 8002b68:	bd10      	pop	{r4, pc}
 8002b6a:	bf00      	nop
 8002b6c:	08004290 	.word	0x08004290

08002b70 <_ZN10CHeartBeatD0Ev>:
CHeartBeat::~CHeartBeat()
 8002b70:	b510      	push	{r4, lr}
 8002b72:	4604      	mov	r4, r0
}
 8002b74:	f7ff fff0 	bl	8002b58 <_ZN10CHeartBeatD1Ev>
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f000 ffe1 	bl	8003b40 <_ZdlPv>
 8002b7e:	4620      	mov	r0, r4
 8002b80:	bd10      	pop	{r4, pc}

08002b82 <_ZN13CSTM32F10xADC4ReadEv>:
	m_pAdcBuffer = pAdcBuffer;
}

uint16_t CSTM32F10xADC::Read()
{
	return *m_pAdcBuffer;
 8002b82:	6843      	ldr	r3, [r0, #4]
}
 8002b84:	8818      	ldrh	r0, [r3, #0]
 8002b86:	4770      	bx	lr

08002b88 <_ZN13CSTM32F10xADCD1Ev>:
}

CSTM32F10xADC::~CSTM32F10xADC()
{
	// TODO Auto-generated destructor stub
}
 8002b88:	4770      	bx	lr

08002b8a <_ZN13CSTM32F10xADCD0Ev>:
CSTM32F10xADC::~CSTM32F10xADC()
 8002b8a:	b510      	push	{r4, lr}
 8002b8c:	4604      	mov	r4, r0
}
 8002b8e:	f000 ffd7 	bl	8003b40 <_ZdlPv>
 8002b92:	4620      	mov	r0, r4
 8002b94:	bd10      	pop	{r4, pc}

08002b96 <_ZN13CSTM32F10xADC4InitEPt>:
	m_pAdcBuffer = pAdcBuffer;
 8002b96:	6041      	str	r1, [r0, #4]
 8002b98:	4770      	bx	lr
	...

08002b9c <_ZN13CSTM32F10xADCC1Ev>:
CSTM32F10xADC::CSTM32F10xADC()
 8002b9c:	4b01      	ldr	r3, [pc, #4]	; (8002ba4 <_ZN13CSTM32F10xADCC1Ev+0x8>)
 8002b9e:	6003      	str	r3, [r0, #0]
}
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	080042a0 	.word	0x080042a0

08002ba8 <_ZN13CSTM32F10xDMAD1Ev>:
}

CSTM32F10xDMA::~CSTM32F10xDMA()
{
	// TODO Auto-generated destructor stub
}
 8002ba8:	4770      	bx	lr

08002baa <_ZN13CSTM32F10xDMA12SetDirectionEm>:
{
 8002baa:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_DIR = direction;
 8002bac:	6141      	str	r1, [r0, #20]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8002bae:	f100 010c 	add.w	r1, r0, #12
 8002bb2:	6880      	ldr	r0, [r0, #8]
 8002bb4:	f7fe fad0 	bl	8001158 <DMA_Init>
 8002bb8:	bd08      	pop	{r3, pc}

08002bba <_ZN13CSTM32F10xDMA10SetAddressEmm>:
{
 8002bba:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_PeripheralBaseAddr = per;
 8002bbc:	60c1      	str	r1, [r0, #12]
	m_DmaStruct.DMA_MemoryBaseAddr = mem;
 8002bbe:	6102      	str	r2, [r0, #16]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8002bc0:	f100 010c 	add.w	r1, r0, #12
 8002bc4:	6880      	ldr	r0, [r0, #8]
 8002bc6:	f7fe fac7 	bl	8001158 <DMA_Init>
 8002bca:	bd08      	pop	{r3, pc}

08002bcc <_ZN13CSTM32F10xDMA13SetBufferSizeEt>:
{
 8002bcc:	b508      	push	{r3, lr}
	m_DmaStruct.DMA_BufferSize = size;
 8002bce:	6181      	str	r1, [r0, #24]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8002bd0:	f100 010c 	add.w	r1, r0, #12
 8002bd4:	6880      	ldr	r0, [r0, #8]
 8002bd6:	f7fe fabf 	bl	8001158 <DMA_Init>
 8002bda:	bd08      	pop	{r3, pc}

08002bdc <_ZN13CSTM32F10xDMA5StartEv>:
{
 8002bdc:	b508      	push	{r3, lr}
	DMA_Cmd(m_pDmaChannel,ENABLE);
 8002bde:	2101      	movs	r1, #1
 8002be0:	6880      	ldr	r0, [r0, #8]
 8002be2:	f7fe fb21 	bl	8001228 <DMA_Cmd>
 8002be6:	bd08      	pop	{r3, pc}

08002be8 <_ZN13CSTM32F10xDMA4StopEv>:
{
 8002be8:	b508      	push	{r3, lr}
	DMA_Cmd(m_pDmaChannel,DISABLE);
 8002bea:	2100      	movs	r1, #0
 8002bec:	6880      	ldr	r0, [r0, #8]
 8002bee:	f7fe fb1b 	bl	8001228 <DMA_Cmd>
 8002bf2:	bd08      	pop	{r3, pc}

08002bf4 <_ZN13CSTM32F10xDMA12GetDataIndexEv>:
{
 8002bf4:	b510      	push	{r4, lr}
	return m_DmaStruct.DMA_BufferSize - DMA_GetCurrDataCounter(m_pDmaChannel);
 8002bf6:	8b04      	ldrh	r4, [r0, #24]
 8002bf8:	6880      	ldr	r0, [r0, #8]
 8002bfa:	f7fe fb31 	bl	8001260 <DMA_GetCurrDataCounter>
 8002bfe:	1a20      	subs	r0, r4, r0
}
 8002c00:	b280      	uxth	r0, r0
 8002c02:	bd10      	pop	{r4, pc}

08002c04 <_ZN13CSTM32F10xDMA18IsTransferFinishedEv>:
{
 8002c04:	b510      	push	{r4, lr}
 8002c06:	4604      	mov	r4, r0
	if(DMA_GetFlagStatus(m_DmaTCflagMask))
 8002c08:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002c0a:	f7fe fb35 	bl	8001278 <DMA_GetFlagStatus>
 8002c0e:	b908      	cbnz	r0, 8002c14 <_ZN13CSTM32F10xDMA18IsTransferFinishedEv+0x10>
	return false;
 8002c10:	2000      	movs	r0, #0
}
 8002c12:	bd10      	pop	{r4, pc}
		DMA_ClearFlag(m_DmaTCflagMask);
 8002c14:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002c16:	f7fe fb57 	bl	80012c8 <DMA_ClearFlag>
		return true;
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	bd10      	pop	{r4, pc}

08002c1e <_ZN13CSTM32F10xDMAD0Ev>:
CSTM32F10xDMA::~CSTM32F10xDMA()
 8002c1e:	b510      	push	{r4, lr}
 8002c20:	4604      	mov	r4, r0
}
 8002c22:	f000 ff8d 	bl	8003b40 <_ZdlPv>
 8002c26:	4620      	mov	r0, r4
 8002c28:	bd10      	pop	{r4, pc}
	...

08002c2c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm>:
{
 8002c2c:	b510      	push	{r4, lr}
 8002c2e:	4604      	mov	r4, r0
	m_pDma = dma;
 8002c30:	6041      	str	r1, [r0, #4]
	m_pDmaChannel = pDmaChannel;
 8002c32:	6082      	str	r2, [r0, #8]
	m_DmaStruct.DMA_Mode = mode;
 8002c34:	62c3      	str	r3, [r0, #44]	; 0x2c
	m_DmaStruct.DMA_Priority = priority;
 8002c36:	9b02      	ldr	r3, [sp, #8]
 8002c38:	6303      	str	r3, [r0, #48]	; 0x30
	m_DmaStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	6283      	str	r3, [r0, #40]	; 0x28
	m_DmaStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002c3e:	6243      	str	r3, [r0, #36]	; 0x24
	m_DmaStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	6203      	str	r3, [r0, #32]
	DMA_Init(m_pDmaChannel, &m_DmaStruct);
 8002c44:	f100 010c 	add.w	r1, r0, #12
 8002c48:	4610      	mov	r0, r2
 8002c4a:	f7fe fa85 	bl	8001158 <DMA_Init>
	if(m_pDmaChannel ==  DMA1_Channel1)m_DmaTCflagMask = DMA1_IT_TC1;
 8002c4e:	68a3      	ldr	r3, [r4, #8]
 8002c50:	4a26      	ldr	r2, [pc, #152]	; (8002cec <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc0>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d021      	beq.n	8002c9a <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x6e>
	else if(m_pDmaChannel ==  DMA1_Channel2)m_DmaTCflagMask = DMA1_IT_TC2;
 8002c56:	4a26      	ldr	r2, [pc, #152]	; (8002cf0 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc4>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d021      	beq.n	8002ca0 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x74>
	else if(m_pDmaChannel ==  DMA1_Channel3)m_DmaTCflagMask = DMA1_IT_TC3;
 8002c5c:	4a25      	ldr	r2, [pc, #148]	; (8002cf4 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xc8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d021      	beq.n	8002ca6 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x7a>
	else if(m_pDmaChannel ==  DMA1_Channel4)m_DmaTCflagMask = DMA1_IT_TC4;
 8002c62:	4a25      	ldr	r2, [pc, #148]	; (8002cf8 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xcc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d022      	beq.n	8002cae <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x82>
	else if(m_pDmaChannel ==  DMA1_Channel5)m_DmaTCflagMask = DMA1_IT_TC5;
 8002c68:	4a24      	ldr	r2, [pc, #144]	; (8002cfc <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd0>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d023      	beq.n	8002cb6 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x8a>
	else if(m_pDmaChannel ==  DMA1_Channel6)m_DmaTCflagMask = DMA1_IT_TC6;
 8002c6e:	4a24      	ldr	r2, [pc, #144]	; (8002d00 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d024      	beq.n	8002cbe <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x92>
	else if(m_pDmaChannel ==  DMA1_Channel7)m_DmaTCflagMask = DMA1_IT_TC7;
 8002c74:	4a23      	ldr	r2, [pc, #140]	; (8002d04 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xd8>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d025      	beq.n	8002cc6 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x9a>
	else if(m_pDmaChannel ==  DMA2_Channel1)m_DmaTCflagMask = DMA2_IT_TC1;
 8002c7a:	4a23      	ldr	r2, [pc, #140]	; (8002d08 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xdc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d026      	beq.n	8002cce <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xa2>
	else if(m_pDmaChannel ==  DMA2_Channel2)m_DmaTCflagMask = DMA2_IT_TC2;
 8002c80:	4a22      	ldr	r2, [pc, #136]	; (8002d0c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d026      	beq.n	8002cd4 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xa8>
	else if(m_pDmaChannel ==  DMA2_Channel3)m_DmaTCflagMask = DMA2_IT_TC3;
 8002c86:	4a22      	ldr	r2, [pc, #136]	; (8002d10 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe4>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d026      	beq.n	8002cda <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xae>
	else if(m_pDmaChannel ==  DMA2_Channel4)m_DmaTCflagMask = DMA2_IT_TC4;
 8002c8c:	4a21      	ldr	r2, [pc, #132]	; (8002d14 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xe8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d026      	beq.n	8002ce0 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xb4>
	else if(m_pDmaChannel ==  DMA2_Channel5)m_DmaTCflagMask = DMA2_IT_TC5;
 8002c92:	4a21      	ldr	r2, [pc, #132]	; (8002d18 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xec>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d026      	beq.n	8002ce6 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xba>
 8002c98:	bd10      	pop	{r4, pc}
	if(m_pDmaChannel ==  DMA1_Channel1)m_DmaTCflagMask = DMA1_IT_TC1;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	63a3      	str	r3, [r4, #56]	; 0x38
 8002c9e:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel2)m_DmaTCflagMask = DMA1_IT_TC2;
 8002ca0:	2320      	movs	r3, #32
 8002ca2:	63a3      	str	r3, [r4, #56]	; 0x38
 8002ca4:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel3)m_DmaTCflagMask = DMA1_IT_TC3;
 8002ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002caa:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cac:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel4)m_DmaTCflagMask = DMA1_IT_TC4;
 8002cae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cb2:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cb4:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel5)m_DmaTCflagMask = DMA1_IT_TC5;
 8002cb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cba:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cbc:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel6)m_DmaTCflagMask = DMA1_IT_TC6;
 8002cbe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002cc2:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cc4:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA1_Channel7)m_DmaTCflagMask = DMA1_IT_TC7;
 8002cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cca:	63a3      	str	r3, [r4, #56]	; 0x38
 8002ccc:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel1)m_DmaTCflagMask = DMA2_IT_TC1;
 8002cce:	4b13      	ldr	r3, [pc, #76]	; (8002d1c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf0>)
 8002cd0:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cd2:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel2)m_DmaTCflagMask = DMA2_IT_TC2;
 8002cd4:	4b12      	ldr	r3, [pc, #72]	; (8002d20 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf4>)
 8002cd6:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cd8:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel3)m_DmaTCflagMask = DMA2_IT_TC3;
 8002cda:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xf8>)
 8002cdc:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cde:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel4)m_DmaTCflagMask = DMA2_IT_TC4;
 8002ce0:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0xfc>)
 8002ce2:	63a3      	str	r3, [r4, #56]	; 0x38
 8002ce4:	bd10      	pop	{r4, pc}
	else if(m_pDmaChannel ==  DMA2_Channel5)m_DmaTCflagMask = DMA2_IT_TC5;
 8002ce6:	4b11      	ldr	r3, [pc, #68]	; (8002d2c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x100>)
 8002ce8:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002cea:	e7d5      	b.n	8002c98 <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm+0x6c>
 8002cec:	40020008 	.word	0x40020008
 8002cf0:	4002001c 	.word	0x4002001c
 8002cf4:	40020030 	.word	0x40020030
 8002cf8:	40020044 	.word	0x40020044
 8002cfc:	40020058 	.word	0x40020058
 8002d00:	4002006c 	.word	0x4002006c
 8002d04:	40020080 	.word	0x40020080
 8002d08:	40020408 	.word	0x40020408
 8002d0c:	4002041c 	.word	0x4002041c
 8002d10:	40020430 	.word	0x40020430
 8002d14:	40020444 	.word	0x40020444
 8002d18:	40020458 	.word	0x40020458
 8002d1c:	10000002 	.word	0x10000002
 8002d20:	10000020 	.word	0x10000020
 8002d24:	10000200 	.word	0x10000200
 8002d28:	10002000 	.word	0x10002000
 8002d2c:	10020000 	.word	0x10020000

08002d30 <_ZN13CSTM32F10xDMAC1Ev>:
CSTM32F10xDMA::CSTM32F10xDMA()
 8002d30:	b510      	push	{r4, lr}
 8002d32:	4604      	mov	r4, r0
 8002d34:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <_ZN13CSTM32F10xDMAC1Ev+0x18>)
 8002d36:	f840 3b0c 	str.w	r3, [r0], #12
	DMA_StructInit(&m_DmaStruct);
 8002d3a:	f7fe fa4b 	bl	80011d4 <DMA_StructInit>
	m_pDma = NULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	6063      	str	r3, [r4, #4]
}
 8002d42:	4620      	mov	r0, r4
 8002d44:	bd10      	pop	{r4, pc}
 8002d46:	bf00      	nop
 8002d48:	080042b4 	.word	0x080042b4

08002d4c <_ZN14CSTM32F10xGpio3SetEv>:

#include <STM32F10xGpio.h>

void CSTM32F10xGpio::Set()
{
	m_pGpio->BSRR |= m_bitMask;
 8002d4c:	6842      	ldr	r2, [r0, #4]
 8002d4e:	6913      	ldr	r3, [r2, #16]
 8002d50:	6881      	ldr	r1, [r0, #8]
 8002d52:	430b      	orrs	r3, r1
 8002d54:	6113      	str	r3, [r2, #16]
 8002d56:	4770      	bx	lr

08002d58 <_ZN14CSTM32F10xGpio5ClearEv>:
}

void CSTM32F10xGpio::Clear()
{
	m_pGpio->BSRR |= m_clearBitMask;
 8002d58:	6842      	ldr	r2, [r0, #4]
 8002d5a:	6913      	ldr	r3, [r2, #16]
 8002d5c:	68c1      	ldr	r1, [r0, #12]
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	6113      	str	r3, [r2, #16]
 8002d62:	4770      	bx	lr

08002d64 <_ZNK14CSTM32F10xGpio3GetEv>:
}

bool CSTM32F10xGpio::Get() const
{
	return m_pGpio->IDR & m_bitMask;
 8002d64:	6843      	ldr	r3, [r0, #4]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	6883      	ldr	r3, [r0, #8]
 8002d6a:	421a      	tst	r2, r3
}
 8002d6c:	bf14      	ite	ne
 8002d6e:	2001      	movne	r0, #1
 8002d70:	2000      	moveq	r0, #0
 8002d72:	4770      	bx	lr

08002d74 <_ZN14CSTM32F10xGpioD1Ev>:
}

CSTM32F10xGpio::~CSTM32F10xGpio()
{
	// TODO Auto-generated destructor stub
}
 8002d74:	4770      	bx	lr

08002d76 <_ZN14CSTM32F10xGpioD0Ev>:
CSTM32F10xGpio::~CSTM32F10xGpio()
 8002d76:	b510      	push	{r4, lr}
 8002d78:	4604      	mov	r4, r0
}
 8002d7a:	f000 fee1 	bl	8003b40 <_ZdlPv>
 8002d7e:	4620      	mov	r0, r4
 8002d80:	bd10      	pop	{r4, pc}

08002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>:
	if (pinNumber > 15) return;
 8002d82:	2a0f      	cmp	r2, #15
 8002d84:	dc08      	bgt.n	8002d98 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh+0x16>
	m_pGpio = pGpio;
 8002d86:	6041      	str	r1, [r0, #4]
	m_bitMask = 1 << pinNumber;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	fa03 f102 	lsl.w	r1, r3, r2
 8002d8e:	6081      	str	r1, [r0, #8]
	m_clearBitMask = 1 << (pinNumber + 16);
 8002d90:	3210      	adds	r2, #16
 8002d92:	fa03 f202 	lsl.w	r2, r3, r2
 8002d96:	60c2      	str	r2, [r0, #12]
 8002d98:	4770      	bx	lr
	...

08002d9c <_ZN14CSTM32F10xGpioC1Ev>:
CSTM32F10xGpio::CSTM32F10xGpio()
 8002d9c:	4a02      	ldr	r2, [pc, #8]	; (8002da8 <_ZN14CSTM32F10xGpioC1Ev+0xc>)
 8002d9e:	6002      	str	r2, [r0, #0]
	m_pGpio = NULL;
 8002da0:	2200      	movs	r2, #0
 8002da2:	6042      	str	r2, [r0, #4]
	m_bitMask = 0;
 8002da4:	6082      	str	r2, [r0, #8]
}
 8002da6:	4770      	bx	lr
 8002da8:	080042e0 	.word	0x080042e0

08002dac <_ZN22CSTM32F10xInputCaptureD1Ev>:
}

CSTM32F10xInputCapture::~CSTM32F10xInputCapture()
{
	// TODO Auto-generated destructor stub
}
 8002dac:	4770      	bx	lr

08002dae <_ZNK22CSTM32F10xInputCapture4ReadEv>:
{
 8002dae:	b508      	push	{r3, lr}
	switch (m_Channel)
 8002db0:	8903      	ldrh	r3, [r0, #8]
 8002db2:	2b0c      	cmp	r3, #12
 8002db4:	d818      	bhi.n	8002de8 <_ZNK22CSTM32F10xInputCapture4ReadEv+0x3a>
 8002db6:	e8df f003 	tbb	[pc, r3]
 8002dba:	1707      	.short	0x1707
 8002dbc:	170b1717 	.word	0x170b1717
 8002dc0:	170f1717 	.word	0x170f1717
 8002dc4:	1717      	.short	0x1717
 8002dc6:	13          	.byte	0x13
 8002dc7:	00          	.byte	0x00
			return TIM_GetCapture1(m_pTim);
 8002dc8:	6840      	ldr	r0, [r0, #4]
 8002dca:	f7fe fec7 	bl	8001b5c <TIM_GetCapture1>
 8002dce:	bd08      	pop	{r3, pc}
			return TIM_GetCapture2(m_pTim);
 8002dd0:	6840      	ldr	r0, [r0, #4]
 8002dd2:	f7fe fecf 	bl	8001b74 <TIM_GetCapture2>
 8002dd6:	bd08      	pop	{r3, pc}
			return TIM_GetCapture3(m_pTim);
 8002dd8:	6840      	ldr	r0, [r0, #4]
 8002dda:	f7fe fed7 	bl	8001b8c <TIM_GetCapture3>
 8002dde:	bd08      	pop	{r3, pc}
			return TIM_GetCapture4(m_pTim);
 8002de0:	6840      	ldr	r0, [r0, #4]
 8002de2:	f7fe fedf 	bl	8001ba4 <TIM_GetCapture4>
 8002de6:	bd08      	pop	{r3, pc}
	return false;
 8002de8:	2000      	movs	r0, #0
}
 8002dea:	bd08      	pop	{r3, pc}

08002dec <_ZNK22CSTM32F10xInputCapture11IsTriggeredEv>:
{
 8002dec:	b508      	push	{r3, lr}
	switch (m_Channel)
 8002dee:	8903      	ldrh	r3, [r0, #8]
 8002df0:	2b0c      	cmp	r3, #12
 8002df2:	d828      	bhi.n	8002e46 <_ZNK22CSTM32F10xInputCapture11IsTriggeredEv+0x5a>
 8002df4:	e8df f003 	tbb	[pc, r3]
 8002df8:	27272707 	.word	0x27272707
 8002dfc:	2727270f 	.word	0x2727270f
 8002e00:	27272717 	.word	0x27272717
 8002e04:	1f          	.byte	0x1f
 8002e05:	00          	.byte	0x00
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC1);
 8002e06:	2102      	movs	r1, #2
 8002e08:	6840      	ldr	r0, [r0, #4]
 8002e0a:	f7fe fed8 	bl	8001bbe <TIM_GetFlagStatus>
 8002e0e:	3000      	adds	r0, #0
 8002e10:	bf18      	it	ne
 8002e12:	2001      	movne	r0, #1
 8002e14:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC2);
 8002e16:	2104      	movs	r1, #4
 8002e18:	6840      	ldr	r0, [r0, #4]
 8002e1a:	f7fe fed0 	bl	8001bbe <TIM_GetFlagStatus>
 8002e1e:	3000      	adds	r0, #0
 8002e20:	bf18      	it	ne
 8002e22:	2001      	movne	r0, #1
 8002e24:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC3);
 8002e26:	2108      	movs	r1, #8
 8002e28:	6840      	ldr	r0, [r0, #4]
 8002e2a:	f7fe fec8 	bl	8001bbe <TIM_GetFlagStatus>
 8002e2e:	3000      	adds	r0, #0
 8002e30:	bf18      	it	ne
 8002e32:	2001      	movne	r0, #1
 8002e34:	bd08      	pop	{r3, pc}
			return TIM_GetFlagStatus(m_pTim, TIM_FLAG_CC4);
 8002e36:	2110      	movs	r1, #16
 8002e38:	6840      	ldr	r0, [r0, #4]
 8002e3a:	f7fe fec0 	bl	8001bbe <TIM_GetFlagStatus>
 8002e3e:	3000      	adds	r0, #0
 8002e40:	bf18      	it	ne
 8002e42:	2001      	movne	r0, #1
 8002e44:	bd08      	pop	{r3, pc}
	return false;
 8002e46:	2000      	movs	r0, #0
}
 8002e48:	bd08      	pop	{r3, pc}

08002e4a <_ZN22CSTM32F10xInputCaptureD0Ev>:
CSTM32F10xInputCapture::~CSTM32F10xInputCapture()
 8002e4a:	b510      	push	{r4, lr}
 8002e4c:	4604      	mov	r4, r0
}
 8002e4e:	f000 fe77 	bl	8003b40 <_ZdlPv>
 8002e52:	4620      	mov	r0, r4
 8002e54:	bd10      	pop	{r4, pc}

08002e56 <_ZN22CSTM32F10xInputCapture4InitEP11TIM_TypeDeft>:
	m_pTim = pTim;
 8002e56:	6041      	str	r1, [r0, #4]
	m_Channel = channel;
 8002e58:	8102      	strh	r2, [r0, #8]
 8002e5a:	4770      	bx	lr

08002e5c <_ZN22CSTM32F10xInputCaptureC1Ev>:
CSTM32F10xInputCapture::CSTM32F10xInputCapture()
 8002e5c:	4b01      	ldr	r3, [pc, #4]	; (8002e64 <_ZN22CSTM32F10xInputCaptureC1Ev+0x8>)
 8002e5e:	6003      	str	r3, [r0, #0]
}
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	080042fc 	.word	0x080042fc

08002e68 <_ZNK15CSTM32F10xTimer12CurrentTicksEv>:
	m_pTimer=pTimer;
}

uint16_t CSTM32F10xTimer::CurrentTicks() const
{
	return m_pTimer->CNT;
 8002e68:	6843      	ldr	r3, [r0, #4]
 8002e6a:	8c98      	ldrh	r0, [r3, #36]	; 0x24
}
 8002e6c:	b280      	uxth	r0, r0
 8002e6e:	4770      	bx	lr

08002e70 <_ZN15CSTM32F10xTimerD1Ev>:
}

CSTM32F10xTimer::~CSTM32F10xTimer()
{
	// TODO Auto-generated destructor stub
}
 8002e70:	4770      	bx	lr

08002e72 <_ZN15CSTM32F10xTimerD0Ev>:
CSTM32F10xTimer::~CSTM32F10xTimer()
 8002e72:	b510      	push	{r4, lr}
 8002e74:	4604      	mov	r4, r0
}
 8002e76:	f000 fe63 	bl	8003b40 <_ZdlPv>
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	bd10      	pop	{r4, pc}

08002e7e <_ZN15CSTM32F10xTimer4InitEP11TIM_TypeDef>:
	m_pTimer=pTimer;
 8002e7e:	6041      	str	r1, [r0, #4]
 8002e80:	4770      	bx	lr
	...

08002e84 <_ZN15CSTM32F10xTimerC1Ev>:
CSTM32F10xTimer::CSTM32F10xTimer()
 8002e84:	4b01      	ldr	r3, [pc, #4]	; (8002e8c <_ZN15CSTM32F10xTimerC1Ev+0x8>)
 8002e86:	6003      	str	r3, [r0, #0]
}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	08004314 	.word	0x08004314

08002e90 <_ZN15CSTM32F10xUSART4ReadEPhPt>:
bool CSTM32F10xUSART::Read(unsigned char* pData, uint16_t* pLength)
{
//	for(uint16_t i=0;i<)
//	pData
	return false;
}
 8002e90:	2000      	movs	r0, #0
 8002e92:	4770      	bx	lr

08002e94 <_ZN15CSTM32F10xUSARTD1Ev>:
}

CSTM32F10xUSART::~CSTM32F10xUSART()
{
	// TODO Auto-generated destructor stub
}
 8002e94:	4770      	bx	lr

08002e96 <_ZN13CCircularFifoIcLj322EED1Ev>:
	{
		Capacity = Size + 1
	};

	CCircularFifo() : m_Tail(0), m_Head(0) {}
	virtual ~CCircularFifo() {}
 8002e96:	4770      	bx	lr

08002e98 <_ZN13CCircularFifoIcLj322EED0Ev>:
 8002e98:	b510      	push	{r4, lr}
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	f000 fe50 	bl	8003b40 <_ZdlPv>
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	bd10      	pop	{r4, pc}

08002ea4 <_ZN15CSTM32F10xUSARTD0Ev>:
CSTM32F10xUSART::~CSTM32F10xUSART()
 8002ea4:	b510      	push	{r4, lr}
 8002ea6:	4604      	mov	r4, r0
}
 8002ea8:	f000 fe4a 	bl	8003b40 <_ZdlPv>
 8002eac:	4620      	mov	r0, r4
 8002eae:	bd10      	pop	{r4, pc}

08002eb0 <_ZN15CSTM32F10xUSART4InitEP13USART_TypeDef>:
	m_pUsart = pUsart;
 8002eb0:	6041      	str	r1, [r0, #4]
 8002eb2:	4770      	bx	lr

08002eb4 <_ZN15CSTM32F10xUSARTC1Ev>:
CSTM32F10xUSART::CSTM32F10xUSART()
 8002eb4:	4a07      	ldr	r2, [pc, #28]	; (8002ed4 <_ZN15CSTM32F10xUSARTC1Ev+0x20>)
 8002eb6:	6002      	str	r2, [r0, #0]
	CCircularFifo() : m_Tail(0), m_Head(0) {}
 8002eb8:	4907      	ldr	r1, [pc, #28]	; (8002ed8 <_ZN15CSTM32F10xUSARTC1Ev+0x24>)
 8002eba:	6081      	str	r1, [r0, #8]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	60c2      	str	r2, [r0, #12]
 8002ec0:	f8c0 2154 	str.w	r2, [r0, #340]	; 0x154
 8002ec4:	f8c0 1158 	str.w	r1, [r0, #344]	; 0x158
 8002ec8:	f8c0 215c 	str.w	r2, [r0, #348]	; 0x15c
 8002ecc:	f8c0 22a4 	str.w	r2, [r0, #676]	; 0x2a4
}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	08004338 	.word	0x08004338
 8002ed8:	08004328 	.word	0x08004328

08002edc <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>:
 *
 * \return true if circular buffer is empty */
template<typename Element, unsigned int Size>
bool CCircularFifo<Element, Size>::IsEmpty() const
{
	return (m_Head == m_Tail);
 8002edc:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
 8002ee0:	6840      	ldr	r0, [r0, #4]
}
 8002ee2:	4282      	cmp	r2, r0
 8002ee4:	bf14      	ite	ne
 8002ee6:	2000      	movne	r0, #0
 8002ee8:	2001      	moveq	r0, #1
 8002eea:	4770      	bx	lr

08002eec <_ZN15CSTM32F10xUSART7HasDataEv>:
{
 8002eec:	b508      	push	{r3, lr}
	return !m_RxBuffer.IsEmpty();
 8002eee:	f500 70ac 	add.w	r0, r0, #344	; 0x158
 8002ef2:	f7ff fff3 	bl	8002edc <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>
 8002ef6:	f080 0001 	eor.w	r0, r0, #1
}
 8002efa:	b2c0      	uxtb	r0, r0
 8002efc:	bd08      	pop	{r3, pc}
	...

08002f00 <_ZNK13CCircularFifoIcLj322EE9incrementEj>:
	//    index++;
	//    if(index == array.lenght) -> index = 0;
	//
	//or as written below:
	//    index = (index+1) % array.length
	idx_ = (idx_ + 1) % Capacity;
 8002f00:	3101      	adds	r1, #1
 8002f02:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <_ZNK13CCircularFifoIcLj322EE9incrementEj+0x1c>)
 8002f04:	fba3 2301 	umull	r2, r3, r3, r1
 8002f08:	1ac8      	subs	r0, r1, r3
 8002f0a:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8002f0e:	0a1b      	lsrs	r3, r3, #8
	return idx_;
}
 8002f10:	f240 1043 	movw	r0, #323	; 0x143
 8002f14:	fb00 1013 	mls	r0, r0, r3, r1
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	95cbb0bf 	.word	0x95cbb0bf

08002f20 <_ZN13CCircularFifoIcLj322EE4PushERc>:
bool CCircularFifo<Element, Size>::Push(Element& item_)
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	4604      	mov	r4, r0
 8002f24:	460d      	mov	r5, r1
	unsigned int nextTail = increment(m_Tail);
 8002f26:	6841      	ldr	r1, [r0, #4]
 8002f28:	f7ff ffea 	bl	8002f00 <_ZNK13CCircularFifoIcLj322EE9incrementEj>
	if (nextTail != m_Head)
 8002f2c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
 8002f30:	4298      	cmp	r0, r3
 8002f32:	d006      	beq.n	8002f42 <_ZN13CCircularFifoIcLj322EE4PushERc+0x22>
		m_Array[m_Tail] = item_;
 8002f34:	6863      	ldr	r3, [r4, #4]
 8002f36:	782a      	ldrb	r2, [r5, #0]
 8002f38:	4423      	add	r3, r4
 8002f3a:	721a      	strb	r2, [r3, #8]
		m_Tail = nextTail;
 8002f3c:	6060      	str	r0, [r4, #4]
		return true;
 8002f3e:	2001      	movs	r0, #1
 8002f40:	bd38      	pop	{r3, r4, r5, pc}
	return false;
 8002f42:	2000      	movs	r0, #0
}
 8002f44:	bd38      	pop	{r3, r4, r5, pc}

08002f46 <_ZN15CSTM32F10xUSART5WriteEPKct>:
{
 8002f46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	4607      	mov	r7, r0
 8002f4c:	4616      	mov	r6, r2
	for (i = 0; i < length; i++)
 8002f4e:	2400      	movs	r4, #0
 8002f50:	42b4      	cmp	r4, r6
 8002f52:	da0d      	bge.n	8002f70 <_ZN15CSTM32F10xUSART5WriteEPKct+0x2a>
		txData = *data++;
 8002f54:	1c4d      	adds	r5, r1, #1
 8002f56:	780b      	ldrb	r3, [r1, #0]
 8002f58:	a902      	add	r1, sp, #8
 8002f5a:	f801 3d01 	strb.w	r3, [r1, #-1]!
		if (!m_TxBuffer.Push(txData)) break;
 8002f5e:	f107 0008 	add.w	r0, r7, #8
 8002f62:	f7ff ffdd 	bl	8002f20 <_ZN13CCircularFifoIcLj322EE4PushERc>
 8002f66:	b118      	cbz	r0, 8002f70 <_ZN15CSTM32F10xUSART5WriteEPKct+0x2a>
	for (i = 0; i < length; i++)
 8002f68:	3401      	adds	r4, #1
 8002f6a:	b2a4      	uxth	r4, r4
		txData = *data++;
 8002f6c:	4629      	mov	r1, r5
	for (i = 0; i < length; i++)
 8002f6e:	e7ef      	b.n	8002f50 <_ZN15CSTM32F10xUSART5WriteEPKct+0xa>
}
 8002f70:	4620      	mov	r0, r4
 8002f72:	b003      	add	sp, #12
 8002f74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f76 <_ZN15CSTM32F10xUSART5WriteEPKc>:
{
 8002f76:	b570      	push	{r4, r5, r6, lr}
 8002f78:	b082      	sub	sp, #8
 8002f7a:	4606      	mov	r6, r0
 8002f7c:	460d      	mov	r5, r1
	uint16_t dataSend = 0;
 8002f7e:	2400      	movs	r4, #0
	while (*data)
 8002f80:	782b      	ldrb	r3, [r5, #0]
 8002f82:	b15b      	cbz	r3, 8002f9c <_ZN15CSTM32F10xUSART5WriteEPKc+0x26>
		txData = *data++;
 8002f84:	3501      	adds	r5, #1
 8002f86:	a902      	add	r1, sp, #8
 8002f88:	f801 3d01 	strb.w	r3, [r1, #-1]!
		if (m_TxBuffer.Push(txData)) dataSend++;
 8002f8c:	f106 0008 	add.w	r0, r6, #8
 8002f90:	f7ff ffc6 	bl	8002f20 <_ZN13CCircularFifoIcLj322EE4PushERc>
 8002f94:	b110      	cbz	r0, 8002f9c <_ZN15CSTM32F10xUSART5WriteEPKc+0x26>
 8002f96:	3401      	adds	r4, #1
 8002f98:	b2a4      	uxth	r4, r4
	while (*data)
 8002f9a:	e7f1      	b.n	8002f80 <_ZN15CSTM32F10xUSART5WriteEPKc+0xa>
}
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	b002      	add	sp, #8
 8002fa0:	bd70      	pop	{r4, r5, r6, pc}

08002fa2 <_ZN15CSTM32F10xUSART9executeRxEv>:
{
 8002fa2:	b510      	push	{r4, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	4604      	mov	r4, r0
	if (!USART_GetFlagStatus(m_pUsart, USART_FLAG_RXNE)) return;
 8002fa8:	2120      	movs	r1, #32
 8002faa:	6840      	ldr	r0, [r0, #4]
 8002fac:	f7ff f8f7 	bl	800219e <USART_GetFlagStatus>
 8002fb0:	b908      	cbnz	r0, 8002fb6 <_ZN15CSTM32F10xUSART9executeRxEv+0x14>
}
 8002fb2:	b002      	add	sp, #8
 8002fb4:	bd10      	pop	{r4, pc}
	char data = USART_ReceiveData(m_pUsart);
 8002fb6:	6860      	ldr	r0, [r4, #4]
 8002fb8:	f7ff f8e2 	bl	8002180 <USART_ReceiveData>
 8002fbc:	a902      	add	r1, sp, #8
 8002fbe:	f801 0d01 	strb.w	r0, [r1, #-1]!
	m_RxBuffer.Push(data);
 8002fc2:	f504 70ac 	add.w	r0, r4, #344	; 0x158
 8002fc6:	f7ff ffab 	bl	8002f20 <_ZN13CCircularFifoIcLj322EE4PushERc>
 8002fca:	e7f2      	b.n	8002fb2 <_ZN15CSTM32F10xUSART9executeRxEv+0x10>

08002fcc <_ZN13CCircularFifoIcLj322EE3PopERc>:
	if (m_Head == m_Tail) return false;  // empty queue
 8002fcc:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
 8002fd0:	6843      	ldr	r3, [r0, #4]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d00e      	beq.n	8002ff4 <_ZN13CCircularFifoIcLj322EE3PopERc+0x28>
bool CCircularFifo<Element, Size>::Pop(Element& item_)
 8002fd6:	b510      	push	{r4, lr}
 8002fd8:	4604      	mov	r4, r0
	item_ = m_Array[m_Head];
 8002fda:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 8002fde:	4403      	add	r3, r0
 8002fe0:	7a1b      	ldrb	r3, [r3, #8]
 8002fe2:	700b      	strb	r3, [r1, #0]
	m_Head = increment(m_Head);
 8002fe4:	f8d0 114c 	ldr.w	r1, [r0, #332]	; 0x14c
 8002fe8:	f7ff ff8a 	bl	8002f00 <_ZNK13CCircularFifoIcLj322EE9incrementEj>
 8002fec:	f8c4 014c 	str.w	r0, [r4, #332]	; 0x14c
	return true;
 8002ff0:	2001      	movs	r0, #1
 8002ff2:	bd10      	pop	{r4, pc}
	if (m_Head == m_Tail) return false;  // empty queue
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	4770      	bx	lr

08002ff8 <_ZN15CSTM32F10xUSART8ReadByteEv>:
{
 8002ff8:	b500      	push	{lr}
 8002ffa:	b083      	sub	sp, #12
	m_RxBuffer.Pop(data);
 8002ffc:	f10d 0107 	add.w	r1, sp, #7
 8003000:	f500 70ac 	add.w	r0, r0, #344	; 0x158
 8003004:	f7ff ffe2 	bl	8002fcc <_ZN13CCircularFifoIcLj322EE3PopERc>
}
 8003008:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800300c:	b003      	add	sp, #12
 800300e:	f85d fb04 	ldr.w	pc, [sp], #4

08003012 <_ZN15CSTM32F10xUSART9executeTxEv>:
{
 8003012:	b530      	push	{r4, r5, lr}
 8003014:	b083      	sub	sp, #12
 8003016:	4604      	mov	r4, r0
	if (m_TxBuffer.IsEmpty()) return;
 8003018:	f100 0508 	add.w	r5, r0, #8
 800301c:	4628      	mov	r0, r5
 800301e:	f7ff ff5d 	bl	8002edc <_ZNK13CCircularFifoIcLj322EE7IsEmptyEv>
 8003022:	b108      	cbz	r0, 8003028 <_ZN15CSTM32F10xUSART9executeTxEv+0x16>
}
 8003024:	b003      	add	sp, #12
 8003026:	bd30      	pop	{r4, r5, pc}
	if (!USART_GetFlagStatus(m_pUsart, USART_FLAG_TXE)) return;
 8003028:	2180      	movs	r1, #128	; 0x80
 800302a:	6860      	ldr	r0, [r4, #4]
 800302c:	f7ff f8b7 	bl	800219e <USART_GetFlagStatus>
 8003030:	2800      	cmp	r0, #0
 8003032:	d0f7      	beq.n	8003024 <_ZN15CSTM32F10xUSART9executeTxEv+0x12>
	m_TxBuffer.Pop(data);
 8003034:	f10d 0107 	add.w	r1, sp, #7
 8003038:	4628      	mov	r0, r5
 800303a:	f7ff ffc7 	bl	8002fcc <_ZN13CCircularFifoIcLj322EE3PopERc>
	USART_SendData(m_pUsart, data);
 800303e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8003042:	6860      	ldr	r0, [r4, #4]
 8003044:	f7ff f88b 	bl	800215e <USART_SendData>
 8003048:	e7ec      	b.n	8003024 <_ZN15CSTM32F10xUSART9executeTxEv+0x12>

0800304a <_ZN15CSTM32F10xUSART7ExecuteEv>:
{
 800304a:	b510      	push	{r4, lr}
 800304c:	4604      	mov	r4, r0
	executeTx();
 800304e:	f7ff ffe0 	bl	8003012 <_ZN15CSTM32F10xUSART9executeTxEv>
	executeRx();
 8003052:	4620      	mov	r0, r4
 8003054:	f7ff ffa5 	bl	8002fa2 <_ZN15CSTM32F10xUSART9executeRxEv>
 8003058:	bd10      	pop	{r4, pc}

0800305a <_ZN17CACFrequencyMeterD1Ev>:
}

CACFrequencyMeter::~CACFrequencyMeter()
{
	// TODO Auto-generated destructor stub
}
 800305a:	4770      	bx	lr

0800305c <_ZN17CACFrequencyMeterD0Ev>:
CACFrequencyMeter::~CACFrequencyMeter()
 800305c:	b510      	push	{r4, lr}
 800305e:	4604      	mov	r4, r0
}
 8003060:	f000 fd6e 	bl	8003b40 <_ZdlPv>
 8003064:	4620      	mov	r0, r4
 8003066:	bd10      	pop	{r4, pc}

08003068 <_ZN17CACFrequencyMeter4InitEP13IInputCapture>:
	m_pIc = pIc;
 8003068:	6041      	str	r1, [r0, #4]
 800306a:	4770      	bx	lr

0800306c <_ZN17CACFrequencyMeter7ExecuteEv>:
{
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	4604      	mov	r4, r0
	if (!m_pIc->IsTriggered()) return;
 8003070:	6840      	ldr	r0, [r0, #4]
 8003072:	6803      	ldr	r3, [r0, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4798      	blx	r3
 8003078:	b900      	cbnz	r0, 800307c <_ZN17CACFrequencyMeter7ExecuteEv+0x10>
 800307a:	bd38      	pop	{r3, r4, r5, pc}
	m_CurrentTimeStamp = m_pIc->Read();
 800307c:	6860      	ldr	r0, [r4, #4]
 800307e:	6803      	ldr	r3, [r0, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4798      	blx	r3
 8003084:	4605      	mov	r5, r0
 8003086:	8160      	strh	r0, [r4, #10]
	m_Freq = 1000.0f / (uint16_t)(m_CurrentTimeStamp - m_PrevTimeStamp);
 8003088:	8920      	ldrh	r0, [r4, #8]
 800308a:	1a28      	subs	r0, r5, r0
 800308c:	b280      	uxth	r0, r0
 800308e:	f7fd fd09 	bl	8000aa4 <__aeabi_i2f>
 8003092:	4601      	mov	r1, r0
 8003094:	4802      	ldr	r0, [pc, #8]	; (80030a0 <_ZN17CACFrequencyMeter7ExecuteEv+0x34>)
 8003096:	f7fd fe0d 	bl	8000cb4 <__aeabi_fdiv>
 800309a:	60e0      	str	r0, [r4, #12]
	m_PrevTimeStamp = m_CurrentTimeStamp;
 800309c:	8125      	strh	r5, [r4, #8]
 800309e:	e7ec      	b.n	800307a <_ZN17CACFrequencyMeter7ExecuteEv+0xe>
 80030a0:	447a0000 	.word	0x447a0000

080030a4 <_ZN17CACFrequencyMeter13ReadFrequencyEv>:
}
 80030a4:	68c0      	ldr	r0, [r0, #12]
 80030a6:	4770      	bx	lr

080030a8 <_ZN17CACFrequencyMeterC1Ev>:
CACFrequencyMeter::CACFrequencyMeter()
 80030a8:	4a02      	ldr	r2, [pc, #8]	; (80030b4 <_ZN17CACFrequencyMeterC1Ev+0xc>)
 80030aa:	6002      	str	r2, [r0, #0]
	m_Freq = 0;
 80030ac:	2200      	movs	r2, #0
 80030ae:	60c2      	str	r2, [r0, #12]
}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	0800435c 	.word	0x0800435c

080030b8 <_ZN8CTimeoutD1Ev>:
}

CTimeout::~CTimeout()
{
	// TODO Auto-generated destructor stub
}
 80030b8:	4770      	bx	lr

080030ba <_ZN8CTimeoutD0Ev>:
CTimeout::~CTimeout()
 80030ba:	b510      	push	{r4, lr}
 80030bc:	4604      	mov	r4, r0
}
 80030be:	f000 fd3f 	bl	8003b40 <_ZdlPv>
 80030c2:	4620      	mov	r0, r4
 80030c4:	bd10      	pop	{r4, pc}

080030c6 <_ZN8CTimeout4InitEP6ITimer>:
	m_timer = pTimer;
 80030c6:	6041      	str	r1, [r0, #4]
 80030c8:	4770      	bx	lr

080030ca <_ZN8CTimeout5ResetEv>:
{
 80030ca:	b510      	push	{r4, lr}
 80030cc:	4604      	mov	r4, r0
	m_prevTimer = m_timer->CurrentTicks();
 80030ce:	6840      	ldr	r0, [r0, #4]
 80030d0:	6803      	ldr	r3, [r0, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4798      	blx	r3
 80030d6:	8160      	strh	r0, [r4, #10]
	m_hasElapsed = false;
 80030d8:	2300      	movs	r3, #0
 80030da:	7323      	strb	r3, [r4, #12]
 80030dc:	bd10      	pop	{r4, pc}

080030de <_ZN8CTimeout9SetExpiryEt>:
{
 80030de:	b508      	push	{r3, lr}
	m_expiry = tick;
 80030e0:	8101      	strh	r1, [r0, #8]
	Reset();
 80030e2:	f7ff fff2 	bl	80030ca <_ZN8CTimeout5ResetEv>
 80030e6:	bd08      	pop	{r3, pc}

080030e8 <_ZN8CTimeout10HasElapsedEv>:
{
 80030e8:	b510      	push	{r4, lr}
 80030ea:	4604      	mov	r4, r0
	if (!m_hasElapsed)
 80030ec:	7b03      	ldrb	r3, [r0, #12]
 80030ee:	b10b      	cbz	r3, 80030f4 <_ZN8CTimeout10HasElapsedEv+0xc>
}
 80030f0:	7b20      	ldrb	r0, [r4, #12]
 80030f2:	bd10      	pop	{r4, pc}
		if ((uint16_t)(m_timer->CurrentTicks() - m_prevTimer) >= m_expiry) m_hasElapsed = true;
 80030f4:	6840      	ldr	r0, [r0, #4]
 80030f6:	6803      	ldr	r3, [r0, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4798      	blx	r3
 80030fc:	8963      	ldrh	r3, [r4, #10]
 80030fe:	1ac0      	subs	r0, r0, r3
 8003100:	b280      	uxth	r0, r0
 8003102:	8923      	ldrh	r3, [r4, #8]
 8003104:	4298      	cmp	r0, r3
 8003106:	dbf3      	blt.n	80030f0 <_ZN8CTimeout10HasElapsedEv+0x8>
 8003108:	2301      	movs	r3, #1
 800310a:	7323      	strb	r3, [r4, #12]
 800310c:	e7f0      	b.n	80030f0 <_ZN8CTimeout10HasElapsedEv+0x8>
	...

08003110 <_ZN8CTimeoutC1Ev>:
CTimeout::CTimeout()
 8003110:	4b01      	ldr	r3, [pc, #4]	; (8003118 <_ZN8CTimeoutC1Ev+0x8>)
 8003112:	6003      	str	r3, [r0, #0]
}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	0800436c 	.word	0x0800436c

0800311c <_ZN15CCircularBufferItLt20EE5ClearEv>:
}

template<class ELEMTYPE, uint16_t BUFFSIZE>
void CCircularBuffer<ELEMTYPE,BUFFSIZE>::Clear(void)
{
	m_IsFull = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	7083      	strb	r3, [r0, #2]
	m_Head = 0;
 8003120:	8583      	strh	r3, [r0, #44]	; 0x2c
 8003122:	4770      	bx	lr

08003124 <_ZN13CMovAvgBufferIttLt20EE5ClearEv>:
void CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::Clear(void)
 8003124:	b510      	push	{r4, lr}
 8003126:	4604      	mov	r4, r0
	m_Buffer.Clear();
 8003128:	3006      	adds	r0, #6
 800312a:	f7ff fff7 	bl	800311c <_ZN15CCircularBufferItLt20EE5ClearEv>
	m_Average = 0.0;
 800312e:	2300      	movs	r3, #0
 8003130:	6023      	str	r3, [r4, #0]
	m_Sum = 0;
 8003132:	2300      	movs	r3, #0
 8003134:	80a3      	strh	r3, [r4, #4]
 8003136:	bd10      	pop	{r4, pc}

08003138 <_ZN13CMovAvgBufferIttLt20EEC1Ev>:
CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::CMovAvgBuffer(void)
 8003138:	b510      	push	{r4, lr}
 800313a:	4604      	mov	r4, r0
		m_Size(BUFFSIZE)
 800313c:	2314      	movs	r3, #20
 800313e:	80c3      	strh	r3, [r0, #6]
		m_IsFull = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	7203      	strb	r3, [r0, #8]
		m_Head = 0;
 8003144:	8643      	strh	r3, [r0, #50]	; 0x32
		this->Clear();
 8003146:	3006      	adds	r0, #6
 8003148:	f7ff ffe8 	bl	800311c <_ZN15CCircularBufferItLt20EE5ClearEv>
	this->Clear();
 800314c:	4620      	mov	r0, r4
 800314e:	f7ff ffe9 	bl	8003124 <_ZN13CMovAvgBufferIttLt20EE5ClearEv>
}
 8003152:	4620      	mov	r0, r4
 8003154:	bd10      	pop	{r4, pc}

08003156 <_ZNK15CCircularBufferItLt20EE3GetEt>:
	if(index > m_Size)
 8003156:	8803      	ldrh	r3, [r0, #0]
 8003158:	4299      	cmp	r1, r3
 800315a:	dc11      	bgt.n	8003180 <_ZNK15CCircularBufferItLt20EE3GetEt+0x2a>
ELEMTYPE CCircularBuffer<ELEMTYPE,BUFFSIZE>::Get(uint16_t index) const
 800315c:	b410      	push	{r4}
	if(!m_IsFull && (index >= m_Head))
 800315e:	7884      	ldrb	r4, [r0, #2]
 8003160:	b914      	cbnz	r4, 8003168 <_ZNK15CCircularBufferItLt20EE3GetEt+0x12>
 8003162:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8003164:	4291      	cmp	r1, r2
 8003166:	da0d      	bge.n	8003184 <_ZNK15CCircularBufferItLt20EE3GetEt+0x2e>
	return m_Array[(m_Head * m_IsFull + index) % m_Size];
 8003168:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 800316a:	fb04 1102 	mla	r1, r4, r2, r1
 800316e:	fb91 f2f3 	sdiv	r2, r1, r3
 8003172:	fb03 1112 	mls	r1, r3, r2, r1
 8003176:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 800317a:	8880      	ldrh	r0, [r0, #4]
}
 800317c:	bc10      	pop	{r4}
 800317e:	4770      	bx	lr
		return NULL;
 8003180:	2000      	movs	r0, #0
 8003182:	4770      	bx	lr
		return NULL;
 8003184:	2000      	movs	r0, #0
 8003186:	e7f9      	b.n	800317c <_ZNK15CCircularBufferItLt20EE3GetEt+0x26>

08003188 <_ZN15CCircularBufferItLt20EE3AddEt>:
	m_Array[m_Head] = value;
 8003188:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
 800318a:	eb00 0243 	add.w	r2, r0, r3, lsl #1
 800318e:	8091      	strh	r1, [r2, #4]
	m_Head = (m_Head + 1) % m_Size;
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	8801      	ldrh	r1, [r0, #0]
 8003194:	fb92 f3f1 	sdiv	r3, r2, r1
 8003198:	fb01 2313 	mls	r3, r1, r3, r2
 800319c:	b29b      	uxth	r3, r3
 800319e:	8583      	strh	r3, [r0, #44]	; 0x2c
	if(m_Head == 0)
 80031a0:	b90b      	cbnz	r3, 80031a6 <_ZN15CCircularBufferItLt20EE3AddEt+0x1e>
		m_IsFull = 1;
 80031a2:	2301      	movs	r3, #1
 80031a4:	7083      	strb	r3, [r0, #2]
 80031a6:	4770      	bx	lr

080031a8 <_ZNK15CCircularBufferItLt20EE6IsFullEv>:
}
 80031a8:	7880      	ldrb	r0, [r0, #2]
 80031aa:	4770      	bx	lr

080031ac <_ZN13CMovAvgBufferIttLt20EE9AddSampleEt>:
void CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::AddSample(ELEMTYPE sample)
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ae:	4606      	mov	r6, r0
 80031b0:	460f      	mov	r7, r1
}

template<class ELEMTYPE, class SUMTYPE, uint16_t BUFFSIZE>
inline bool CMovAvgBuffer<ELEMTYPE, SUMTYPE, BUFFSIZE>::IsFull(void) const
{
	return m_Buffer.IsFull();
 80031b2:	1d85      	adds	r5, r0, #6
 80031b4:	4628      	mov	r0, r5
 80031b6:	f7ff fff7 	bl	80031a8 <_ZNK15CCircularBufferItLt20EE6IsFullEv>
	if(this->IsFull())
 80031ba:	b1a8      	cbz	r0, 80031e8 <_ZN13CMovAvgBufferIttLt20EE9AddSampleEt+0x3c>
		firstSample = (SUMTYPE) m_Buffer.Get(0);
 80031bc:	2100      	movs	r1, #0
 80031be:	4628      	mov	r0, r5
 80031c0:	f7ff ffc9 	bl	8003156 <_ZNK15CCircularBufferItLt20EE3GetEt>
 80031c4:	4604      	mov	r4, r0
	m_Buffer.Add(sample);
 80031c6:	4639      	mov	r1, r7
 80031c8:	4628      	mov	r0, r5
 80031ca:	f7ff ffdd 	bl	8003188 <_ZN15CCircularBufferItLt20EE3AddEt>
	return m_Buffer.Count();
 80031ce:	4628      	mov	r0, r5
 80031d0:	f7ff fbea 	bl	80029a8 <_ZNK15CCircularBufferItLt20EE5CountEv>
	m_Sum += (SUMTYPE)m_Buffer.Get(this->Count()-1) - firstSample;
 80031d4:	1e41      	subs	r1, r0, #1
 80031d6:	b289      	uxth	r1, r1
 80031d8:	4628      	mov	r0, r5
 80031da:	f7ff ffbc 	bl	8003156 <_ZNK15CCircularBufferItLt20EE3GetEt>
 80031de:	1b00      	subs	r0, r0, r4
 80031e0:	88b4      	ldrh	r4, [r6, #4]
 80031e2:	4420      	add	r0, r4
 80031e4:	80b0      	strh	r0, [r6, #4]
 80031e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SUMTYPE firstSample = 0;
 80031e8:	2400      	movs	r4, #0
 80031ea:	e7ec      	b.n	80031c6 <_ZN13CMovAvgBufferIttLt20EE9AddSampleEt+0x1a>

080031ec <main>:
#include <AnalogInput.h>
#include <ACDisplayDmd.h>
#include <HeartBeat.h>

int main(void)
{
 80031ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f0:	f2ad 6d6c 	subw	sp, sp, #1644	; 0x66c
	// ----------------- INIT BASIC ---------------------------------------
	// all 72MHz clock and flash init
	SystemInit();
 80031f4:	f000 faf4 	bl	80037e0 <SystemInit>
	RCC_ADCCLKConfig(RCC_PCLK2_Div8);
 80031f8:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80031fc:	f7fe f94e 	bl	800149c <RCC_ADCCLKConfig>
	// peripheral clock enable
	uint32_t apb1Enable = RCC_APB1Periph_SPI2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM2
			| RCC_APB1Periph_USART3;
	RCC_APB1PeriphClockCmd(apb1Enable, ENABLE);
 8003200:	2101      	movs	r1, #1
 8003202:	4860      	ldr	r0, [pc, #384]	; (8003384 <main+0x198>)
 8003204:	f7fe fa52 	bl	80016ac <RCC_APB1PeriphClockCmd>
	uint32_t apb2Enable = RCC_APB2Periph_ADC1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB
			| RCC_APB2Periph_GPIOC;
	RCC_APB2PeriphClockCmd(apb2Enable, ENABLE);
 8003208:	2101      	movs	r1, #1
 800320a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800320e:	f7fe fa2f 	bl	8001670 <RCC_APB2PeriphClockCmd>
	uint32_t ahbEnable = RCC_AHBPeriph_DMA1;
	RCC_AHBPeriphClockCmd(ahbEnable, ENABLE);
 8003212:	2101      	movs	r1, #1
 8003214:	4608      	mov	r0, r1
 8003216:	f7fe fa0d 	bl	8001634 <RCC_AHBPeriphClockCmd>

	// frequency meter timer init
	TIM_TimeBaseInitTypeDef timer;
	TIM_TimeBaseStructInit(&timer);
 800321a:	f20d 605c 	addw	r0, sp, #1628	; 0x65c
 800321e:	f7fe fbdd 	bl	80019dc <TIM_TimeBaseStructInit>
	timer.TIM_Period = 0xffff;
 8003222:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003226:	f8ad 4660 	strh.w	r4, [sp, #1632]	; 0x660
	timer.TIM_Prescaler = 719; // 10us timer period!
 800322a:	f240 23cf 	movw	r3, #719	; 0x2cf
 800322e:	f8ad 365c 	strh.w	r3, [sp, #1628]	; 0x65c
	TIM_TimeBaseInit(TIM3, &timer);
 8003232:	4d55      	ldr	r5, [pc, #340]	; (8003388 <main+0x19c>)
 8003234:	f20d 615c 	addw	r1, sp, #1628	; 0x65c
 8003238:	4628      	mov	r0, r5
 800323a:	f7fe faff 	bl	800183c <TIM_TimeBaseInit>
	TIM_Cmd(TIM3, ENABLE);
 800323e:	2101      	movs	r1, #1
 8003240:	4628      	mov	r0, r5
 8003242:	f7fe fbfc 	bl	8001a3e <TIM_Cmd>

	// main timer init
	TIM_TimeBaseStructInit(&timer);
 8003246:	f20d 605c 	addw	r0, sp, #1628	; 0x65c
 800324a:	f7fe fbc7 	bl	80019dc <TIM_TimeBaseStructInit>
	timer.TIM_Period = 0xffff;
 800324e:	f8ad 4660 	strh.w	r4, [sp, #1632]	; 0x660
	timer.TIM_Prescaler = 7199; // 100us timer period!
 8003252:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8003256:	f8ad 365c 	strh.w	r3, [sp, #1628]	; 0x65c
	TIM_TimeBaseInit(TIM2, &timer);
 800325a:	f20d 615c 	addw	r1, sp, #1628	; 0x65c
 800325e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003262:	f7fe faeb 	bl	800183c <TIM_TimeBaseInit>
	TIM_Cmd(TIM2, ENABLE);
 8003266:	2101      	movs	r1, #1
 8003268:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800326c:	f7fe fbe7 	bl	8001a3e <TIM_Cmd>

	GPIO_InitTypeDef sGpio;
	// heartbeat
	sGpio.GPIO_Pin = GPIO_Pin_13;
 8003270:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003274:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 8003278:	2402      	movs	r4, #2
 800327a:	f88d 465a 	strb.w	r4, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_Out_OD;
 800327e:	2314      	movs	r3, #20
 8003280:	f88d 365b 	strb.w	r3, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOC, &sGpio); // pc13
 8003284:	f505 3586 	add.w	r5, r5, #68608	; 0x10c00
 8003288:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 800328c:	4628      	mov	r0, r5
 800328e:	f7fe f835 	bl	80012fc <GPIO_Init>

	CSTM32F10xTimer MainTimer;
 8003292:	f50d 60ca 	add.w	r0, sp, #1616	; 0x650
 8003296:	f7ff fdf5 	bl	8002e84 <_ZN15CSTM32F10xTimerC1Ev>
	MainTimer.Init(TIM2);
 800329a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800329e:	f50d 60ca 	add.w	r0, sp, #1616	; 0x650
 80032a2:	f7ff fdec 	bl	8002e7e <_ZN15CSTM32F10xTimer4InitEP11TIM_TypeDef>
	CSTM32F10xGpio GpioHeartBeat;
 80032a6:	f50d 60c8 	add.w	r0, sp, #1600	; 0x640
 80032aa:	f7ff fd77 	bl	8002d9c <_ZN14CSTM32F10xGpioC1Ev>
	GpioHeartBeat.Init(GPIOC, 13);
 80032ae:	220d      	movs	r2, #13
 80032b0:	4629      	mov	r1, r5
 80032b2:	f50d 60c8 	add.w	r0, sp, #1600	; 0x640
 80032b6:	f7ff fd64 	bl	8002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CHeartBeat HeartBeat;
 80032ba:	f50d 60c5 	add.w	r0, sp, #1576	; 0x628
 80032be:	f7ff fc3f 	bl	8002b40 <_ZN10CHeartBeatC1Ev>
	HeartBeat.Init(&GpioHeartBeat, &MainTimer, 5000);
 80032c2:	f241 3388 	movw	r3, #5000	; 0x1388
 80032c6:	f50d 62ca 	add.w	r2, sp, #1616	; 0x650
 80032ca:	f50d 61c8 	add.w	r1, sp, #1600	; 0x640
 80032ce:	f50d 60c5 	add.w	r0, sp, #1576	; 0x628
 80032d2:	f7ff fc0c 	bl	8002aee <_ZN10CHeartBeat4InitEP5IGpioP6ITimert>
//	GPIO_Init(GPIOB, &sGpio);

	// --------------------------------------------------------------------

	// --------------- UART Initialization -----------------------------
	sGpio.GPIO_Pin = GPIO_Pin_11; // rx3
 80032d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032da:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 80032de:	f88d 465a 	strb.w	r4, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80032e2:	2304      	movs	r3, #4
 80032e4:	f88d 365b 	strb.w	r3, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOB, &sGpio);
 80032e8:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 80032ec:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 80032f0:	4628      	mov	r0, r5
 80032f2:	f7fe f803 	bl	80012fc <GPIO_Init>
	sGpio.GPIO_Pin = GPIO_Pin_10; // tx3
 80032f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032fa:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 80032fe:	f88d 465a 	strb.w	r4, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_AF_PP;
 8003302:	2318      	movs	r3, #24
 8003304:	f88d 365b 	strb.w	r3, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOB, &sGpio);
 8003308:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 800330c:	4628      	mov	r0, r5
 800330e:	f7fd fff5 	bl	80012fc <GPIO_Init>

	USART_InitTypeDef usart;
	usart.USART_BaudRate = 9600;
 8003312:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003316:	f8cd 3618 	str.w	r3, [sp, #1560]	; 0x618
	usart.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800331a:	2300      	movs	r3, #0
 800331c:	f8ad 3624 	strh.w	r3, [sp, #1572]	; 0x624
	usart.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003320:	220c      	movs	r2, #12
 8003322:	f8ad 2622 	strh.w	r2, [sp, #1570]	; 0x622
	usart.USART_Parity = USART_Parity_No;
 8003326:	f8ad 3620 	strh.w	r3, [sp, #1568]	; 0x620
	usart.USART_StopBits = USART_StopBits_1;
 800332a:	f8ad 361e 	strh.w	r3, [sp, #1566]	; 0x61e
	usart.USART_WordLength = USART_WordLength_8b;
 800332e:	f8ad 361c 	strh.w	r3, [sp, #1564]	; 0x61c
	USART_Init(USART3, &usart);
 8003332:	4c16      	ldr	r4, [pc, #88]	; (800338c <main+0x1a0>)
 8003334:	f50d 61c3 	add.w	r1, sp, #1560	; 0x618
 8003338:	4620      	mov	r0, r4
 800333a:	f7fe fe37 	bl	8001fac <USART_Init>
	USART_Cmd(USART3, ENABLE);
 800333e:	2101      	movs	r1, #1
 8003340:	4620      	mov	r0, r4
 8003342:	f7fe feed 	bl	8002120 <USART_Cmd>
	CSTM32F10xUSART Uart;
 8003346:	a8dc      	add	r0, sp, #880	; 0x370
 8003348:	f7ff fdb4 	bl	8002eb4 <_ZN15CSTM32F10xUSARTC1Ev>
	Uart.Init(USART3);
 800334c:	4621      	mov	r1, r4
 800334e:	a8dc      	add	r0, sp, #880	; 0x370
 8003350:	f7ff fdae 	bl	8002eb0 <_ZN15CSTM32F10xUSART4InitEP13USART_TypeDef>
	// -----------------------------------------------------------------

	// ------------------------- Init ADC ------------------------------
	CSTM32F10xADC Adc[2];
 8003354:	2501      	movs	r5, #1
 8003356:	acd8      	add	r4, sp, #864	; 0x360
 8003358:	2d00      	cmp	r5, #0
 800335a:	db05      	blt.n	8003368 <main+0x17c>
 800335c:	4620      	mov	r0, r4
 800335e:	f7ff fc1d 	bl	8002b9c <_ZN13CSTM32F10xADCC1Ev>
 8003362:	3408      	adds	r4, #8
 8003364:	3d01      	subs	r5, #1
 8003366:	e7f7      	b.n	8003358 <main+0x16c>
 8003368:	2400      	movs	r4, #0
	uint16_t adcBuffer[2];
	for (uint16_t i = 0; i < 2; i++)
 800336a:	2c01      	cmp	r4, #1
 800336c:	dc10      	bgt.n	8003390 <main+0x1a4>
	{
		Adc[i].Init(&adcBuffer[i]);
 800336e:	abd7      	add	r3, sp, #860	; 0x35c
 8003370:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 8003374:	abd8      	add	r3, sp, #864	; 0x360
 8003376:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 800337a:	f7ff fc0c 	bl	8002b96 <_ZN13CSTM32F10xADC4InitEPt>
	for (uint16_t i = 0; i < 2; i++)
 800337e:	3401      	adds	r4, #1
 8003380:	b2a4      	uxth	r4, r4
 8003382:	e7f2      	b.n	800336a <main+0x17e>
 8003384:	00044003 	.word	0x00044003
 8003388:	40000400 	.word	0x40000400
 800338c:	40004800 	.word	0x40004800
	}
//	 adc io init
	GPIO_StructInit(&sGpio);
 8003390:	f50d 60cb 	add.w	r0, sp, #1624	; 0x658
 8003394:	f7fe f86e 	bl	8001474 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1; // adc0 adc1
 8003398:	f04f 0803 	mov.w	r8, #3
 800339c:	f8ad 8658 	strh.w	r8, [sp, #1624]	; 0x658
	sGpio.GPIO_Mode = GPIO_Mode_AIN;
 80033a0:	2500      	movs	r5, #0
 80033a2:	f88d 565b 	strb.w	r5, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOA, &sGpio);
 80033a6:	4fc4      	ldr	r7, [pc, #784]	; (80036b8 <main+0x4cc>)
 80033a8:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 80033ac:	4638      	mov	r0, r7
 80033ae:	f7fd ffa5 	bl	80012fc <GPIO_Init>

	// adc dma init
	DMA_InitTypeDef dma;
	DMA_StructInit(&dma);
 80033b2:	a8cc      	add	r0, sp, #816	; 0x330
 80033b4:	f7fd ff0e 	bl	80011d4 <DMA_StructInit>
	dma.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 80033b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033bc:	93d3      	str	r3, [sp, #844]	; 0x34c
	dma.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80033be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033c2:	93d2      	str	r3, [sp, #840]	; 0x348
	dma.DMA_DIR = DMA_DIR_PeripheralSRC;
 80033c4:	95ce      	str	r5, [sp, #824]	; 0x338
	dma.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80033c6:	2380      	movs	r3, #128	; 0x80
 80033c8:	93d1      	str	r3, [sp, #836]	; 0x344
	dma.DMA_Mode = DMA_Mode_Circular;
 80033ca:	2320      	movs	r3, #32
 80033cc:	93d4      	str	r3, [sp, #848]	; 0x350
	dma.DMA_BufferSize = 2;
 80033ce:	2602      	movs	r6, #2
 80033d0:	96cf      	str	r6, [sp, #828]	; 0x33c
	dma.DMA_Priority = DMA_Priority_Low;
 80033d2:	95d5      	str	r5, [sp, #852]	; 0x354
	dma.DMA_MemoryBaseAddr = (uint32_t)adcBuffer;
 80033d4:	abd7      	add	r3, sp, #860	; 0x35c
 80033d6:	93cd      	str	r3, [sp, #820]	; 0x334
	dma.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 80033d8:	4bb8      	ldr	r3, [pc, #736]	; (80036bc <main+0x4d0>)
 80033da:	93cc      	str	r3, [sp, #816]	; 0x330
	DMA_Init(DMA1_Channel1, &dma);
 80033dc:	4cb8      	ldr	r4, [pc, #736]	; (80036c0 <main+0x4d4>)
 80033de:	a9cc      	add	r1, sp, #816	; 0x330
 80033e0:	4620      	mov	r0, r4
 80033e2:	f7fd feb9 	bl	8001158 <DMA_Init>
	DMA_Cmd(DMA1_Channel1, ENABLE);
 80033e6:	2101      	movs	r1, #1
 80033e8:	4620      	mov	r0, r4
 80033ea:	f7fd ff1d 	bl	8001228 <DMA_Cmd>

	// adc peripheral init
	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);
 80033ee:	a8c7      	add	r0, sp, #796	; 0x31c
 80033f0:	f7fd fd6e 	bl	8000ed0 <ADC_StructInit>
	adc.ADC_ContinuousConvMode = ENABLE;
 80033f4:	2401      	movs	r4, #1
 80033f6:	f88d 4321 	strb.w	r4, [sp, #801]	; 0x321
	adc.ADC_NbrOfChannel = 2;
 80033fa:	f88d 632c 	strb.w	r6, [sp, #812]	; 0x32c
	adc.ADC_ScanConvMode = ENABLE;
 80033fe:	f88d 4320 	strb.w	r4, [sp, #800]	; 0x320
	ADC_Init(ADC1, &adc);
 8003402:	f8df 92d8 	ldr.w	r9, [pc, #728]	; 80036dc <main+0x4f0>
 8003406:	a9c7      	add	r1, sp, #796	; 0x31c
 8003408:	4648      	mov	r0, r9
 800340a:	f7fd fd0f 	bl	8000e2c <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_239Cycles5);
 800340e:	2307      	movs	r3, #7
 8003410:	4622      	mov	r2, r4
 8003412:	4629      	mov	r1, r5
 8003414:	4648      	mov	r0, r9
 8003416:	f7fd fdd6 	bl	8000fc6 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 2, ADC_SampleTime_239Cycles5);
 800341a:	2307      	movs	r3, #7
 800341c:	4632      	mov	r2, r6
 800341e:	4621      	mov	r1, r4
 8003420:	4648      	mov	r0, r9
 8003422:	f7fd fdd0 	bl	8000fc6 <ADC_RegularChannelConfig>
	ADC1->CR2 |= 7 << 17; // external trigger on software, NO SPL IMPLEMENTATION, WTF !!!
 8003426:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800342a:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 800342e:	f8c9 3008 	str.w	r3, [r9, #8]
	ADC_DMACmd(ADC1, ENABLE);
 8003432:	4621      	mov	r1, r4
 8003434:	4648      	mov	r0, r9
 8003436:	f7fd fd81 	bl	8000f3c <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 800343a:	4621      	mov	r1, r4
 800343c:	4648      	mov	r0, r9
 800343e:	f7fd fd62 	bl	8000f06 <ADC_Cmd>
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003442:	4621      	mov	r1, r4
 8003444:	4648      	mov	r0, r9
 8003446:	f7fd fda3 	bl	8000f90 <ADC_SoftwareStartConvCmd>
	ADC_StartCalibration(ADC1);
 800344a:	4648      	mov	r0, r9
 800344c:	f7fd fd91 	bl	8000f72 <ADC_StartCalibration>

	// -----------------------------------------------------------------

	// ------------------------- Init input capture ------------------------------
	GPIO_StructInit(&sGpio);
 8003450:	f50d 60cb 	add.w	r0, sp, #1624	; 0x658
 8003454:	f7fe f80e 	bl	8001474 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_6; // tim3 channel 1
 8003458:	2340      	movs	r3, #64	; 0x40
 800345a:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800345e:	2304      	movs	r3, #4
 8003460:	f88d 365b 	strb.w	r3, [sp, #1627]	; 0x65b
	sGpio.GPIO_Speed = GPIO_Speed_2MHz;
 8003464:	f88d 665a 	strb.w	r6, [sp, #1626]	; 0x65a
	GPIO_Init(GPIOA, &sGpio);
 8003468:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 800346c:	4638      	mov	r0, r7
 800346e:	f7fd ff45 	bl	80012fc <GPIO_Init>

	TIM_ICInitTypeDef sInputCapture;
	TIM_ICStructInit(&sInputCapture);
 8003472:	a8c4      	add	r0, sp, #784	; 0x310
 8003474:	f7fe facb 	bl	8001a0e <TIM_ICStructInit>
	sInputCapture.TIM_Channel = TIM_Channel_1;
 8003478:	f8ad 5310 	strh.w	r5, [sp, #784]	; 0x310
	sInputCapture.TIM_ICSelection = TIM_ICSelection_DirectTI;
 800347c:	f8ad 4314 	strh.w	r4, [sp, #788]	; 0x314
	sInputCapture.TIM_ICPolarity = TIM_ICPolarity_Falling;
 8003480:	f8ad 6312 	strh.w	r6, [sp, #786]	; 0x312
	sInputCapture.TIM_ICFilter = 0x9;
 8003484:	f04f 0a09 	mov.w	sl, #9
 8003488:	f8ad a318 	strh.w	sl, [sp, #792]	; 0x318
	TIM_ICInit(TIM3, &sInputCapture);
 800348c:	f5a9 3990 	sub.w	r9, r9, #73728	; 0x12000
 8003490:	a9c4      	add	r1, sp, #784	; 0x310
 8003492:	4648      	mov	r0, r9
 8003494:	f7fe fa4e 	bl	8001934 <TIM_ICInit>
	CSTM32F10xInputCapture InputCapture;
 8003498:	a8c1      	add	r0, sp, #772	; 0x304
 800349a:	f7ff fcdf 	bl	8002e5c <_ZN22CSTM32F10xInputCaptureC1Ev>
	InputCapture.Init(TIM3, TIM_Channel_1);
 800349e:	462a      	mov	r2, r5
 80034a0:	4649      	mov	r1, r9
 80034a2:	a8c1      	add	r0, sp, #772	; 0x304
 80034a4:	f7ff fcd7 	bl	8002e56 <_ZN22CSTM32F10xInputCapture4InitEP11TIM_TypeDeft>

	// ------------------------- Init p10 ------------------------------
	// spi init
	GPIO_StructInit(&sGpio);
 80034a8:	f50d 60cb 	add.w	r0, sp, #1624	; 0x658
 80034ac:	f7fd ffe2 	bl	8001474 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_15 | GPIO_Pin_13; // mosi2 sck2
 80034b0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80034b4:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 80034b8:	f88d 865a 	strb.w	r8, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_AF_PP;
 80034bc:	f04f 0918 	mov.w	r9, #24
 80034c0:	f88d 965b 	strb.w	r9, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOB, &sGpio);
 80034c4:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 80034c8:	487e      	ldr	r0, [pc, #504]	; (80036c4 <main+0x4d8>)
 80034ca:	f7fd ff17 	bl	80012fc <GPIO_Init>

	// output enable and chip select (SCLK)
	GPIO_StructInit(&sGpio);
 80034ce:	f50d 60cb 	add.w	r0, sp, #1624	; 0x658
 80034d2:	f7fd ffcf 	bl	8001474 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_12;
 80034d6:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80034da:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 80034de:	f88d 865a 	strb.w	r8, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_Out_PP;
 80034e2:	f04f 0b10 	mov.w	fp, #16
 80034e6:	f88d b65b 	strb.w	fp, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOB, &sGpio);
 80034ea:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 80034ee:	4875      	ldr	r0, [pc, #468]	; (80036c4 <main+0x4d8>)
 80034f0:	f7fd ff04 	bl	80012fc <GPIO_Init>
	CSTM32F10xGpio pOE;
 80034f4:	a8bd      	add	r0, sp, #756	; 0x2f4
 80034f6:	f7ff fc51 	bl	8002d9c <_ZN14CSTM32F10xGpioC1Ev>
	pOE.Init(GPIOB, 14);
 80034fa:	220e      	movs	r2, #14
 80034fc:	4971      	ldr	r1, [pc, #452]	; (80036c4 <main+0x4d8>)
 80034fe:	a8bd      	add	r0, sp, #756	; 0x2f4
 8003500:	f7ff fc3f 	bl	8002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CSTM32F10xGpio pSS;
 8003504:	a8b9      	add	r0, sp, #740	; 0x2e4
 8003506:	f7ff fc49 	bl	8002d9c <_ZN14CSTM32F10xGpioC1Ev>
	pSS.Init(GPIOB, 12);
 800350a:	220c      	movs	r2, #12
 800350c:	496d      	ldr	r1, [pc, #436]	; (80036c4 <main+0x4d8>)
 800350e:	a8b9      	add	r0, sp, #740	; 0x2e4
 8003510:	f7ff fc37 	bl	8002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>

	// a pa9 , b pa8
	GPIO_StructInit(&sGpio);
 8003514:	f50d 60cb 	add.w	r0, sp, #1624	; 0x658
 8003518:	f7fd ffac 	bl	8001474 <GPIO_StructInit>
	sGpio.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_8;
 800351c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003520:	f8ad 3658 	strh.w	r3, [sp, #1624]	; 0x658
	sGpio.GPIO_Speed = GPIO_Speed_50MHz;
 8003524:	f88d 865a 	strb.w	r8, [sp, #1626]	; 0x65a
	sGpio.GPIO_Mode = GPIO_Mode_Out_PP;
 8003528:	f88d b65b 	strb.w	fp, [sp, #1627]	; 0x65b
	GPIO_Init(GPIOA, &sGpio);
 800352c:	f50d 61cb 	add.w	r1, sp, #1624	; 0x658
 8003530:	4638      	mov	r0, r7
 8003532:	f7fd fee3 	bl	80012fc <GPIO_Init>
	CSTM32F10xGpio pA;
 8003536:	a8b5      	add	r0, sp, #724	; 0x2d4
 8003538:	f7ff fc30 	bl	8002d9c <_ZN14CSTM32F10xGpioC1Ev>
	pA.Init(GPIOA, 9);
 800353c:	4652      	mov	r2, sl
 800353e:	4639      	mov	r1, r7
 8003540:	a8b5      	add	r0, sp, #724	; 0x2d4
 8003542:	f7ff fc1e 	bl	8002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>
	CSTM32F10xGpio pB;
 8003546:	a8b1      	add	r0, sp, #708	; 0x2c4
 8003548:	f7ff fc28 	bl	8002d9c <_ZN14CSTM32F10xGpioC1Ev>
	pB.Init(GPIOA, 8);
 800354c:	2208      	movs	r2, #8
 800354e:	4639      	mov	r1, r7
 8003550:	a8b1      	add	r0, sp, #708	; 0x2c4
 8003552:	f7ff fc16 	bl	8002d82 <_ZN14CSTM32F10xGpio4InitEP12GPIO_TypeDefh>

	// spi DMA init
	CSTM32F10xDMA SpiDma;
 8003556:	a8a2      	add	r0, sp, #648	; 0x288
 8003558:	f7ff fbea 	bl	8002d30 <_ZN13CSTM32F10xDMAC1Ev>
	SpiDma.Init(DMA1, DMA1_Channel5, DMA_Mode_Normal, DMA_Priority_VeryHigh);
 800355c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	462b      	mov	r3, r5
 8003564:	4a58      	ldr	r2, [pc, #352]	; (80036c8 <main+0x4dc>)
 8003566:	4959      	ldr	r1, [pc, #356]	; (80036cc <main+0x4e0>)
 8003568:	a8a2      	add	r0, sp, #648	; 0x288
 800356a:	f7ff fb5f 	bl	8002c2c <_ZN13CSTM32F10xDMA4InitEP11DMA_TypeDefP19DMA_Channel_TypeDefmm>

	// spi init
	SPI_InitTypeDef spiStruct;
	SPI_StructInit(&spiStruct);
 800356e:	a89d      	add	r0, sp, #628	; 0x274
 8003570:	f7fe f8fd 	bl	800176e <SPI_StructInit>
	spiStruct.SPI_Mode = SPI_Mode_Master;
 8003574:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003578:	f8ad 3276 	strh.w	r3, [sp, #630]	; 0x276
	spiStruct.SPI_Direction = SPI_Direction_1Line_Tx;
 800357c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003580:	f8ad 3274 	strh.w	r3, [sp, #628]	; 0x274
	spiStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8003584:	f8ad 9280 	strh.w	r9, [sp, #640]	; 0x280
	spiStruct.SPI_NSS = SPI_NSS_Soft;
 8003588:	f44f 7300 	mov.w	r3, #512	; 0x200
 800358c:	f8ad 327e 	strh.w	r3, [sp, #638]	; 0x27e
	SPI_Init(SPI2, &spiStruct);
 8003590:	4d4f      	ldr	r5, [pc, #316]	; (80036d0 <main+0x4e4>)
 8003592:	a99d      	add	r1, sp, #628	; 0x274
 8003594:	4628      	mov	r0, r5
 8003596:	f7fe f8a7 	bl	80016e8 <SPI_Init>
	SPI_I2S_DMACmd(SPI2, SPI_I2S_DMAReq_Tx, ENABLE);
 800359a:	4622      	mov	r2, r4
 800359c:	4631      	mov	r1, r6
 800359e:	4628      	mov	r0, r5
 80035a0:	f7fe f928 	bl	80017f4 <SPI_I2S_DMACmd>
	SPI_Cmd(SPI2, ENABLE);
 80035a4:	4621      	mov	r1, r4
 80035a6:	4628      	mov	r0, r5
 80035a8:	f7fe f905 	bl	80017b6 <SPI_Cmd>

	// ----------------------------------------------------------------

	// init our basic need !
	// frequency meter
	CACFrequencyMeter ACFrequencyMeter;
 80035ac:	a899      	add	r0, sp, #612	; 0x264
 80035ae:	f7ff fd7b 	bl	80030a8 <_ZN17CACFrequencyMeterC1Ev>
	ACFrequencyMeter.Init(&InputCapture);
 80035b2:	a9c1      	add	r1, sp, #772	; 0x304
 80035b4:	a899      	add	r0, sp, #612	; 0x264
 80035b6:	f7ff fd57 	bl	8003068 <_ZN17CACFrequencyMeter4InitEP13IInputCapture>
	// voltage and current measurement
	CAnalogInput AnalogInput[2];
 80035ba:	ad6d      	add	r5, sp, #436	; 0x1b4
 80035bc:	2c00      	cmp	r4, #0
 80035be:	db14      	blt.n	80035ea <main+0x3fe>
inline CAnalogInput::CAnalogInput()
 80035c0:	4628      	mov	r0, r5
 80035c2:	4b44      	ldr	r3, [pc, #272]	; (80036d4 <main+0x4e8>)
 80035c4:	f840 3b0c 	str.w	r3, [r0], #12
 80035c8:	f7ff fda2 	bl	8003110 <_ZN8CTimeoutC1Ev>
 80035cc:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80035d0:	f7ff fdb2 	bl	8003138 <_ZN13CMovAvgBufferIttLt20EEC1Ev>
	m_pAdc = NULL;
 80035d4:	2300      	movs	r3, #0
 80035d6:	622b      	str	r3, [r5, #32]
	m_Scale = 1;
 80035d8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80035dc:	606a      	str	r2, [r5, #4]
	m_Offset = 0;
 80035de:	2200      	movs	r2, #0
 80035e0:	60aa      	str	r2, [r5, #8]
	m_pTimer = NULL;
 80035e2:	61eb      	str	r3, [r5, #28]
 80035e4:	3558      	adds	r5, #88	; 0x58
 80035e6:	3c01      	subs	r4, #1
 80035e8:	e7e8      	b.n	80035bc <main+0x3d0>

	DMD Dmd(2, 1);
 80035ea:	2201      	movs	r2, #1
 80035ec:	2102      	movs	r1, #2
 80035ee:	a80e      	add	r0, sp, #56	; 0x38
 80035f0:	f7fe fe6a 	bl	80022c8 <_ZN3DMDC1Ehh>
	Dmd.SelectFont(Arial_14);
 80035f4:	4938      	ldr	r1, [pc, #224]	; (80036d8 <main+0x4ec>)
 80035f6:	a80e      	add	r0, sp, #56	; 0x38
 80035f8:	f7ff f85a 	bl	80026b0 <_ZN3DMD10SelectFontEPKh>
	Dmd.Init(SPI2, &SpiDma, &MainTimer, &pSS, &pA, &pB, &pOE);
 80035fc:	230a      	movs	r3, #10
 80035fe:	9304      	str	r3, [sp, #16]
 8003600:	abbd      	add	r3, sp, #756	; 0x2f4
 8003602:	9303      	str	r3, [sp, #12]
 8003604:	abb1      	add	r3, sp, #708	; 0x2c4
 8003606:	9302      	str	r3, [sp, #8]
 8003608:	abb5      	add	r3, sp, #724	; 0x2d4
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	abb9      	add	r3, sp, #740	; 0x2e4
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	f50d 63ca 	add.w	r3, sp, #1616	; 0x650
 8003614:	aaa2      	add	r2, sp, #648	; 0x288
 8003616:	492e      	ldr	r1, [pc, #184]	; (80036d0 <main+0x4e4>)
 8003618:	a80e      	add	r0, sp, #56	; 0x38
 800361a:	f7fe fe89 	bl	8002330 <_ZN3DMD4InitEP11SPI_TypeDefP4IDmaP6ITimerP5IGpioS7_S7_S7_t>
	for (uint16_t i = 0; i < 2; i++)
 800361e:	2400      	movs	r4, #0
 8003620:	2c01      	cmp	r4, #1
 8003622:	dc1b      	bgt.n	800365c <main+0x470>
	{
		AnalogInput[i].Initialize(&Adc[i], &MainTimer);
 8003624:	abd8      	add	r3, sp, #864	; 0x360
 8003626:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
	m_pAdc = pAdc;
 800362a:	2558      	movs	r5, #88	; 0x58
 800362c:	fb05 f504 	mul.w	r5, r5, r4
 8003630:	aa6d      	add	r2, sp, #436	; 0x1b4
 8003632:	442a      	add	r2, r5
 8003634:	6213      	str	r3, [r2, #32]
	m_pTimer = pTimer;
 8003636:	f50d 61ca 	add.w	r1, sp, #1616	; 0x650
 800363a:	61d1      	str	r1, [r2, #28]
	m_Timeout.Init(m_pTimer);
 800363c:	f105 0008 	add.w	r0, r5, #8
 8003640:	ab6d      	add	r3, sp, #436	; 0x1b4
 8003642:	4418      	add	r0, r3
 8003644:	3004      	adds	r0, #4
 8003646:	f7ff fd3e 	bl	80030c6 <_ZN8CTimeout4InitEP6ITimer>
	m_adcDataBuffer.Clear();
 800364a:	3520      	adds	r5, #32
 800364c:	ab6d      	add	r3, sp, #436	; 0x1b4
 800364e:	441d      	add	r5, r3
 8003650:	1d28      	adds	r0, r5, #4
 8003652:	f7ff fd67 	bl	8003124 <_ZN13CMovAvgBufferIttLt20EE5ClearEv>
	for (uint16_t i = 0; i < 2; i++)
 8003656:	3401      	adds	r4, #1
 8003658:	b2a4      	uxth	r4, r4
 800365a:	e7e1      	b.n	8003620 <main+0x434>
	}
//	CTimeout timeout;
//	timeout.Init(&MainTimer);
//	timeout.SetExpiry(500);

	CACDisplayDmd AcDisplay;
 800365c:	a806      	add	r0, sp, #24
 800365e:	f7ff f997 	bl	8002990 <_ZN13CACDisplayDmdC1Ev>
	AcDisplay.Init(&ACFrequencyMeter, &AnalogInput[0], &Dmd, &MainTimer);
 8003662:	f50d 63ca 	add.w	r3, sp, #1616	; 0x650
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	ab0e      	add	r3, sp, #56	; 0x38
 800366a:	aa6d      	add	r2, sp, #436	; 0x1b4
 800366c:	a999      	add	r1, sp, #612	; 0x264
 800366e:	a806      	add	r0, sp, #24
 8003670:	f7ff f984 	bl	800297c <_ZN13CACDisplayDmd4InitEP17CACFrequencyMeterP12CAnalogInputP3DMDP6ITimer>
 8003674:	e03e      	b.n	80036f4 <main+0x508>
	while (1)
	{
		Uart.Execute();

		ACFrequencyMeter.Execute();
		for (uint16_t i = 0; i < 2; i++)
 8003676:	3401      	adds	r4, #1
 8003678:	b2a4      	uxth	r4, r4
 800367a:	2c01      	cmp	r4, #1
 800367c:	dc30      	bgt.n	80036e0 <main+0x4f4>
			AnalogInput[i].Execute();
 800367e:	2558      	movs	r5, #88	; 0x58
 8003680:	ab6d      	add	r3, sp, #436	; 0x1b4
 8003682:	fb05 3504 	mla	r5, r5, r4, r3
}

inline void CAnalogInput::Execute()
{
	if (!m_pTimer) return;
 8003686:	69eb      	ldr	r3, [r5, #28]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f4      	beq.n	8003676 <main+0x48a>
	if (!m_Timeout.HasElapsed()) return;
 800368c:	f105 060c 	add.w	r6, r5, #12
 8003690:	4630      	mov	r0, r6
 8003692:	f7ff fd29 	bl	80030e8 <_ZN8CTimeout10HasElapsedEv>
 8003696:	2800      	cmp	r0, #0
 8003698:	d0ed      	beq.n	8003676 <main+0x48a>
	m_Timeout.Reset();
 800369a:	4630      	mov	r0, r6
 800369c:	f7ff fd15 	bl	80030ca <_ZN8CTimeout5ResetEv>
	m_adcDataBuffer.AddSample(m_pAdc->Read());
 80036a0:	f105 0624 	add.w	r6, r5, #36	; 0x24
 80036a4:	6a28      	ldr	r0, [r5, #32]
 80036a6:	6803      	ldr	r3, [r0, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4798      	blx	r3
 80036ac:	4601      	mov	r1, r0
 80036ae:	4630      	mov	r0, r6
 80036b0:	f7ff fd7c 	bl	80031ac <_ZN13CMovAvgBufferIttLt20EE9AddSampleEt>
 80036b4:	e7df      	b.n	8003676 <main+0x48a>
 80036b6:	bf00      	nop
 80036b8:	40010800 	.word	0x40010800
 80036bc:	4001244c 	.word	0x4001244c
 80036c0:	40020008 	.word	0x40020008
 80036c4:	40010c00 	.word	0x40010c00
 80036c8:	40020058 	.word	0x40020058
 80036cc:	40020000 	.word	0x40020000
 80036d0:	40003800 	.word	0x40003800
 80036d4:	0800437c 	.word	0x0800437c
 80036d8:	08004384 	.word	0x08004384
 80036dc:	40012400 	.word	0x40012400

		AcDisplay.Execute();
 80036e0:	a806      	add	r0, sp, #24
 80036e2:	f7ff f967 	bl	80029b4 <_ZN13CACDisplayDmd7ExecuteEv>
		Dmd.Execute();
 80036e6:	a80e      	add	r0, sp, #56	; 0x38
 80036e8:	f7fe fef1 	bl	80024ce <_ZN3DMD7ExecuteEv>

		HeartBeat.Execute();
 80036ec:	f50d 60c5 	add.w	r0, sp, #1576	; 0x628
 80036f0:	f7ff fa0a 	bl	8002b08 <_ZN10CHeartBeat7ExecuteEv>
		Uart.Execute();
 80036f4:	a8dc      	add	r0, sp, #880	; 0x370
 80036f6:	f7ff fca8 	bl	800304a <_ZN15CSTM32F10xUSART7ExecuteEv>
		ACFrequencyMeter.Execute();
 80036fa:	a899      	add	r0, sp, #612	; 0x264
 80036fc:	f7ff fcb6 	bl	800306c <_ZN17CACFrequencyMeter7ExecuteEv>
		for (uint16_t i = 0; i < 2; i++)
 8003700:	2400      	movs	r4, #0
 8003702:	e7ba      	b.n	800367a <main+0x48e>

08003704 <_ZN12CAnalogInputD1Ev>:
inline CAnalogInput::~CAnalogInput()
 8003704:	b510      	push	{r4, lr}
 8003706:	4604      	mov	r4, r0
 8003708:	4b03      	ldr	r3, [pc, #12]	; (8003718 <_ZN12CAnalogInputD1Ev+0x14>)
 800370a:	f840 3b0c 	str.w	r3, [r0], #12
 800370e:	f7ff fcd3 	bl	80030b8 <_ZN8CTimeoutD1Ev>
}
 8003712:	4620      	mov	r0, r4
 8003714:	bd10      	pop	{r4, pc}
 8003716:	bf00      	nop
 8003718:	0800437c 	.word	0x0800437c

0800371c <_ZN12CAnalogInputD0Ev>:
inline CAnalogInput::~CAnalogInput()
 800371c:	b510      	push	{r4, lr}
 800371e:	4604      	mov	r4, r0
 8003720:	4b04      	ldr	r3, [pc, #16]	; (8003734 <_ZN12CAnalogInputD0Ev+0x18>)
 8003722:	f840 3b0c 	str.w	r3, [r0], #12
 8003726:	f7ff fcc7 	bl	80030b8 <_ZN8CTimeoutD1Ev>
}
 800372a:	4620      	mov	r0, r4
 800372c:	f000 fa08 	bl	8003b40 <_ZdlPv>
 8003730:	4620      	mov	r0, r4
 8003732:	bd10      	pop	{r4, pc}
 8003734:	0800437c 	.word	0x0800437c

08003738 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003738:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003770 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800373c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800373e:	e003      	b.n	8003748 <LoopCopyDataInit>

08003740 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003740:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8003742:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003744:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003746:	3104      	adds	r1, #4

08003748 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003748:	480b      	ldr	r0, [pc, #44]	; (8003778 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800374a:	4b0c      	ldr	r3, [pc, #48]	; (800377c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800374c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800374e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003750:	d3f6      	bcc.n	8003740 <CopyDataInit>
	ldr	r2, =_sbss
 8003752:	4a0b      	ldr	r2, [pc, #44]	; (8003780 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8003754:	e002      	b.n	800375c <LoopFillZerobss>

08003756 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003756:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003758:	f842 3b04 	str.w	r3, [r2], #4

0800375c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800375c:	4b09      	ldr	r3, [pc, #36]	; (8003784 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800375e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003760:	d3f9      	bcc.n	8003756 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003762:	f000 f83d 	bl	80037e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003766:	f000 f9ed 	bl	8003b44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800376a:	f7ff fd3f 	bl	80031ec <main>
	bx	lr
 800376e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003770:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8003774:	08004844 	.word	0x08004844
	ldr	r0, =_sdata
 8003778:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800377c:	20000518 	.word	0x20000518
	ldr	r2, =_sbss
 8003780:	20000518 	.word	0x20000518
	ldr	r3, = _ebss
 8003784:	2000057c 	.word	0x2000057c

08003788 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003788:	e7fe      	b.n	8003788 <ADC1_2_IRQHandler>

0800378a <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800378a:	b480      	push	{r7}
 800378c:	af00      	add	r7, sp, #0
}
 800378e:	bf00      	nop
 8003790:	46bd      	mov	sp, r7
 8003792:	bc80      	pop	{r7}
 8003794:	4770      	bx	lr

08003796 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003796:	b480      	push	{r7}
 8003798:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800379a:	e7fe      	b.n	800379a <HardFault_Handler+0x4>

0800379c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80037a0:	e7fe      	b.n	80037a0 <MemManage_Handler+0x4>

080037a2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80037a2:	b480      	push	{r7}
 80037a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80037a6:	e7fe      	b.n	80037a6 <BusFault_Handler+0x4>

080037a8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80037ac:	e7fe      	b.n	80037ac <UsageFault_Handler+0x4>

080037ae <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0
}
 80037b2:	bf00      	nop
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr

080037ba <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80037ba:	b480      	push	{r7}
 80037bc:	af00      	add	r7, sp, #0
}
 80037be:	bf00      	nop
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bc80      	pop	{r7}
 80037c4:	4770      	bx	lr

080037c6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80037c6:	b480      	push	{r7}
 80037c8:	af00      	add	r7, sp, #0
}
 80037ca:	bf00      	nop
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr

080037d2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80037d2:	b480      	push	{r7}
 80037d4:	af00      	add	r7, sp, #0
}
 80037d6:	bf00      	nop
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr
	...

080037e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80037e4:	4a15      	ldr	r2, [pc, #84]	; (800383c <SystemInit+0x5c>)
 80037e6:	4b15      	ldr	r3, [pc, #84]	; (800383c <SystemInit+0x5c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80037f0:	4912      	ldr	r1, [pc, #72]	; (800383c <SystemInit+0x5c>)
 80037f2:	4b12      	ldr	r3, [pc, #72]	; (800383c <SystemInit+0x5c>)
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	4b12      	ldr	r3, [pc, #72]	; (8003840 <SystemInit+0x60>)
 80037f8:	4013      	ands	r3, r2
 80037fa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80037fc:	4a0f      	ldr	r2, [pc, #60]	; (800383c <SystemInit+0x5c>)
 80037fe:	4b0f      	ldr	r3, [pc, #60]	; (800383c <SystemInit+0x5c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800380a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800380c:	4a0b      	ldr	r2, [pc, #44]	; (800383c <SystemInit+0x5c>)
 800380e:	4b0b      	ldr	r3, [pc, #44]	; (800383c <SystemInit+0x5c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003816:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003818:	4a08      	ldr	r2, [pc, #32]	; (800383c <SystemInit+0x5c>)
 800381a:	4b08      	ldr	r3, [pc, #32]	; (800383c <SystemInit+0x5c>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003822:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003824:	4b05      	ldr	r3, [pc, #20]	; (800383c <SystemInit+0x5c>)
 8003826:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800382a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800382c:	f000 f80c 	bl	8003848 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003830:	4b04      	ldr	r3, [pc, #16]	; (8003844 <SystemInit+0x64>)
 8003832:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003836:	609a      	str	r2, [r3, #8]
#endif 
}
 8003838:	bf00      	nop
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40021000 	.word	0x40021000
 8003840:	f8ff0000 	.word	0xf8ff0000
 8003844:	e000ed00 	.word	0xe000ed00

08003848 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 800384c:	f000 f802 	bl	8003854 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003850:	bf00      	nop
 8003852:	bd80      	pop	{r7, pc}

08003854 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800385a:	2300      	movs	r3, #0
 800385c:	607b      	str	r3, [r7, #4]
 800385e:	2300      	movs	r3, #0
 8003860:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003862:	4a3a      	ldr	r2, [pc, #232]	; (800394c <SetSysClockTo72+0xf8>)
 8003864:	4b39      	ldr	r3, [pc, #228]	; (800394c <SetSysClockTo72+0xf8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800386c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800386e:	4b37      	ldr	r3, [pc, #220]	; (800394c <SetSysClockTo72+0xf8>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003876:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3301      	adds	r3, #1
 800387c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d103      	bne.n	800388c <SetSysClockTo72+0x38>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800388a:	d1f0      	bne.n	800386e <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800388c:	4b2f      	ldr	r3, [pc, #188]	; (800394c <SetSysClockTo72+0xf8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d002      	beq.n	800389e <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003898:	2301      	movs	r3, #1
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	e001      	b.n	80038a2 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800389e:	2300      	movs	r3, #0
 80038a0:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d14b      	bne.n	8003940 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80038a8:	4a29      	ldr	r2, [pc, #164]	; (8003950 <SetSysClockTo72+0xfc>)
 80038aa:	4b29      	ldr	r3, [pc, #164]	; (8003950 <SetSysClockTo72+0xfc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f043 0310 	orr.w	r3, r3, #16
 80038b2:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80038b4:	4a26      	ldr	r2, [pc, #152]	; (8003950 <SetSysClockTo72+0xfc>)
 80038b6:	4b26      	ldr	r3, [pc, #152]	; (8003950 <SetSysClockTo72+0xfc>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 0303 	bic.w	r3, r3, #3
 80038be:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80038c0:	4a23      	ldr	r2, [pc, #140]	; (8003950 <SetSysClockTo72+0xfc>)
 80038c2:	4b23      	ldr	r3, [pc, #140]	; (8003950 <SetSysClockTo72+0xfc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f043 0302 	orr.w	r3, r3, #2
 80038ca:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80038cc:	4a1f      	ldr	r2, [pc, #124]	; (800394c <SetSysClockTo72+0xf8>)
 80038ce:	4b1f      	ldr	r3, [pc, #124]	; (800394c <SetSysClockTo72+0xf8>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80038d4:	4a1d      	ldr	r2, [pc, #116]	; (800394c <SetSysClockTo72+0xf8>)
 80038d6:	4b1d      	ldr	r3, [pc, #116]	; (800394c <SetSysClockTo72+0xf8>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80038dc:	4a1b      	ldr	r2, [pc, #108]	; (800394c <SetSysClockTo72+0xf8>)
 80038de:	4b1b      	ldr	r3, [pc, #108]	; (800394c <SetSysClockTo72+0xf8>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e6:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80038e8:	4a18      	ldr	r2, [pc, #96]	; (800394c <SetSysClockTo72+0xf8>)
 80038ea:	4b18      	ldr	r3, [pc, #96]	; (800394c <SetSysClockTo72+0xf8>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80038f2:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80038f4:	4a15      	ldr	r2, [pc, #84]	; (800394c <SetSysClockTo72+0xf8>)
 80038f6:	4b15      	ldr	r3, [pc, #84]	; (800394c <SetSysClockTo72+0xf8>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80038fe:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003900:	4a12      	ldr	r2, [pc, #72]	; (800394c <SetSysClockTo72+0xf8>)
 8003902:	4b12      	ldr	r3, [pc, #72]	; (800394c <SetSysClockTo72+0xf8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800390a:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800390c:	bf00      	nop
 800390e:	4b0f      	ldr	r3, [pc, #60]	; (800394c <SetSysClockTo72+0xf8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0f9      	beq.n	800390e <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800391a:	4a0c      	ldr	r2, [pc, #48]	; (800394c <SetSysClockTo72+0xf8>)
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <SetSysClockTo72+0xf8>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f023 0303 	bic.w	r3, r3, #3
 8003924:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003926:	4a09      	ldr	r2, [pc, #36]	; (800394c <SetSysClockTo72+0xf8>)
 8003928:	4b08      	ldr	r3, [pc, #32]	; (800394c <SetSysClockTo72+0xf8>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f043 0302 	orr.w	r3, r3, #2
 8003930:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003932:	bf00      	nop
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <SetSysClockTo72+0xf8>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 030c 	and.w	r3, r3, #12
 800393c:	2b08      	cmp	r3, #8
 800393e:	d1f9      	bne.n	8003934 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40021000 	.word	0x40021000
 8003950:	40022000 	.word	0x40022000

08003954 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8003954:	b480      	push	{r7}
 8003956:	b087      	sub	sp, #28
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8003960:	2301      	movs	r3, #1
 8003962:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003964:	e004      	b.n	8003970 <ts_itoa+0x1c>
		div *= base;
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	fb02 f303 	mul.w	r3, r2, r3
 800396e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	fbb2 f2f3 	udiv	r2, r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	429a      	cmp	r2, r3
 800397c:	d2f3      	bcs.n	8003966 <ts_itoa+0x12>

	while (div != 0)
 800397e:	e029      	b.n	80039d4 <ts_itoa+0x80>
	{
		int num = d/div;
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	fbb2 f3f3 	udiv	r3, r2, r3
 8003988:	613b      	str	r3, [r7, #16]
		d = d%div;
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003992:	fb02 f201 	mul.w	r2, r2, r1
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	60bb      	str	r3, [r7, #8]
		div /= base;
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	fb92 f3f3 	sdiv	r3, r2, r3
 80039a2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b09      	cmp	r3, #9
 80039a8:	dd0a      	ble.n	80039c0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	1c59      	adds	r1, r3, #1
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	6011      	str	r1, [r2, #0]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	3237      	adds	r2, #55	; 0x37
 80039ba:	b2d2      	uxtb	r2, r2
 80039bc:	701a      	strb	r2, [r3, #0]
 80039be:	e009      	b.n	80039d4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	1c59      	adds	r1, r3, #1
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	6011      	str	r1, [r2, #0]
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	3230      	adds	r2, #48	; 0x30
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1d2      	bne.n	8003980 <ts_itoa+0x2c>
	}
}
 80039da:	bf00      	nop
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	bc80      	pop	{r7}
 80039e2:	4770      	bx	lr

080039e4 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80039f4:	e07d      	b.n	8003af2 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b25      	cmp	r3, #37	; 0x25
 80039fc:	d171      	bne.n	8003ae2 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	3301      	adds	r3, #1
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b64      	cmp	r3, #100	; 0x64
 8003a0a:	d01e      	beq.n	8003a4a <ts_formatstring+0x66>
 8003a0c:	2b64      	cmp	r3, #100	; 0x64
 8003a0e:	dc06      	bgt.n	8003a1e <ts_formatstring+0x3a>
 8003a10:	2b58      	cmp	r3, #88	; 0x58
 8003a12:	d050      	beq.n	8003ab6 <ts_formatstring+0xd2>
 8003a14:	2b63      	cmp	r3, #99	; 0x63
 8003a16:	d00e      	beq.n	8003a36 <ts_formatstring+0x52>
 8003a18:	2b25      	cmp	r3, #37	; 0x25
 8003a1a:	d058      	beq.n	8003ace <ts_formatstring+0xea>
 8003a1c:	e05d      	b.n	8003ada <ts_formatstring+0xf6>
 8003a1e:	2b73      	cmp	r3, #115	; 0x73
 8003a20:	d02b      	beq.n	8003a7a <ts_formatstring+0x96>
 8003a22:	2b73      	cmp	r3, #115	; 0x73
 8003a24:	dc02      	bgt.n	8003a2c <ts_formatstring+0x48>
 8003a26:	2b69      	cmp	r3, #105	; 0x69
 8003a28:	d00f      	beq.n	8003a4a <ts_formatstring+0x66>
 8003a2a:	e056      	b.n	8003ada <ts_formatstring+0xf6>
 8003a2c:	2b75      	cmp	r3, #117	; 0x75
 8003a2e:	d037      	beq.n	8003aa0 <ts_formatstring+0xbc>
 8003a30:	2b78      	cmp	r3, #120	; 0x78
 8003a32:	d040      	beq.n	8003ab6 <ts_formatstring+0xd2>
 8003a34:	e051      	b.n	8003ada <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	60fa      	str	r2, [r7, #12]
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	1d11      	adds	r1, r2, #4
 8003a40:	6079      	str	r1, [r7, #4]
 8003a42:	6812      	ldr	r2, [r2, #0]
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	701a      	strb	r2, [r3, #0]
				break;
 8003a48:	e047      	b.n	8003ada <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	1d1a      	adds	r2, r3, #4
 8003a4e:	607a      	str	r2, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	da07      	bge.n	8003a6a <ts_formatstring+0x86>
					{
						val *= -1;
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	425b      	negs	r3, r3
 8003a5e:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	60fa      	str	r2, [r7, #12]
 8003a66:	222d      	movs	r2, #45	; 0x2d
 8003a68:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8003a6a:	69f9      	ldr	r1, [r7, #28]
 8003a6c:	f107 030c 	add.w	r3, r7, #12
 8003a70:	220a      	movs	r2, #10
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff ff6e 	bl	8003954 <ts_itoa>
				}
				break;
 8003a78:	e02f      	b.n	8003ada <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	1d1a      	adds	r2, r3, #4
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8003a84:	e007      	b.n	8003a96 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	60fa      	str	r2, [r7, #12]
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	1c51      	adds	r1, r2, #1
 8003a90:	61b9      	str	r1, [r7, #24]
 8003a92:	7812      	ldrb	r2, [r2, #0]
 8003a94:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f3      	bne.n	8003a86 <ts_formatstring+0xa2>
					}
				}
				break;
 8003a9e:	e01c      	b.n	8003ada <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	1d1a      	adds	r2, r3, #4
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	6819      	ldr	r1, [r3, #0]
 8003aa8:	f107 030c 	add.w	r3, r7, #12
 8003aac:	220a      	movs	r2, #10
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff ff50 	bl	8003954 <ts_itoa>
				break;
 8003ab4:	e011      	b.n	8003ada <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	1d1a      	adds	r2, r3, #4
 8003aba:	607a      	str	r2, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f107 030c 	add.w	r3, r7, #12
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff ff44 	bl	8003954 <ts_itoa>
				break;
 8003acc:	e005      	b.n	8003ada <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	60fa      	str	r2, [r7, #12]
 8003ad4:	2225      	movs	r2, #37	; 0x25
 8003ad6:	701a      	strb	r2, [r3, #0]
				  break;
 8003ad8:	bf00      	nop
			}
			fmt++;
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	3301      	adds	r3, #1
 8003ade:	60bb      	str	r3, [r7, #8]
 8003ae0:	e007      	b.n	8003af2 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1c5a      	adds	r2, r3, #1
 8003ae6:	60fa      	str	r2, [r7, #12]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	1c51      	adds	r1, r2, #1
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	7812      	ldrb	r2, [r2, #0]
 8003af0:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f47f af7d 	bne.w	80039f6 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	461a      	mov	r2, r3
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	1ad3      	subs	r3, r2, r3
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3720      	adds	r7, #32
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8003b12:	b40e      	push	{r1, r2, r3}
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8003b1c:	f107 0320 	add.w	r3, r7, #32
 8003b20:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8003b22:	68ba      	ldr	r2, [r7, #8]
 8003b24:	69f9      	ldr	r1, [r7, #28]
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ff5c 	bl	80039e4 <ts_formatstring>
 8003b2c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b3a:	b003      	add	sp, #12
 8003b3c:	4770      	bx	lr
	...

08003b40 <_ZdlPv>:
 8003b40:	f000 b82c 	b.w	8003b9c <free>

08003b44 <__libc_init_array>:
 8003b44:	b570      	push	{r4, r5, r6, lr}
 8003b46:	2500      	movs	r5, #0
 8003b48:	4e0c      	ldr	r6, [pc, #48]	; (8003b7c <__libc_init_array+0x38>)
 8003b4a:	4c0d      	ldr	r4, [pc, #52]	; (8003b80 <__libc_init_array+0x3c>)
 8003b4c:	1ba4      	subs	r4, r4, r6
 8003b4e:	10a4      	asrs	r4, r4, #2
 8003b50:	42a5      	cmp	r5, r4
 8003b52:	d109      	bne.n	8003b68 <__libc_init_array+0x24>
 8003b54:	f000 fb7c 	bl	8004250 <_init>
 8003b58:	2500      	movs	r5, #0
 8003b5a:	4e0a      	ldr	r6, [pc, #40]	; (8003b84 <__libc_init_array+0x40>)
 8003b5c:	4c0a      	ldr	r4, [pc, #40]	; (8003b88 <__libc_init_array+0x44>)
 8003b5e:	1ba4      	subs	r4, r4, r6
 8003b60:	10a4      	asrs	r4, r4, #2
 8003b62:	42a5      	cmp	r5, r4
 8003b64:	d105      	bne.n	8003b72 <__libc_init_array+0x2e>
 8003b66:	bd70      	pop	{r4, r5, r6, pc}
 8003b68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b6c:	4798      	blx	r3
 8003b6e:	3501      	adds	r5, #1
 8003b70:	e7ee      	b.n	8003b50 <__libc_init_array+0xc>
 8003b72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b76:	4798      	blx	r3
 8003b78:	3501      	adds	r5, #1
 8003b7a:	e7f2      	b.n	8003b62 <__libc_init_array+0x1e>
 8003b7c:	0800483c 	.word	0x0800483c
 8003b80:	0800483c 	.word	0x0800483c
 8003b84:	0800483c 	.word	0x0800483c
 8003b88:	08004840 	.word	0x08004840

08003b8c <malloc>:
 8003b8c:	4b02      	ldr	r3, [pc, #8]	; (8003b98 <malloc+0xc>)
 8003b8e:	4601      	mov	r1, r0
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	f000 b80b 	b.w	8003bac <_malloc_r>
 8003b96:	bf00      	nop
 8003b98:	20000424 	.word	0x20000424

08003b9c <free>:
 8003b9c:	4b02      	ldr	r3, [pc, #8]	; (8003ba8 <free+0xc>)
 8003b9e:	4601      	mov	r1, r0
 8003ba0:	6818      	ldr	r0, [r3, #0]
 8003ba2:	f000 ba89 	b.w	80040b8 <_free_r>
 8003ba6:	bf00      	nop
 8003ba8:	20000424 	.word	0x20000424

08003bac <_malloc_r>:
 8003bac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb0:	f101 040b 	add.w	r4, r1, #11
 8003bb4:	2c16      	cmp	r4, #22
 8003bb6:	4681      	mov	r9, r0
 8003bb8:	d907      	bls.n	8003bca <_malloc_r+0x1e>
 8003bba:	f034 0407 	bics.w	r4, r4, #7
 8003bbe:	d505      	bpl.n	8003bcc <_malloc_r+0x20>
 8003bc0:	230c      	movs	r3, #12
 8003bc2:	f8c9 3000 	str.w	r3, [r9]
 8003bc6:	2600      	movs	r6, #0
 8003bc8:	e131      	b.n	8003e2e <_malloc_r+0x282>
 8003bca:	2410      	movs	r4, #16
 8003bcc:	428c      	cmp	r4, r1
 8003bce:	d3f7      	bcc.n	8003bc0 <_malloc_r+0x14>
 8003bd0:	4648      	mov	r0, r9
 8003bd2:	f000 f9ff 	bl	8003fd4 <__malloc_lock>
 8003bd6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003bda:	4d9b      	ldr	r5, [pc, #620]	; (8003e48 <_malloc_r+0x29c>)
 8003bdc:	d236      	bcs.n	8003c4c <_malloc_r+0xa0>
 8003bde:	f104 0208 	add.w	r2, r4, #8
 8003be2:	442a      	add	r2, r5
 8003be4:	6856      	ldr	r6, [r2, #4]
 8003be6:	f1a2 0108 	sub.w	r1, r2, #8
 8003bea:	428e      	cmp	r6, r1
 8003bec:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003bf0:	d102      	bne.n	8003bf8 <_malloc_r+0x4c>
 8003bf2:	68d6      	ldr	r6, [r2, #12]
 8003bf4:	42b2      	cmp	r2, r6
 8003bf6:	d010      	beq.n	8003c1a <_malloc_r+0x6e>
 8003bf8:	6873      	ldr	r3, [r6, #4]
 8003bfa:	68f2      	ldr	r2, [r6, #12]
 8003bfc:	68b1      	ldr	r1, [r6, #8]
 8003bfe:	f023 0303 	bic.w	r3, r3, #3
 8003c02:	60ca      	str	r2, [r1, #12]
 8003c04:	4433      	add	r3, r6
 8003c06:	6091      	str	r1, [r2, #8]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	605a      	str	r2, [r3, #4]
 8003c10:	4648      	mov	r0, r9
 8003c12:	f000 f9e5 	bl	8003fe0 <__malloc_unlock>
 8003c16:	3608      	adds	r6, #8
 8003c18:	e109      	b.n	8003e2e <_malloc_r+0x282>
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	4a8b      	ldr	r2, [pc, #556]	; (8003e4c <_malloc_r+0x2a0>)
 8003c1e:	692e      	ldr	r6, [r5, #16]
 8003c20:	4611      	mov	r1, r2
 8003c22:	4296      	cmp	r6, r2
 8003c24:	d06d      	beq.n	8003d02 <_malloc_r+0x156>
 8003c26:	6870      	ldr	r0, [r6, #4]
 8003c28:	f020 0003 	bic.w	r0, r0, #3
 8003c2c:	1b07      	subs	r7, r0, r4
 8003c2e:	2f0f      	cmp	r7, #15
 8003c30:	dd47      	ble.n	8003cc2 <_malloc_r+0x116>
 8003c32:	1933      	adds	r3, r6, r4
 8003c34:	f044 0401 	orr.w	r4, r4, #1
 8003c38:	6074      	str	r4, [r6, #4]
 8003c3a:	616b      	str	r3, [r5, #20]
 8003c3c:	612b      	str	r3, [r5, #16]
 8003c3e:	60da      	str	r2, [r3, #12]
 8003c40:	609a      	str	r2, [r3, #8]
 8003c42:	f047 0201 	orr.w	r2, r7, #1
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	5037      	str	r7, [r6, r0]
 8003c4a:	e7e1      	b.n	8003c10 <_malloc_r+0x64>
 8003c4c:	0a63      	lsrs	r3, r4, #9
 8003c4e:	d02a      	beq.n	8003ca6 <_malloc_r+0xfa>
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d812      	bhi.n	8003c7a <_malloc_r+0xce>
 8003c54:	09a3      	lsrs	r3, r4, #6
 8003c56:	3338      	adds	r3, #56	; 0x38
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003c5e:	6856      	ldr	r6, [r2, #4]
 8003c60:	f1a2 0008 	sub.w	r0, r2, #8
 8003c64:	4286      	cmp	r6, r0
 8003c66:	d006      	beq.n	8003c76 <_malloc_r+0xca>
 8003c68:	6872      	ldr	r2, [r6, #4]
 8003c6a:	f022 0203 	bic.w	r2, r2, #3
 8003c6e:	1b11      	subs	r1, r2, r4
 8003c70:	290f      	cmp	r1, #15
 8003c72:	dd1c      	ble.n	8003cae <_malloc_r+0x102>
 8003c74:	3b01      	subs	r3, #1
 8003c76:	3301      	adds	r3, #1
 8003c78:	e7d0      	b.n	8003c1c <_malloc_r+0x70>
 8003c7a:	2b14      	cmp	r3, #20
 8003c7c:	d801      	bhi.n	8003c82 <_malloc_r+0xd6>
 8003c7e:	335b      	adds	r3, #91	; 0x5b
 8003c80:	e7ea      	b.n	8003c58 <_malloc_r+0xac>
 8003c82:	2b54      	cmp	r3, #84	; 0x54
 8003c84:	d802      	bhi.n	8003c8c <_malloc_r+0xe0>
 8003c86:	0b23      	lsrs	r3, r4, #12
 8003c88:	336e      	adds	r3, #110	; 0x6e
 8003c8a:	e7e5      	b.n	8003c58 <_malloc_r+0xac>
 8003c8c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003c90:	d802      	bhi.n	8003c98 <_malloc_r+0xec>
 8003c92:	0be3      	lsrs	r3, r4, #15
 8003c94:	3377      	adds	r3, #119	; 0x77
 8003c96:	e7df      	b.n	8003c58 <_malloc_r+0xac>
 8003c98:	f240 5254 	movw	r2, #1364	; 0x554
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d804      	bhi.n	8003caa <_malloc_r+0xfe>
 8003ca0:	0ca3      	lsrs	r3, r4, #18
 8003ca2:	337c      	adds	r3, #124	; 0x7c
 8003ca4:	e7d8      	b.n	8003c58 <_malloc_r+0xac>
 8003ca6:	233f      	movs	r3, #63	; 0x3f
 8003ca8:	e7d6      	b.n	8003c58 <_malloc_r+0xac>
 8003caa:	237e      	movs	r3, #126	; 0x7e
 8003cac:	e7d4      	b.n	8003c58 <_malloc_r+0xac>
 8003cae:	2900      	cmp	r1, #0
 8003cb0:	68f1      	ldr	r1, [r6, #12]
 8003cb2:	db04      	blt.n	8003cbe <_malloc_r+0x112>
 8003cb4:	68b3      	ldr	r3, [r6, #8]
 8003cb6:	60d9      	str	r1, [r3, #12]
 8003cb8:	608b      	str	r3, [r1, #8]
 8003cba:	18b3      	adds	r3, r6, r2
 8003cbc:	e7a4      	b.n	8003c08 <_malloc_r+0x5c>
 8003cbe:	460e      	mov	r6, r1
 8003cc0:	e7d0      	b.n	8003c64 <_malloc_r+0xb8>
 8003cc2:	2f00      	cmp	r7, #0
 8003cc4:	616a      	str	r2, [r5, #20]
 8003cc6:	612a      	str	r2, [r5, #16]
 8003cc8:	db05      	blt.n	8003cd6 <_malloc_r+0x12a>
 8003cca:	4430      	add	r0, r6
 8003ccc:	6843      	ldr	r3, [r0, #4]
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	6043      	str	r3, [r0, #4]
 8003cd4:	e79c      	b.n	8003c10 <_malloc_r+0x64>
 8003cd6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003cda:	d244      	bcs.n	8003d66 <_malloc_r+0x1ba>
 8003cdc:	2201      	movs	r2, #1
 8003cde:	08c0      	lsrs	r0, r0, #3
 8003ce0:	1087      	asrs	r7, r0, #2
 8003ce2:	fa02 f707 	lsl.w	r7, r2, r7
 8003ce6:	686a      	ldr	r2, [r5, #4]
 8003ce8:	3001      	adds	r0, #1
 8003cea:	433a      	orrs	r2, r7
 8003cec:	606a      	str	r2, [r5, #4]
 8003cee:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003cf2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003cf6:	3a08      	subs	r2, #8
 8003cf8:	60f2      	str	r2, [r6, #12]
 8003cfa:	60b7      	str	r7, [r6, #8]
 8003cfc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003d00:	60fe      	str	r6, [r7, #12]
 8003d02:	2001      	movs	r0, #1
 8003d04:	109a      	asrs	r2, r3, #2
 8003d06:	fa00 f202 	lsl.w	r2, r0, r2
 8003d0a:	6868      	ldr	r0, [r5, #4]
 8003d0c:	4282      	cmp	r2, r0
 8003d0e:	f200 809f 	bhi.w	8003e50 <_malloc_r+0x2a4>
 8003d12:	4202      	tst	r2, r0
 8003d14:	d106      	bne.n	8003d24 <_malloc_r+0x178>
 8003d16:	f023 0303 	bic.w	r3, r3, #3
 8003d1a:	0052      	lsls	r2, r2, #1
 8003d1c:	4202      	tst	r2, r0
 8003d1e:	f103 0304 	add.w	r3, r3, #4
 8003d22:	d0fa      	beq.n	8003d1a <_malloc_r+0x16e>
 8003d24:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003d28:	46e0      	mov	r8, ip
 8003d2a:	469e      	mov	lr, r3
 8003d2c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003d30:	4546      	cmp	r6, r8
 8003d32:	d153      	bne.n	8003ddc <_malloc_r+0x230>
 8003d34:	f10e 0e01 	add.w	lr, lr, #1
 8003d38:	f01e 0f03 	tst.w	lr, #3
 8003d3c:	f108 0808 	add.w	r8, r8, #8
 8003d40:	d1f4      	bne.n	8003d2c <_malloc_r+0x180>
 8003d42:	0798      	lsls	r0, r3, #30
 8003d44:	d179      	bne.n	8003e3a <_malloc_r+0x28e>
 8003d46:	686b      	ldr	r3, [r5, #4]
 8003d48:	ea23 0302 	bic.w	r3, r3, r2
 8003d4c:	606b      	str	r3, [r5, #4]
 8003d4e:	6868      	ldr	r0, [r5, #4]
 8003d50:	0052      	lsls	r2, r2, #1
 8003d52:	4282      	cmp	r2, r0
 8003d54:	d87c      	bhi.n	8003e50 <_malloc_r+0x2a4>
 8003d56:	2a00      	cmp	r2, #0
 8003d58:	d07a      	beq.n	8003e50 <_malloc_r+0x2a4>
 8003d5a:	4673      	mov	r3, lr
 8003d5c:	4202      	tst	r2, r0
 8003d5e:	d1e1      	bne.n	8003d24 <_malloc_r+0x178>
 8003d60:	3304      	adds	r3, #4
 8003d62:	0052      	lsls	r2, r2, #1
 8003d64:	e7fa      	b.n	8003d5c <_malloc_r+0x1b0>
 8003d66:	0a42      	lsrs	r2, r0, #9
 8003d68:	2a04      	cmp	r2, #4
 8003d6a:	d815      	bhi.n	8003d98 <_malloc_r+0x1ec>
 8003d6c:	0982      	lsrs	r2, r0, #6
 8003d6e:	3238      	adds	r2, #56	; 0x38
 8003d70:	1c57      	adds	r7, r2, #1
 8003d72:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003d76:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003d7a:	45be      	cmp	lr, r7
 8003d7c:	d126      	bne.n	8003dcc <_malloc_r+0x220>
 8003d7e:	2001      	movs	r0, #1
 8003d80:	1092      	asrs	r2, r2, #2
 8003d82:	fa00 f202 	lsl.w	r2, r0, r2
 8003d86:	6868      	ldr	r0, [r5, #4]
 8003d88:	4310      	orrs	r0, r2
 8003d8a:	6068      	str	r0, [r5, #4]
 8003d8c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003d90:	60b7      	str	r7, [r6, #8]
 8003d92:	f8ce 6008 	str.w	r6, [lr, #8]
 8003d96:	e7b3      	b.n	8003d00 <_malloc_r+0x154>
 8003d98:	2a14      	cmp	r2, #20
 8003d9a:	d801      	bhi.n	8003da0 <_malloc_r+0x1f4>
 8003d9c:	325b      	adds	r2, #91	; 0x5b
 8003d9e:	e7e7      	b.n	8003d70 <_malloc_r+0x1c4>
 8003da0:	2a54      	cmp	r2, #84	; 0x54
 8003da2:	d802      	bhi.n	8003daa <_malloc_r+0x1fe>
 8003da4:	0b02      	lsrs	r2, r0, #12
 8003da6:	326e      	adds	r2, #110	; 0x6e
 8003da8:	e7e2      	b.n	8003d70 <_malloc_r+0x1c4>
 8003daa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003dae:	d802      	bhi.n	8003db6 <_malloc_r+0x20a>
 8003db0:	0bc2      	lsrs	r2, r0, #15
 8003db2:	3277      	adds	r2, #119	; 0x77
 8003db4:	e7dc      	b.n	8003d70 <_malloc_r+0x1c4>
 8003db6:	f240 5754 	movw	r7, #1364	; 0x554
 8003dba:	42ba      	cmp	r2, r7
 8003dbc:	bf9a      	itte	ls
 8003dbe:	0c82      	lsrls	r2, r0, #18
 8003dc0:	327c      	addls	r2, #124	; 0x7c
 8003dc2:	227e      	movhi	r2, #126	; 0x7e
 8003dc4:	e7d4      	b.n	8003d70 <_malloc_r+0x1c4>
 8003dc6:	68bf      	ldr	r7, [r7, #8]
 8003dc8:	45be      	cmp	lr, r7
 8003dca:	d004      	beq.n	8003dd6 <_malloc_r+0x22a>
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	f022 0203 	bic.w	r2, r2, #3
 8003dd2:	4290      	cmp	r0, r2
 8003dd4:	d3f7      	bcc.n	8003dc6 <_malloc_r+0x21a>
 8003dd6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003dda:	e7d7      	b.n	8003d8c <_malloc_r+0x1e0>
 8003ddc:	6870      	ldr	r0, [r6, #4]
 8003dde:	68f7      	ldr	r7, [r6, #12]
 8003de0:	f020 0003 	bic.w	r0, r0, #3
 8003de4:	eba0 0a04 	sub.w	sl, r0, r4
 8003de8:	f1ba 0f0f 	cmp.w	sl, #15
 8003dec:	dd10      	ble.n	8003e10 <_malloc_r+0x264>
 8003dee:	68b2      	ldr	r2, [r6, #8]
 8003df0:	1933      	adds	r3, r6, r4
 8003df2:	f044 0401 	orr.w	r4, r4, #1
 8003df6:	6074      	str	r4, [r6, #4]
 8003df8:	60d7      	str	r7, [r2, #12]
 8003dfa:	60ba      	str	r2, [r7, #8]
 8003dfc:	f04a 0201 	orr.w	r2, sl, #1
 8003e00:	616b      	str	r3, [r5, #20]
 8003e02:	612b      	str	r3, [r5, #16]
 8003e04:	60d9      	str	r1, [r3, #12]
 8003e06:	6099      	str	r1, [r3, #8]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	f846 a000 	str.w	sl, [r6, r0]
 8003e0e:	e6ff      	b.n	8003c10 <_malloc_r+0x64>
 8003e10:	f1ba 0f00 	cmp.w	sl, #0
 8003e14:	db0f      	blt.n	8003e36 <_malloc_r+0x28a>
 8003e16:	4430      	add	r0, r6
 8003e18:	6843      	ldr	r3, [r0, #4]
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	6043      	str	r3, [r0, #4]
 8003e20:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003e24:	4648      	mov	r0, r9
 8003e26:	60df      	str	r7, [r3, #12]
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	f000 f8d9 	bl	8003fe0 <__malloc_unlock>
 8003e2e:	4630      	mov	r0, r6
 8003e30:	b003      	add	sp, #12
 8003e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e36:	463e      	mov	r6, r7
 8003e38:	e77a      	b.n	8003d30 <_malloc_r+0x184>
 8003e3a:	f85c 0908 	ldr.w	r0, [ip], #-8
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	4584      	cmp	ip, r0
 8003e42:	f43f af7e 	beq.w	8003d42 <_malloc_r+0x196>
 8003e46:	e782      	b.n	8003d4e <_malloc_r+0x1a2>
 8003e48:	20000014 	.word	0x20000014
 8003e4c:	2000001c 	.word	0x2000001c
 8003e50:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8003e54:	f8db 6004 	ldr.w	r6, [fp, #4]
 8003e58:	f026 0603 	bic.w	r6, r6, #3
 8003e5c:	42b4      	cmp	r4, r6
 8003e5e:	d803      	bhi.n	8003e68 <_malloc_r+0x2bc>
 8003e60:	1b33      	subs	r3, r6, r4
 8003e62:	2b0f      	cmp	r3, #15
 8003e64:	f300 8095 	bgt.w	8003f92 <_malloc_r+0x3e6>
 8003e68:	4a4f      	ldr	r2, [pc, #316]	; (8003fa8 <_malloc_r+0x3fc>)
 8003e6a:	eb0b 0306 	add.w	r3, fp, r6
 8003e6e:	6817      	ldr	r7, [r2, #0]
 8003e70:	4a4e      	ldr	r2, [pc, #312]	; (8003fac <_malloc_r+0x400>)
 8003e72:	3710      	adds	r7, #16
 8003e74:	6811      	ldr	r1, [r2, #0]
 8003e76:	4427      	add	r7, r4
 8003e78:	3101      	adds	r1, #1
 8003e7a:	d005      	beq.n	8003e88 <_malloc_r+0x2dc>
 8003e7c:	494c      	ldr	r1, [pc, #304]	; (8003fb0 <_malloc_r+0x404>)
 8003e7e:	3901      	subs	r1, #1
 8003e80:	440f      	add	r7, r1
 8003e82:	3101      	adds	r1, #1
 8003e84:	4249      	negs	r1, r1
 8003e86:	400f      	ands	r7, r1
 8003e88:	4639      	mov	r1, r7
 8003e8a:	4648      	mov	r0, r9
 8003e8c:	9201      	str	r2, [sp, #4]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	f000 f8ac 	bl	8003fec <_sbrk_r>
 8003e94:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003e98:	4680      	mov	r8, r0
 8003e9a:	d055      	beq.n	8003f48 <_malloc_r+0x39c>
 8003e9c:	9b00      	ldr	r3, [sp, #0]
 8003e9e:	9a01      	ldr	r2, [sp, #4]
 8003ea0:	4283      	cmp	r3, r0
 8003ea2:	d901      	bls.n	8003ea8 <_malloc_r+0x2fc>
 8003ea4:	45ab      	cmp	fp, r5
 8003ea6:	d14f      	bne.n	8003f48 <_malloc_r+0x39c>
 8003ea8:	4842      	ldr	r0, [pc, #264]	; (8003fb4 <_malloc_r+0x408>)
 8003eaa:	4543      	cmp	r3, r8
 8003eac:	6801      	ldr	r1, [r0, #0]
 8003eae:	4682      	mov	sl, r0
 8003eb0:	eb07 0e01 	add.w	lr, r7, r1
 8003eb4:	f8c0 e000 	str.w	lr, [r0]
 8003eb8:	493f      	ldr	r1, [pc, #252]	; (8003fb8 <_malloc_r+0x40c>)
 8003eba:	d113      	bne.n	8003ee4 <_malloc_r+0x338>
 8003ebc:	420b      	tst	r3, r1
 8003ebe:	d111      	bne.n	8003ee4 <_malloc_r+0x338>
 8003ec0:	68ab      	ldr	r3, [r5, #8]
 8003ec2:	443e      	add	r6, r7
 8003ec4:	f046 0601 	orr.w	r6, r6, #1
 8003ec8:	605e      	str	r6, [r3, #4]
 8003eca:	4a3c      	ldr	r2, [pc, #240]	; (8003fbc <_malloc_r+0x410>)
 8003ecc:	f8da 3000 	ldr.w	r3, [sl]
 8003ed0:	6811      	ldr	r1, [r2, #0]
 8003ed2:	428b      	cmp	r3, r1
 8003ed4:	bf88      	it	hi
 8003ed6:	6013      	strhi	r3, [r2, #0]
 8003ed8:	4a39      	ldr	r2, [pc, #228]	; (8003fc0 <_malloc_r+0x414>)
 8003eda:	6811      	ldr	r1, [r2, #0]
 8003edc:	428b      	cmp	r3, r1
 8003ede:	bf88      	it	hi
 8003ee0:	6013      	strhi	r3, [r2, #0]
 8003ee2:	e031      	b.n	8003f48 <_malloc_r+0x39c>
 8003ee4:	6810      	ldr	r0, [r2, #0]
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	bf1b      	ittet	ne
 8003eea:	eba8 0303 	subne.w	r3, r8, r3
 8003eee:	4473      	addne	r3, lr
 8003ef0:	f8c2 8000 	streq.w	r8, [r2]
 8003ef4:	f8ca 3000 	strne.w	r3, [sl]
 8003ef8:	f018 0007 	ands.w	r0, r8, #7
 8003efc:	bf1c      	itt	ne
 8003efe:	f1c0 0008 	rsbne	r0, r0, #8
 8003f02:	4480      	addne	r8, r0
 8003f04:	4b2a      	ldr	r3, [pc, #168]	; (8003fb0 <_malloc_r+0x404>)
 8003f06:	4447      	add	r7, r8
 8003f08:	4418      	add	r0, r3
 8003f0a:	400f      	ands	r7, r1
 8003f0c:	1bc7      	subs	r7, r0, r7
 8003f0e:	4639      	mov	r1, r7
 8003f10:	4648      	mov	r0, r9
 8003f12:	f000 f86b 	bl	8003fec <_sbrk_r>
 8003f16:	1c43      	adds	r3, r0, #1
 8003f18:	bf04      	itt	eq
 8003f1a:	4640      	moveq	r0, r8
 8003f1c:	2700      	moveq	r7, #0
 8003f1e:	f8da 3000 	ldr.w	r3, [sl]
 8003f22:	eba0 0008 	sub.w	r0, r0, r8
 8003f26:	443b      	add	r3, r7
 8003f28:	4407      	add	r7, r0
 8003f2a:	f047 0701 	orr.w	r7, r7, #1
 8003f2e:	45ab      	cmp	fp, r5
 8003f30:	f8c5 8008 	str.w	r8, [r5, #8]
 8003f34:	f8ca 3000 	str.w	r3, [sl]
 8003f38:	f8c8 7004 	str.w	r7, [r8, #4]
 8003f3c:	d0c5      	beq.n	8003eca <_malloc_r+0x31e>
 8003f3e:	2e0f      	cmp	r6, #15
 8003f40:	d810      	bhi.n	8003f64 <_malloc_r+0x3b8>
 8003f42:	2301      	movs	r3, #1
 8003f44:	f8c8 3004 	str.w	r3, [r8, #4]
 8003f48:	68ab      	ldr	r3, [r5, #8]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	f022 0203 	bic.w	r2, r2, #3
 8003f50:	4294      	cmp	r4, r2
 8003f52:	eba2 0304 	sub.w	r3, r2, r4
 8003f56:	d801      	bhi.n	8003f5c <_malloc_r+0x3b0>
 8003f58:	2b0f      	cmp	r3, #15
 8003f5a:	dc1a      	bgt.n	8003f92 <_malloc_r+0x3e6>
 8003f5c:	4648      	mov	r0, r9
 8003f5e:	f000 f83f 	bl	8003fe0 <__malloc_unlock>
 8003f62:	e630      	b.n	8003bc6 <_malloc_r+0x1a>
 8003f64:	2205      	movs	r2, #5
 8003f66:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003f6a:	3e0c      	subs	r6, #12
 8003f6c:	f026 0607 	bic.w	r6, r6, #7
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	4333      	orrs	r3, r6
 8003f76:	f8cb 3004 	str.w	r3, [fp, #4]
 8003f7a:	2e0f      	cmp	r6, #15
 8003f7c:	eb0b 0306 	add.w	r3, fp, r6
 8003f80:	605a      	str	r2, [r3, #4]
 8003f82:	609a      	str	r2, [r3, #8]
 8003f84:	d9a1      	bls.n	8003eca <_malloc_r+0x31e>
 8003f86:	f10b 0108 	add.w	r1, fp, #8
 8003f8a:	4648      	mov	r0, r9
 8003f8c:	f000 f894 	bl	80040b8 <_free_r>
 8003f90:	e79b      	b.n	8003eca <_malloc_r+0x31e>
 8003f92:	68ae      	ldr	r6, [r5, #8]
 8003f94:	f044 0201 	orr.w	r2, r4, #1
 8003f98:	f043 0301 	orr.w	r3, r3, #1
 8003f9c:	4434      	add	r4, r6
 8003f9e:	6072      	str	r2, [r6, #4]
 8003fa0:	60ac      	str	r4, [r5, #8]
 8003fa2:	6063      	str	r3, [r4, #4]
 8003fa4:	e634      	b.n	8003c10 <_malloc_r+0x64>
 8003fa6:	bf00      	nop
 8003fa8:	20000564 	.word	0x20000564
 8003fac:	2000041c 	.word	0x2000041c
 8003fb0:	00000080 	.word	0x00000080
 8003fb4:	20000534 	.word	0x20000534
 8003fb8:	0000007f 	.word	0x0000007f
 8003fbc:	2000055c 	.word	0x2000055c
 8003fc0:	20000560 	.word	0x20000560

08003fc4 <memset>:
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4402      	add	r2, r0
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d100      	bne.n	8003fce <memset+0xa>
 8003fcc:	4770      	bx	lr
 8003fce:	f803 1b01 	strb.w	r1, [r3], #1
 8003fd2:	e7f9      	b.n	8003fc8 <memset+0x4>

08003fd4 <__malloc_lock>:
 8003fd4:	4801      	ldr	r0, [pc, #4]	; (8003fdc <__malloc_lock+0x8>)
 8003fd6:	f000 b92b 	b.w	8004230 <__retarget_lock_acquire_recursive>
 8003fda:	bf00      	nop
 8003fdc:	20000570 	.word	0x20000570

08003fe0 <__malloc_unlock>:
 8003fe0:	4801      	ldr	r0, [pc, #4]	; (8003fe8 <__malloc_unlock+0x8>)
 8003fe2:	f000 b926 	b.w	8004232 <__retarget_lock_release_recursive>
 8003fe6:	bf00      	nop
 8003fe8:	20000570 	.word	0x20000570

08003fec <_sbrk_r>:
 8003fec:	b538      	push	{r3, r4, r5, lr}
 8003fee:	2300      	movs	r3, #0
 8003ff0:	4c05      	ldr	r4, [pc, #20]	; (8004008 <_sbrk_r+0x1c>)
 8003ff2:	4605      	mov	r5, r0
 8003ff4:	4608      	mov	r0, r1
 8003ff6:	6023      	str	r3, [r4, #0]
 8003ff8:	f000 f91c 	bl	8004234 <_sbrk>
 8003ffc:	1c43      	adds	r3, r0, #1
 8003ffe:	d102      	bne.n	8004006 <_sbrk_r+0x1a>
 8004000:	6823      	ldr	r3, [r4, #0]
 8004002:	b103      	cbz	r3, 8004006 <_sbrk_r+0x1a>
 8004004:	602b      	str	r3, [r5, #0]
 8004006:	bd38      	pop	{r3, r4, r5, pc}
 8004008:	20000578 	.word	0x20000578

0800400c <_malloc_trim_r>:
 800400c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004010:	4689      	mov	r9, r1
 8004012:	4f25      	ldr	r7, [pc, #148]	; (80040a8 <_malloc_trim_r+0x9c>)
 8004014:	4606      	mov	r6, r0
 8004016:	f7ff ffdd 	bl	8003fd4 <__malloc_lock>
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80040b4 <_malloc_trim_r+0xa8>
 8004020:	685d      	ldr	r5, [r3, #4]
 8004022:	f1a8 0411 	sub.w	r4, r8, #17
 8004026:	f025 0503 	bic.w	r5, r5, #3
 800402a:	eba4 0409 	sub.w	r4, r4, r9
 800402e:	442c      	add	r4, r5
 8004030:	fbb4 f4f8 	udiv	r4, r4, r8
 8004034:	3c01      	subs	r4, #1
 8004036:	fb08 f404 	mul.w	r4, r8, r4
 800403a:	4544      	cmp	r4, r8
 800403c:	da05      	bge.n	800404a <_malloc_trim_r+0x3e>
 800403e:	4630      	mov	r0, r6
 8004040:	f7ff ffce 	bl	8003fe0 <__malloc_unlock>
 8004044:	2000      	movs	r0, #0
 8004046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800404a:	2100      	movs	r1, #0
 800404c:	4630      	mov	r0, r6
 800404e:	f7ff ffcd 	bl	8003fec <_sbrk_r>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	442b      	add	r3, r5
 8004056:	4298      	cmp	r0, r3
 8004058:	d1f1      	bne.n	800403e <_malloc_trim_r+0x32>
 800405a:	4261      	negs	r1, r4
 800405c:	4630      	mov	r0, r6
 800405e:	f7ff ffc5 	bl	8003fec <_sbrk_r>
 8004062:	3001      	adds	r0, #1
 8004064:	d110      	bne.n	8004088 <_malloc_trim_r+0x7c>
 8004066:	2100      	movs	r1, #0
 8004068:	4630      	mov	r0, r6
 800406a:	f7ff ffbf 	bl	8003fec <_sbrk_r>
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	1a83      	subs	r3, r0, r2
 8004072:	2b0f      	cmp	r3, #15
 8004074:	dde3      	ble.n	800403e <_malloc_trim_r+0x32>
 8004076:	490d      	ldr	r1, [pc, #52]	; (80040ac <_malloc_trim_r+0xa0>)
 8004078:	f043 0301 	orr.w	r3, r3, #1
 800407c:	6809      	ldr	r1, [r1, #0]
 800407e:	6053      	str	r3, [r2, #4]
 8004080:	1a40      	subs	r0, r0, r1
 8004082:	490b      	ldr	r1, [pc, #44]	; (80040b0 <_malloc_trim_r+0xa4>)
 8004084:	6008      	str	r0, [r1, #0]
 8004086:	e7da      	b.n	800403e <_malloc_trim_r+0x32>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	4a09      	ldr	r2, [pc, #36]	; (80040b0 <_malloc_trim_r+0xa4>)
 800408c:	1b2d      	subs	r5, r5, r4
 800408e:	f045 0501 	orr.w	r5, r5, #1
 8004092:	605d      	str	r5, [r3, #4]
 8004094:	6813      	ldr	r3, [r2, #0]
 8004096:	4630      	mov	r0, r6
 8004098:	1b1c      	subs	r4, r3, r4
 800409a:	6014      	str	r4, [r2, #0]
 800409c:	f7ff ffa0 	bl	8003fe0 <__malloc_unlock>
 80040a0:	2001      	movs	r0, #1
 80040a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040a6:	bf00      	nop
 80040a8:	20000014 	.word	0x20000014
 80040ac:	2000041c 	.word	0x2000041c
 80040b0:	20000534 	.word	0x20000534
 80040b4:	00000080 	.word	0x00000080

080040b8 <_free_r>:
 80040b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040bc:	4604      	mov	r4, r0
 80040be:	4688      	mov	r8, r1
 80040c0:	2900      	cmp	r1, #0
 80040c2:	f000 80ab 	beq.w	800421c <_free_r+0x164>
 80040c6:	f7ff ff85 	bl	8003fd4 <__malloc_lock>
 80040ca:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80040ce:	4d54      	ldr	r5, [pc, #336]	; (8004220 <_free_r+0x168>)
 80040d0:	f022 0001 	bic.w	r0, r2, #1
 80040d4:	f1a8 0308 	sub.w	r3, r8, #8
 80040d8:	181f      	adds	r7, r3, r0
 80040da:	68a9      	ldr	r1, [r5, #8]
 80040dc:	687e      	ldr	r6, [r7, #4]
 80040de:	428f      	cmp	r7, r1
 80040e0:	f026 0603 	bic.w	r6, r6, #3
 80040e4:	f002 0201 	and.w	r2, r2, #1
 80040e8:	d11b      	bne.n	8004122 <_free_r+0x6a>
 80040ea:	4430      	add	r0, r6
 80040ec:	b93a      	cbnz	r2, 80040fe <_free_r+0x46>
 80040ee:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80040f2:	1a9b      	subs	r3, r3, r2
 80040f4:	6899      	ldr	r1, [r3, #8]
 80040f6:	4410      	add	r0, r2
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	60ca      	str	r2, [r1, #12]
 80040fc:	6091      	str	r1, [r2, #8]
 80040fe:	f040 0201 	orr.w	r2, r0, #1
 8004102:	605a      	str	r2, [r3, #4]
 8004104:	60ab      	str	r3, [r5, #8]
 8004106:	4b47      	ldr	r3, [pc, #284]	; (8004224 <_free_r+0x16c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4298      	cmp	r0, r3
 800410c:	d304      	bcc.n	8004118 <_free_r+0x60>
 800410e:	4b46      	ldr	r3, [pc, #280]	; (8004228 <_free_r+0x170>)
 8004110:	4620      	mov	r0, r4
 8004112:	6819      	ldr	r1, [r3, #0]
 8004114:	f7ff ff7a 	bl	800400c <_malloc_trim_r>
 8004118:	4620      	mov	r0, r4
 800411a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800411e:	f7ff bf5f 	b.w	8003fe0 <__malloc_unlock>
 8004122:	607e      	str	r6, [r7, #4]
 8004124:	2a00      	cmp	r2, #0
 8004126:	d139      	bne.n	800419c <_free_r+0xe4>
 8004128:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800412c:	f105 0e08 	add.w	lr, r5, #8
 8004130:	1a5b      	subs	r3, r3, r1
 8004132:	4408      	add	r0, r1
 8004134:	6899      	ldr	r1, [r3, #8]
 8004136:	4571      	cmp	r1, lr
 8004138:	d032      	beq.n	80041a0 <_free_r+0xe8>
 800413a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800413e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8004142:	f8ce 1008 	str.w	r1, [lr, #8]
 8004146:	19b9      	adds	r1, r7, r6
 8004148:	6849      	ldr	r1, [r1, #4]
 800414a:	07c9      	lsls	r1, r1, #31
 800414c:	d40a      	bmi.n	8004164 <_free_r+0xac>
 800414e:	4430      	add	r0, r6
 8004150:	68b9      	ldr	r1, [r7, #8]
 8004152:	bb3a      	cbnz	r2, 80041a4 <_free_r+0xec>
 8004154:	4e35      	ldr	r6, [pc, #212]	; (800422c <_free_r+0x174>)
 8004156:	42b1      	cmp	r1, r6
 8004158:	d124      	bne.n	80041a4 <_free_r+0xec>
 800415a:	2201      	movs	r2, #1
 800415c:	616b      	str	r3, [r5, #20]
 800415e:	612b      	str	r3, [r5, #16]
 8004160:	60d9      	str	r1, [r3, #12]
 8004162:	6099      	str	r1, [r3, #8]
 8004164:	f040 0101 	orr.w	r1, r0, #1
 8004168:	6059      	str	r1, [r3, #4]
 800416a:	5018      	str	r0, [r3, r0]
 800416c:	2a00      	cmp	r2, #0
 800416e:	d1d3      	bne.n	8004118 <_free_r+0x60>
 8004170:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004174:	d21a      	bcs.n	80041ac <_free_r+0xf4>
 8004176:	2201      	movs	r2, #1
 8004178:	08c0      	lsrs	r0, r0, #3
 800417a:	1081      	asrs	r1, r0, #2
 800417c:	408a      	lsls	r2, r1
 800417e:	6869      	ldr	r1, [r5, #4]
 8004180:	3001      	adds	r0, #1
 8004182:	430a      	orrs	r2, r1
 8004184:	606a      	str	r2, [r5, #4]
 8004186:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800418a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800418e:	3a08      	subs	r2, #8
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	6099      	str	r1, [r3, #8]
 8004194:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004198:	60cb      	str	r3, [r1, #12]
 800419a:	e7bd      	b.n	8004118 <_free_r+0x60>
 800419c:	2200      	movs	r2, #0
 800419e:	e7d2      	b.n	8004146 <_free_r+0x8e>
 80041a0:	2201      	movs	r2, #1
 80041a2:	e7d0      	b.n	8004146 <_free_r+0x8e>
 80041a4:	68fe      	ldr	r6, [r7, #12]
 80041a6:	60ce      	str	r6, [r1, #12]
 80041a8:	60b1      	str	r1, [r6, #8]
 80041aa:	e7db      	b.n	8004164 <_free_r+0xac>
 80041ac:	0a42      	lsrs	r2, r0, #9
 80041ae:	2a04      	cmp	r2, #4
 80041b0:	d813      	bhi.n	80041da <_free_r+0x122>
 80041b2:	0982      	lsrs	r2, r0, #6
 80041b4:	3238      	adds	r2, #56	; 0x38
 80041b6:	1c51      	adds	r1, r2, #1
 80041b8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80041bc:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80041c0:	428e      	cmp	r6, r1
 80041c2:	d124      	bne.n	800420e <_free_r+0x156>
 80041c4:	2001      	movs	r0, #1
 80041c6:	1092      	asrs	r2, r2, #2
 80041c8:	fa00 f202 	lsl.w	r2, r0, r2
 80041cc:	6868      	ldr	r0, [r5, #4]
 80041ce:	4302      	orrs	r2, r0
 80041d0:	606a      	str	r2, [r5, #4]
 80041d2:	60de      	str	r6, [r3, #12]
 80041d4:	6099      	str	r1, [r3, #8]
 80041d6:	60b3      	str	r3, [r6, #8]
 80041d8:	e7de      	b.n	8004198 <_free_r+0xe0>
 80041da:	2a14      	cmp	r2, #20
 80041dc:	d801      	bhi.n	80041e2 <_free_r+0x12a>
 80041de:	325b      	adds	r2, #91	; 0x5b
 80041e0:	e7e9      	b.n	80041b6 <_free_r+0xfe>
 80041e2:	2a54      	cmp	r2, #84	; 0x54
 80041e4:	d802      	bhi.n	80041ec <_free_r+0x134>
 80041e6:	0b02      	lsrs	r2, r0, #12
 80041e8:	326e      	adds	r2, #110	; 0x6e
 80041ea:	e7e4      	b.n	80041b6 <_free_r+0xfe>
 80041ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80041f0:	d802      	bhi.n	80041f8 <_free_r+0x140>
 80041f2:	0bc2      	lsrs	r2, r0, #15
 80041f4:	3277      	adds	r2, #119	; 0x77
 80041f6:	e7de      	b.n	80041b6 <_free_r+0xfe>
 80041f8:	f240 5154 	movw	r1, #1364	; 0x554
 80041fc:	428a      	cmp	r2, r1
 80041fe:	bf9a      	itte	ls
 8004200:	0c82      	lsrls	r2, r0, #18
 8004202:	327c      	addls	r2, #124	; 0x7c
 8004204:	227e      	movhi	r2, #126	; 0x7e
 8004206:	e7d6      	b.n	80041b6 <_free_r+0xfe>
 8004208:	6889      	ldr	r1, [r1, #8]
 800420a:	428e      	cmp	r6, r1
 800420c:	d004      	beq.n	8004218 <_free_r+0x160>
 800420e:	684a      	ldr	r2, [r1, #4]
 8004210:	f022 0203 	bic.w	r2, r2, #3
 8004214:	4290      	cmp	r0, r2
 8004216:	d3f7      	bcc.n	8004208 <_free_r+0x150>
 8004218:	68ce      	ldr	r6, [r1, #12]
 800421a:	e7da      	b.n	80041d2 <_free_r+0x11a>
 800421c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004220:	20000014 	.word	0x20000014
 8004224:	20000420 	.word	0x20000420
 8004228:	20000564 	.word	0x20000564
 800422c:	2000001c 	.word	0x2000001c

08004230 <__retarget_lock_acquire_recursive>:
 8004230:	4770      	bx	lr

08004232 <__retarget_lock_release_recursive>:
 8004232:	4770      	bx	lr

08004234 <_sbrk>:
 8004234:	4b04      	ldr	r3, [pc, #16]	; (8004248 <_sbrk+0x14>)
 8004236:	4602      	mov	r2, r0
 8004238:	6819      	ldr	r1, [r3, #0]
 800423a:	b909      	cbnz	r1, 8004240 <_sbrk+0xc>
 800423c:	4903      	ldr	r1, [pc, #12]	; (800424c <_sbrk+0x18>)
 800423e:	6019      	str	r1, [r3, #0]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	4402      	add	r2, r0
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	4770      	bx	lr
 8004248:	20000568 	.word	0x20000568
 800424c:	2000057c 	.word	0x2000057c

08004250 <_init>:
 8004250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004252:	bf00      	nop
 8004254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004256:	bc08      	pop	{r3}
 8004258:	469e      	mov	lr, r3
 800425a:	4770      	bx	lr

0800425c <_fini>:
 800425c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800425e:	bf00      	nop
 8004260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004262:	bc08      	pop	{r3}
 8004264:	469e      	mov	lr, r3
 8004266:	4770      	bx	lr
