arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_io	num_LAB	num_MLAB	num_DSP	num_M20K	num_PLL	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	avg_routed_wirelength	routed_wiresegment	avg_routed_wiresegment	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	total_internal_heap_pushes	total_internal_heap_pops	total_external_heap_pushes	total_external_heap_pops	total_external_SOURCE_pushes	total_external_SOURCE_pops	total_internal_SOURCE_pushes	total_internal_SOURCE_pops	total_external_SINK_pushes	total_external_SINK_pops	total_internal_SINK_pushes	total_internal_SINK_pops	total_external_IPIN_pushes	total_external_IPIN_pops	total_internal_IPIN_pushes	total_internal_IPIN_pops	total_external_OPIN_pushes	total_external_OPIN_pops	total_internal_OPIN_pushes	total_internal_OPIN_pops	total_external_CHANX_pushes	total_external_CHANX_pops	total_internal_CHANX_pushes	total_internal_CHANX_pops	total_external_CHANY_pushes	total_external_CHANY_pops	total_internal_CHANY_pushes	total_internal_CHANY_pops	rt_node_SOURCE_pushes	rt_node_SINK_pushes	rt_node_IPIN_pushes	rt_node_OPIN_pushes	rt_node_CHANX_pushes	rt_node_CHANY_pushes	rt_node_SOURCE_high_fanout_pushes	rt_node_SINK_high_fanout_pushes	rt_node_IPIN_high_fanout_pushes	rt_node_OPIN_high_fanout_pushes	rt_node_CHANX_high_fanout_pushes	rt_node_CHANY_high_fanout_pushes	rt_node_SOURCE_entire_tree_pushes	rt_node_SINK_entire_tree_pushes	rt_node_IPIN_entire_tree_pushes	rt_node_OPIN_entire_tree_pushes	rt_node_CHANX_entire_tree_pushes	rt_node_CHANY_entire_tree_pushes	adding_all_rt	adding_high_fanout_rt	total_number_of_adding_all_rt_from_calling_high_fanout_rt	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	collapsed_nodes	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	create_intra_cluster_rr_graph_time	adding_internal_edges	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	tile_lookahead_computation_time	router_lookahead_computation_time	
stratix10_arch.timing.xml	murax_stratix10_arch_timing.blif	common	14.28	vpr	381.81 MiB		35	77	0	0	8	0	success	v8.0.0-8489-gee0c51efe-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-08-29T18:42:21	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	390972	18	17	2338	2195	1	2050	120	17	13	221	io_cell	auto	343.5 MiB	6.13	12278	381.8 MiB	0.59	0.01	3.37	-2592.48	-2.37	3.37	0.09	0.00407343	0.00272189	0.182811	0.113433	13735	6.70982	4072	1.98925	8062	18942	11712783	1396250	0	0	11712783	1396250	18942	17141	0	0	92985	86075	0	0	127614	107128	0	0	661766	495171	0	0	5901356	504481	0	0	4910120	186254	0	0	18942	0	0	21692	34855	39608	0	0	0	0	0	0	18942	0	0	21692	34855	39608	231745	0	0	0	0	3.37726e+06	15281.7	20	52540	541133	-1	3.275	3.275	-3107.18	-2.275	0	0	0.89	-1	-1	381.8 MiB	1.66	0.352687	0.24384	381.8 MiB	-1	1.39	
