Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 22:04:24 2021
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_ram'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of axi_ram (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'axi_ram'. No COE file loaded
. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name axi_ram
set_property -dict "\
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {32} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {32} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {1} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {1} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {1} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {1} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {4} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {1} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Byte_Size {8} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../../../../soft/func/obj/inst_ram.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {axi_ram} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Use_ENB_Pin} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Interface_Type {AXI4} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Operating_Mode_B {READ_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {50} \
  CONFIG.Port_B_Clock {100} \
  CONFIG.Port_B_Enable_Rate {100} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Read_Width_B {32} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {ASYNC} \
  CONFIG.Use_AXI_ID {true} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {262144} \
  CONFIG.Write_Width_A {32} \
  CONFIG.Write_Width_B {32} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips axi_ram]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 21:44:40 2021
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_pll'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of clk_pll (xilinx.com:ip:clk_wiz:6.0 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'clk_pll'.


-Upgrade has renamed interface 'CLOCK_CLK_IN1' as 'clock_CLK_IN1' (xilinx.com:signal:clock:1.0)

-Upgraded interface 'clock_CLK_IN1' (xilinx.com:signal:clock:1.0) differs from original interface ':::'

-Upgrade has renamed interface 'CLOCK_CLK_OUT1' as 'clock_CLK_OUT1' (xilinx.com:signal:clock:1.0)

-Upgraded interface 'clock_CLK_OUT1' (xilinx.com:signal:clock:1.0) differs from original interface ':::'

-Upgrade has renamed interface 'CLOCK_CLK_OUT2' as 'clock_CLK_OUT2' (xilinx.com:signal:clock:1.0)

-Upgraded interface 'clock_CLK_OUT2' (xilinx.com:signal:clock:1.0) differs from original interface ':::'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'clk_pll'. These changes may impact your design.


-Upgrade has added port 'clk_in1'

-Upgrade has added port 'cpu_clk'

-Upgrade has added port 'sys_clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 21:44:05 2021
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_crossbar_1x2'

1. Summary
----------

SUCCESS in the conversion of axi_crossbar_1x2 (xilinx.com:ip:axi_crossbar:2.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 21:43:02 2021
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k325tffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_clock_converter'

1. Summary
----------

SUCCESS in the conversion of axi_clock_converter (xilinx.com:ip:axi_clock_converter:2.1 (Rev. 19)) to Vivado generation flows.

