Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 11 23:34:07 2025
| Host         : arch running 64-bit unknown
| Command      : report_control_sets -verbose -file MATRIX_VECTOR_control_sets_placed.rpt
| Design       : MATRIX_VECTOR
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           28 |
| Yes          | No                    | No                     |             167 |           92 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             224 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                          Enable Signal                         |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/vector_done_i_1_n_0                      | matrix_vector_reset_IBUF                              |                1 |              1 |         1.00 |
|  matrix_vector_clock_IBUF_BUFG | cell_1/multiplier/b_btint_b_next                               |                                                       |                3 |              7 |         2.33 |
|  matrix_vector_clock_IBUF_BUFG | cell_0/multiplier/b_btint_b_next                               |                                                       |                4 |              7 |         1.75 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/result_btint_b_next[11]                  | matrix_vector_reset_IBUF                              |                5 |              7 |         1.40 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/result_btint_b_next[7]                   | matrix_vector_reset_IBUF                              |                2 |              7 |         3.50 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/result_btint_b_next[3]                   | matrix_vector_reset_IBUF                              |                3 |              7 |         2.33 |
|  matrix_vector_clock_IBUF_BUFG | cell_2/multiplier/b_btint_b_next                               |                                                       |                3 |              7 |         2.33 |
|  matrix_vector_clock_IBUF_BUFG |                                                                | matrix_vector_reset_IBUF                              |                3 |              9 |         3.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                                | cell_2/multiplier/shift_register_reset                |                5 |             12 |         2.40 |
|  matrix_vector_clock_IBUF_BUFG |                                                                | cell_1/multiplier/shift_register_reset                |                4 |             12 |         3.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                                | cell_0/multiplier/shift_register_reset                |                5 |             12 |         2.40 |
|  matrix_vector_clock_IBUF_BUFG | cell_2/multiplier/b_btint_a_next0_carry__2_n_0                 | cell_2/multiplier/shift_register_reset_i_1__1_n_0     |                3 |             13 |         4.33 |
|  matrix_vector_clock_IBUF_BUFG | cell_0/multiplier/b_btint_a_next0_carry__2_n_0                 | cell_0/multiplier/shift_register_reset_i_1_n_0        |                5 |             13 |         2.60 |
|  matrix_vector_clock_IBUF_BUFG | cell_1/multiplier/b_btint_a_next0_carry__2_n_0                 | cell_1/multiplier/shift_register_reset_i_1__0_n_0     |                5 |             13 |         2.60 |
|  matrix_vector_clock_IBUF_BUFG | cell_2/multiplier/shift_register_reset_i_1__1_n_0              |                                                       |               10 |             16 |         1.60 |
|  matrix_vector_clock_IBUF_BUFG | cell_0/multiplier/shift_register_reset_i_1_n_0                 |                                                       |                8 |             16 |         2.00 |
|  matrix_vector_clock_IBUF_BUFG | cell_1/multiplier/shift_register_reset_i_1__0_n_0              |                                                       |               11 |             16 |         1.45 |
|  matrix_vector_clock_IBUF_BUFG |                                                                | matrix_vector_control/matrix_vector_control_reset_out |               11 |             23 |         2.09 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/matrix_vector_control_reset_out          |                                                       |               16 |             24 |         1.50 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/matrix_vector_control_b_in_overflow_next | matrix_vector_reset_IBUF                              |               30 |             53 |         1.77 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/E[0]                                     |                                                       |               37 |             74 |         2.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                                |                                                       |               39 |            104 |         2.67 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/index[95]_i_1_n_0                        | matrix_vector_reset_IBUF                              |               34 |            110 |         3.24 |
+--------------------------------+----------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


