#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul 25 19:40:03 2021
# Process ID: 3284
# Current directory: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado
# Command line: vivado
# Log file: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado/vivado.log
# Journal file: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 7380.090 ; gain = 55.086 ; free physical = 11149 ; free virtual = 15433
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv] -no_script -reset -force -quiet
remove_files  /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv] -no_script -reset -force -quiet
remove_files  /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv}
add_files -norecurse -scan_for_includes /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_definitions.vh
add_files -norecurse -scan_for_includes /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_definitions.vh] -no_script -reset -force -quiet
remove_files  /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_definitions.vh
add_files -norecurse -scan_for_includes /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_definitions.vh
import_files -norecurse /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_definitions.vh
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property include_dirs /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl [current_fileset]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'add_files' was cancelled
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv}
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv] -no_script -reset -force -quiet
remove_files  /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
ERROR: [VRFC 10-1280] procedural assignment to a non-register EX_exception_o is not permitted, left-hand side should be reg/integer/time/genvar [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register EX_exception_o is not permitted, left-hand side should be reg/integer/time/genvar [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v:122]
ERROR: [VRFC 10-2865] module 'toast_EX_stage' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
WARNING: [VRFC 10-3594] non-net port 'ID_alu_source_sel_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:35]
WARNING: [VRFC 10-3594] non-net port 'ID_rs1_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:36]
WARNING: [VRFC 10-3594] non-net port 'ID_rs2_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:37]
WARNING: [VRFC 10-3594] non-net port 'ID_rd_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:38]
WARNING: [VRFC 10-3594] non-net port 'EX_rd_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:39]
WARNING: [VRFC 10-3594] non-net port 'EX_rs2_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:40]
WARNING: [VRFC 10-3594] non-net port 'MEM_rd_addr_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:41]
WARNING: [VRFC 10-3594] non-net port 'EX_rd_wr_en_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:42]
WARNING: [VRFC 10-3594] non-net port 'MEM_rd_wr_en_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IF_ID_flush_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:191]
ERROR: [VRFC 10-2865] module 'toast_control' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IF_ID_flush_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:191]
ERROR: [VRFC 10-2865] module 'toast_control' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
ERROR: [VRFC 10-3161] cannot assign to memory 'regfile_data' directly [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v:103]
ERROR: [VRFC 10-3155] cannot access memory 'regfile_data' directly [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v:103]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v:103]
ERROR: [VRFC 10-2865] module 'toast_regfile' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
WARNING: [VRFC 10-3594] non-net port 'clk_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'resetn_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
WARNING: [VRFC 10-3594] non-net port 'resetn_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_byte_en_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:43]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:44]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_data_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:45]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
WARNING: [VRFC 10-3594] non-net port 'DMEM_rd_data_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rst_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:47]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'IMEM_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
WARNING: [VRFC 10-3594] non-net port 'IMEM_data_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'IMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:51]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'exception_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'resetn_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rd_data_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_data_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:173]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'exception_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:301]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:304]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_byte_en_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:305]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:306]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rst_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:307]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_byte_en_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:43]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:44]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_data_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:45]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rst_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:47]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'IMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:51]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'exception_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:54]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:173]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'exception_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:301]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:304]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_byte_en_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:305]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:306]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rst_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:307]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rst_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:47]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:173]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'exception_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:301]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:304]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_byte_en_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:305]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:306]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rst_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:307]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'clk_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
WARNING: [VRFC 10-3594] non-net port 'clk_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'resetn_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
WARNING: [VRFC 10-3594] non-net port 'resetn_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_byte_en_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:43]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:44]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_wr_data_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:45]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
WARNING: [VRFC 10-3594] non-net port 'DMEM_rd_data_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'DMEM_rst_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:47]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'IMEM_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
WARNING: [VRFC 10-3594] non-net port 'IMEM_data_i' cannot be of mode input [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'IMEM_addr_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:51]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'exception_o' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:54]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'resetn_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rd_data_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_data_i' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:173]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'exception_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:301]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_addr_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:304]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_byte_en_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:305]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_wr_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:306]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DMEM_rst_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v:307]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rd_addr' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:125]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rs1_addr' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:126]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rs2_addr' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:127]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'imm1' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:128]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'imm2' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:129]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'alu_source_sel' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:130]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'alu_ctrl' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:131]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'branch_op' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:132]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'branch_flag' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:133]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mem_wr_en' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:134]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mem_rd_en' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:135]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rd_wr_en' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:136]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memtoreg' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:137]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'jump_en' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:138]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mem_op' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:139]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'exception' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:140]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_rs1_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:148]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_rs2_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:149]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_pc_dest_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:158]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
ERROR: [VRFC 10-1280] procedural assignment to a non-register branch_regdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:174]
ERROR: [VRFC 10-1280] procedural assignment to a non-register branch_regdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:176]
ERROR: [VRFC 10-2865] module 'toast_ID_stage' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_rs1_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:148]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_rs2_data_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:149]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ID_pc_dest_o' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v:158]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'alu_result' is not permitted [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/riscvTests_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/riscvTests_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 25 20:18:42 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 25 20:18:42 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8421.551 ; gain = 0.000 ; free physical = 10966 ; free virtual = 15398
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscvTests_tb_behav -key {Behavioral:sim_1:Functional:riscvTests_tb} -tclbatch {riscvTests_tb.tcl} -view {/home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_Jump was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_PC_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_Instruction was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Immediate was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/RV32I_REGFILE/Regfile_data was not found in the design.
WARNING: Simulation object /riscvTests_tb/DMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/PROGMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/IMEM was not found in the design.
source riscvTests_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscvTests_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8421.551 ; gain = 0.000 ; free physical = 10931 ; free virtual = 15373
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8482.352 ; gain = 0.000 ; free physical = 10944 ; free virtual = 15383
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TEST PASSED!!!!!!
$finish called at time : 11570 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 120
# close_vcd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 25 20:19:12 2021...
