Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Thu Dec 14 17:23:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/top.vhd
	Info (12022): Found design unit 1: top-test
	Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/testbench.vhd
	Info (12022): Found design unit 1: testbench-test
	Info (12023): Found entity 1: testbench
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/imem.vhd
	Info (12022): Found design unit 1: imem-behave
	Info (12023): Found entity 1: imem
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/dmem.vhd
	Info (12022): Found design unit 1: dmem-behave
	Info (12023): Found entity 1: dmem
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/riscvsingle.vhd
	Info (12022): Found design unit 1: riscvsingle-struct
	Info (12023): Found entity 1: riscvsingle
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/controller.vhd
	Info (12022): Found design unit 1: controller-struct
	Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/aludec.vhd
	Info (12022): Found design unit 1: aludec-behave
	Info (12023): Found entity 1: aludec
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/maindec.vhd
	Info (12022): Found design unit 1: maindec-behave
	Info (12023): Found entity 1: maindec
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/datapath.vhd
	Info (12022): Found design unit 1: datapath-struct
	Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/adder.vhd
	Info (12022): Found design unit 1: adder-behave
	Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/regfile.vhd
	Info (12022): Found design unit 1: regfile-behave
	Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/alu.vhd
	Info (12022): Found design unit 1: alu-synth
	Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 0 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/riscv_pkg.vhd
	Info (12022): Found design unit 1: riscv_pkg
	Info (12022): Found design unit 2: riscv_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/mux3.vhd
	Info (12022): Found design unit 1: mux3-behave
	Info (12023): Found entity 1: mux3
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/mux2.vhd
	Info (12022): Found design unit 1: mux2-behave
	Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/flopr.vhd
	Info (12022): Found design unit 1: flopr-asynchronous
	Info (12023): Found entity 1: flopr
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/flopenr.vhd
	Info (12022): Found design unit 1: flopenr-asynchronous
	Info (12023): Found entity 1: flopenr
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/extend.vhd
	Info (12022): Found design unit 1: extend-behave
	Info (12023): Found entity 1: extend
Info (12127): Elaborating entity "extend" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 27 input pins
	Info (21059): Implemented 32 output pins
	Info (21061): Implemented 15 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4806 megabytes
	Info: Processing ended: Thu Dec 14 17:23:20 2023
	Info: Elapsed time: 00:00:09
	Info: Total CPU time (on all processors): 00:00:19
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Thu Dec 14 17:23:21 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off riscvsingle -c riscvsingle
Info: qfit2_default_script.tcl version: #1
Info: Project  = riscvsingle
Info: Revision = riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "riscvsingle"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device 10M08DAF484I7G is compatible
	Info (176445): Device 10M08DAF484I7P is compatible
	Info (176445): Device 10M16DAF484A7G is compatible
	Info (176445): Device 10M16DAF484C7G is compatible
	Info (176445): Device 10M16DAF484I7G is compatible
	Info (176445): Device 10M16DAF484I7P is compatible
	Info (176445): Device 10M25DAF484A7G is compatible
	Info (176445): Device 10M25DAF484C7G is compatible
	Info (176445): Device 10M25DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7P is compatible
	Info (176445): Device 10M40DAF484C7G is compatible
	Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
	Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
	Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
	Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
	Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
	Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
	Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
	Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscvsingle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 59 (unused VREF, 2.5V VCCIO, 27 input, 32 output, 0 bidirectional)
		Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
		Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
		Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
		Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
		Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
		Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
		Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
	Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/colombari/Projeto2023/quartus/output_files/riscvsingle.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
	Info: Peak virtual memory: 5635 megabytes
	Info: Processing ended: Thu Dec 14 17:23:29 2023
	Info: Elapsed time: 00:00:08
	Info: Total CPU time (on all processors): 00:00:10
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Thu Dec 14 17:23:30 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off riscvsingle -c riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4726 megabytes
	Info: Processing ended: Thu Dec 14 17:23:33 2023
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Thu Dec 14 17:23:34 2023
Info: Command: quartus_sta riscvsingle -c riscvsingle
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscvsingle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1200mV 0C Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 4830 megabytes
	Info: Processing ended: Thu Dec 14 17:23:37 2023
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:02
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 13 warnings
