Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:07:32 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.717        0.000                      0                 7721        0.041        0.000                      0                 7721        3.225        0.000                       0                  3687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.717        0.000                      0                 7721        0.041        0.000                      0                 7721        3.225        0.000                       0                  3687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.041ns (19.776%)  route 4.223ns (80.224%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.414     3.403    A0_0/out[0]_i_5_0
    SLICE_X29Y87         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     3.516 r  A0_0/out[8]_i_29/O
                         net (fo=1, routed)           0.023     3.539    A0_0/out[8]_i_29_n_0
    SLICE_X29Y87         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.628 r  A0_0/out_reg[8]_i_13/O
                         net (fo=1, routed)           0.313     3.941    A0_0/out_reg[8]_i_13_n_0
    SLICE_X29Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.041 r  A0_0/out[8]_i_5/O
                         net (fo=1, routed)           0.017     4.058    A0_0/out[8]_i_5_n_0
    SLICE_X29Y91         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.080     4.138 r  A0_0/out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     4.138    A0_0/out_reg[8]_i_2_n_0
    SLICE_X29Y91         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.035     4.173 r  A0_0/out_reg[8]_i_1/O
                         net (fo=3, routed)           1.126     5.299    A_sh_read0_0/A0_0_read_data[8]
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y34         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.043ns (20.479%)  route 4.050ns (79.521%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.405     3.394    A0_0/out[0]_i_5_0
    SLICE_X31Y94         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     3.507 r  A0_0/out[9]_i_29/O
                         net (fo=1, routed)           0.023     3.530    A0_0/out[9]_i_29_n_0
    SLICE_X31Y94         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.619 r  A0_0/out_reg[9]_i_13/O
                         net (fo=1, routed)           0.286     3.905    A0_0/out_reg[9]_i_13_n_0
    SLICE_X31Y89         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.003 r  A0_0/out[9]_i_5/O
                         net (fo=1, routed)           0.023     4.026    A0_0/out[9]_i_5_n_0
    SLICE_X31Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.108 r  A0_0/out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     4.108    A0_0/out_reg[9]_i_2_n_0
    SLICE_X31Y89         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.145 r  A0_0/out_reg[9]_i_1/O
                         net (fo=3, routed)           0.983     5.128    A_sh_read0_0/A0_0_read_data[9]
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y34         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.032ns (20.562%)  route 3.987ns (79.438%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.368     1.841    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.990 r  fsm/out[17]_i_24/O
                         net (fo=108, routed)         1.328     3.318    A0_0/out[0]_i_4_0
    SLICE_X16Y89         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.380 r  A0_0/out[11]_i_24/O
                         net (fo=1, routed)           0.027     3.407    A0_0/out[11]_i_24_n_0
    SLICE_X16Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.497 r  A0_0/out_reg[11]_i_9/O
                         net (fo=1, routed)           0.322     3.819    A0_0/out_reg[11]_i_9_n_0
    SLICE_X18Y88         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     3.966 r  A0_0/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.976    A0_0/out[11]_i_4_n_0
    SLICE_X18Y88         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.051 r  A0_0/out_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.051    A0_0/out_reg[11]_i_2_n_0
    SLICE_X18Y88         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.085 r  A0_0/out_reg[11]_i_1/O
                         net (fo=3, routed)           0.969     5.054    A_sh_read0_0/A0_0_read_data[11]
    SLICE_X26Y36         FDRE                                         r  A_sh_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y36         FDRE                                         r  A_sh_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y36         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.043ns (20.785%)  route 3.975ns (79.215%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.405     3.394    A0_0/out[0]_i_5_0
    SLICE_X31Y94         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     3.507 r  A0_0/out[9]_i_29/O
                         net (fo=1, routed)           0.023     3.530    A0_0/out[9]_i_29_n_0
    SLICE_X31Y94         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.619 r  A0_0/out_reg[9]_i_13/O
                         net (fo=1, routed)           0.286     3.905    A0_0/out_reg[9]_i_13_n_0
    SLICE_X31Y89         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.003 r  A0_0/out[9]_i_5/O
                         net (fo=1, routed)           0.023     4.026    A0_0/out[9]_i_5_n_0
    SLICE_X31Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.108 r  A0_0/out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     4.108    A0_0/out_reg[9]_i_2_n_0
    SLICE_X31Y89         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.145 r  A0_0/out_reg[9]_i_1/O
                         net (fo=3, routed)           0.908     5.053    A_read0_0/A0_0_read_data[9]
    SLICE_X28Y38         FDRE                                         r  A_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y38         FDRE                                         r  A_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y38         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.933ns (18.626%)  route 4.076ns (81.374%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.372     3.361    A0_0/out[0]_i_5_0
    SLICE_X31Y84         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.399 r  A0_0/out[6]_i_28/O
                         net (fo=1, routed)           0.027     3.426    A0_0/out[6]_i_28_n_0
    SLICE_X31Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.516 r  A0_0/out_reg[6]_i_13/O
                         net (fo=1, routed)           0.321     3.837    A0_0/out_reg[6]_i_13_n_0
    SLICE_X29Y83         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.899 r  A0_0/out[6]_i_5/O
                         net (fo=1, routed)           0.023     3.922    A0_0/out[6]_i_5_n_0
    SLICE_X29Y83         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.004 r  A0_0/out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     4.004    A0_0/out_reg[6]_i_2_n_0
    SLICE_X29Y83         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.041 r  A0_0/out_reg[6]_i_1/O
                         net (fo=3, routed)           1.003     5.044    A_sh_read0_0/A0_0_read_data[6]
    SLICE_X25Y31         FDRE                                         r  A_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y31         FDRE                                         r  A_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y31         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.041ns (20.778%)  route 3.969ns (79.222%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.414     3.403    A0_0/out[0]_i_5_0
    SLICE_X29Y87         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     3.516 r  A0_0/out[8]_i_29/O
                         net (fo=1, routed)           0.023     3.539    A0_0/out[8]_i_29_n_0
    SLICE_X29Y87         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.628 r  A0_0/out_reg[8]_i_13/O
                         net (fo=1, routed)           0.313     3.941    A0_0/out_reg[8]_i_13_n_0
    SLICE_X29Y91         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.041 r  A0_0/out[8]_i_5/O
                         net (fo=1, routed)           0.017     4.058    A0_0/out[8]_i_5_n_0
    SLICE_X29Y91         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.080     4.138 r  A0_0/out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     4.138    A0_0/out_reg[8]_i_2_n_0
    SLICE_X29Y91         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.035     4.173 r  A0_0/out_reg[8]_i_1/O
                         net (fo=3, routed)           0.872     5.045    A_read0_0/A0_0_read_data[8]
    SLICE_X28Y36         FDRE                                         r  A_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y36         FDRE                                         r  A_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y36         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.032ns (21.018%)  route 3.878ns (78.982%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.368     1.841    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.990 r  fsm/out[17]_i_24/O
                         net (fo=108, routed)         1.328     3.318    A0_0/out[0]_i_4_0
    SLICE_X16Y89         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.380 r  A0_0/out[11]_i_24/O
                         net (fo=1, routed)           0.027     3.407    A0_0/out[11]_i_24_n_0
    SLICE_X16Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.497 r  A0_0/out_reg[11]_i_9/O
                         net (fo=1, routed)           0.322     3.819    A0_0/out_reg[11]_i_9_n_0
    SLICE_X18Y88         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     3.966 r  A0_0/out[11]_i_4/O
                         net (fo=1, routed)           0.010     3.976    A0_0/out[11]_i_4_n_0
    SLICE_X18Y88         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.051 r  A0_0/out_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.051    A0_0/out_reg[11]_i_2_n_0
    SLICE_X18Y88         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.085 r  A0_0/out_reg[11]_i_1/O
                         net (fo=3, routed)           0.860     4.945    A_read0_0/A0_0_read_data[11]
    SLICE_X26Y36         FDRE                                         r  A_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X26Y36         FDRE                                         r  A_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y36         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.881ns (18.105%)  route 3.985ns (81.895%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.300     1.773    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     1.837 r  fsm/out[17]_i_42/O
                         net (fo=108, routed)         1.507     3.344    A0_0/out[0]_i_7_0
    SLICE_X28Y91         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     3.461 r  A0_0/out[10]_i_20/O
                         net (fo=1, routed)           0.241     3.702    A0_0/out[10]_i_20_n_0
    SLICE_X25Y91         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.817 r  A0_0/out[10]_i_7/O
                         net (fo=1, routed)           0.011     3.828    A0_0/out[10]_i_7_n_0
    SLICE_X25Y91         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.904 r  A0_0/out_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     3.904    A0_0/out_reg[10]_i_3_n_0
    SLICE_X25Y91         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.938 r  A0_0/out_reg[10]_i_1/O
                         net (fo=3, routed)           0.963     4.901    A_read0_0/A0_0_read_data[10]
    SLICE_X26Y36         FDRE                                         r  A_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X26Y36         FDRE                                         r  A_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y36         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.015ns (20.928%)  route 3.835ns (79.072%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.094     3.083    A0_0/out[0]_i_5_0
    SLICE_X21Y90         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.183 r  A0_0/out[14]_i_30/O
                         net (fo=1, routed)           0.011     3.194    A0_0/out[14]_i_30_n_0
    SLICE_X21Y90         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.277 r  A0_0/out_reg[14]_i_15/O
                         net (fo=1, routed)           0.370     3.647    A0_0/out_reg[14]_i_15_n_0
    SLICE_X22Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.745 r  A0_0/out[14]_i_5/O
                         net (fo=1, routed)           0.011     3.756    A0_0/out[14]_i_5_n_0
    SLICE_X22Y83         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.832 r  A0_0/out_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     3.832    A0_0/out_reg[14]_i_2_n_0
    SLICE_X22Y83         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.866 r  A0_0/out_reg[14]_i_1/O
                         net (fo=3, routed)           1.019     4.885    A_sh_read0_0/A0_0_read_data[14]
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y34         FDRE                                         r  A_sh_read0_0/out_reg[14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y34         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.933ns (19.329%)  route 3.894ns (80.671%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm3/clk
    SLICE_X23Y12         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.186     0.318    fsm3/out_reg_n_0_[0]
    SLICE_X23Y13         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.454 r  fsm3/out[3]_i_7__0/O
                         net (fo=2, routed)           0.259     0.713    fsm3/out_reg[0]_1
    SLICE_X23Y13         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.776 r  fsm3/out[0]_i_2__2/O
                         net (fo=4, routed)           0.229     1.005    fsm2/out_reg[0]_4
    SLICE_X23Y18         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.069 r  fsm2/mem[11][7][31]_i_16/O
                         net (fo=5, routed)           0.289     1.358    i01/mem[11][7][31]_i_3_0
    SLICE_X25Y14         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     1.473 f  i01/mem[11][7][31]_i_14/O
                         net (fo=8, routed)           0.367     1.840    fsm/mem_reg[0][1][0]_1
    SLICE_X22Y17         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.989 r  fsm/out[17]_i_30/O
                         net (fo=108, routed)         1.372     3.361    A0_0/out[0]_i_5_0
    SLICE_X31Y84         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.399 r  A0_0/out[6]_i_28/O
                         net (fo=1, routed)           0.027     3.426    A0_0/out[6]_i_28_n_0
    SLICE_X31Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.516 r  A0_0/out_reg[6]_i_13/O
                         net (fo=1, routed)           0.321     3.837    A0_0/out_reg[6]_i_13_n_0
    SLICE_X29Y83         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.899 r  A0_0/out[6]_i_5/O
                         net (fo=1, routed)           0.023     3.922    A0_0/out[6]_i_5_n_0
    SLICE_X29Y83         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.004 r  A0_0/out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     4.004    A0_0/out_reg[6]_i_2_n_0
    SLICE_X29Y83         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     4.041 r  A0_0/out_reg[6]_i_1/O
                         net (fo=3, routed)           0.821     4.862    A_read0_0/A0_0_read_data[6]
    SLICE_X28Y38         FDRE                                         r  A_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y38         FDRE                                         r  A_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y38         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    j00/clk
    SLICE_X23Y17         FDRE                                         r  j00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j00/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    j00/Q[0]
    SLICE_X23Y17         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.101 r  j00/out[1]_i_1__10/O
                         net (fo=1, routed)           0.006     0.107    j00/j00_in[1]
    SLICE_X23Y17         FDRE                                         r  j00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    j00/clk
    SLICE_X23Y17         FDRE                                         r  j00/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y17         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j00/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X26Y19         FDRE                                         r  bin_read2_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[20]/Q
                         net (fo=1, routed)           0.055     0.107    t_0/out_reg[20]_1
    SLICE_X26Y18         FDRE                                         r  t_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    t_0/clk
    SLICE_X26Y18         FDRE                                         r  t_0/out_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y18         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    t_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X26Y19         FDRE                                         r  bin_read2_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[21]/Q
                         net (fo=1, routed)           0.055     0.107    t_0/out_reg[21]_1
    SLICE_X26Y18         FDRE                                         r  t_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    t_0/clk
    SLICE_X26Y18         FDRE                                         r  t_0/out_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y18         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X23Y18         FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset/par_done_reg_out
    SLICE_X23Y18         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset/out[0]_i_1__23/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg/out_reg[0]_0
    SLICE_X23Y18         FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    par_done_reg/clk
    SLICE_X23Y18         FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    fsm/clk
    SLICE_X21Y16         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm/out_reg[1]/Q
                         net (fo=8, routed)           0.029     0.080    fsm/out_reg_n_0_[1]
    SLICE_X21Y16         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.101 r  fsm/out[0]_i_1__7/O
                         net (fo=1, routed)           0.007     0.108    fsm/fsm_in[0]
    SLICE_X21Y16         FDRE                                         r  fsm/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    fsm/clk
    SLICE_X21Y16         FDRE                                         r  fsm/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y16         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    fsm/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X28Y16         FDRE                                         r  bin_read2_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[5]/Q
                         net (fo=1, routed)           0.061     0.113    t_0/out_reg[5]_1
    SLICE_X28Y16         FDRE                                         r  t_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    t_0/clk
    SLICE_X28Y16         FDRE                                         r  t_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y16         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    t_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    done_reg/clk
    SLICE_X22Y15         FDRE                                         r  done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  done_reg/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.081    fsm0/done_reg_out
    SLICE_X22Y15         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.096 r  fsm0/out[0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.113    done_reg/out_reg[0]_0
    SLICE_X22Y15         FDRE                                         r  done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    done_reg/clk
    SLICE_X22Y15         FDRE                                         r  done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y15         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X23Y52         FDRE                                         r  A_int_read0_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[2]/Q
                         net (fo=96, routed)          0.064     0.116    A0_0/mem_reg[11][7][2]_0
    SLICE_X23Y51         FDRE                                         r  A0_0/mem_reg[0][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    A0_0/clk
    SLICE_X23Y51         FDRE                                         r  A0_0/mem_reg[0][3][2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y51         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[0][3][2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.427%)  route 0.049ns (47.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    cond_stored5/clk
    SLICE_X26Y16         FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored5/out_reg[0]/Q
                         net (fo=7, routed)           0.032     0.083    cond_stored5/cond_stored5_out
    SLICE_X26Y15         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.098 r  cond_stored5/out[0]_i_1__41/O
                         net (fo=1, routed)           0.017     0.115    done_reg5/out_reg[0]_0
    SLICE_X26Y15         FDRE                                         r  done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    done_reg5/clk
    SLICE_X26Y15         FDRE                                         r  done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y15         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 beta_int_read0_0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.062ns (60.194%)  route 0.041ns (39.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    beta_int_read0_0/clk
    SLICE_X26Y14         FDRE                                         r  beta_int_read0_0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  beta_int_read0_0/done_reg/Q
                         net (fo=2, routed)           0.026     0.078    fsm1/beta_int_read0_0_done
    SLICE_X26Y14         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.101 r  fsm1/out[1]_i_1__0/O
                         net (fo=2, routed)           0.015     0.116    fsm1/fsm1_in[1]
    SLICE_X26Y14         FDRE                                         r  fsm1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    fsm1/clk
    SLICE_X26Y14         FDRE                                         r  fsm1/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y14         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    fsm1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y9   mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y11  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y18  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y15   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y33   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y88   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y15   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y15   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y33   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y88   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y88   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y39   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y39   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y59   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y15   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y15   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y33   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y33   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y88   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y88   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y85   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y85   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y39   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y39   A0_0/mem_reg[0][0][12]/C



