RISCV SB+fence.rw.rw+wsi-rfi-ctrl
"Fence.rw.rwdWR Fre Wsi Rfi DpCtrldR Fre"
Cycle=Rfi DpCtrldR Fre Fence.rw.rwdWR Fre Wsi
Relax=[Wsi,Rfi]
Safe=Fre Fence.rw.rwdWR DpCtrldR
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=Fence.rw.rwdWR Fre Wsi Rfi DpCtrldR Fre
{
0:x5=1; 0:x6=x; 0:x8=y;
1:x5=1; 1:x6=y; 1:x7=2; 1:x10=x;
}
 P0          | P1             ;
 sw x5,0(x6) | sw x5,0(x6)    ;
 fence rw,rw | sw x7,0(x6)    ;
 lw x7,0(x8) | lw x8,0(x6)    ;
             | bne x8,x0,LC00 ;
             | LC00:          ;
             | lw x9,0(x10)   ;
exists
(y=2 /\ 0:x7=0 /\ 1:x8=2 /\ 1:x9=0)
