/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P0 */
.set P0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P0__0__MASK, 0x01
.set P0__0__PC, CYREG_PRT0_PC0
.set P0__0__PORT, 0
.set P0__0__SHIFT, 0
.set P0__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set P0__1__MASK, 0x02
.set P0__1__PC, CYREG_PRT0_PC1
.set P0__1__PORT, 0
.set P0__1__SHIFT, 1
.set P0__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set P0__2__MASK, 0x04
.set P0__2__PC, CYREG_PRT0_PC2
.set P0__2__PORT, 0
.set P0__2__SHIFT, 2
.set P0__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set P0__3__MASK, 0x08
.set P0__3__PC, CYREG_PRT0_PC3
.set P0__3__PORT, 0
.set P0__3__SHIFT, 3
.set P0__AG, CYREG_PRT0_AG
.set P0__AMUX, CYREG_PRT0_AMUX
.set P0__BIE, CYREG_PRT0_BIE
.set P0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__BYP, CYREG_PRT0_BYP
.set P0__CTL, CYREG_PRT0_CTL
.set P0__DM0, CYREG_PRT0_DM0
.set P0__DM1, CYREG_PRT0_DM1
.set P0__DM2, CYREG_PRT0_DM2
.set P0__DR, CYREG_PRT0_DR
.set P0__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__MASK, 0x0F
.set P0__PORT, 0
.set P0__PRT, CYREG_PRT0_PRT
.set P0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__PS, CYREG_PRT0_PS
.set P0__SHIFT, 0
.set P0__SLW, CYREG_PRT0_SLW

/* Key */
.set Key__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Key__0__MASK, 0x10
.set Key__0__PC, CYREG_PRT0_PC4
.set Key__0__PORT, 0
.set Key__0__SHIFT, 4
.set Key__1__INTTYPE, CYREG_PICU0_INTTYPE5
.set Key__1__MASK, 0x20
.set Key__1__PC, CYREG_PRT0_PC5
.set Key__1__PORT, 0
.set Key__1__SHIFT, 5
.set Key__2__INTTYPE, CYREG_PICU0_INTTYPE6
.set Key__2__MASK, 0x40
.set Key__2__PC, CYREG_PRT0_PC6
.set Key__2__PORT, 0
.set Key__2__SHIFT, 6
.set Key__3__INTTYPE, CYREG_PICU0_INTTYPE7
.set Key__3__MASK, 0x80
.set Key__3__PC, CYREG_PRT0_PC7
.set Key__3__PORT, 0
.set Key__3__SHIFT, 7
.set Key__AG, CYREG_PRT0_AG
.set Key__AMUX, CYREG_PRT0_AMUX
.set Key__BIE, CYREG_PRT0_BIE
.set Key__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Key__BYP, CYREG_PRT0_BYP
.set Key__CTL, CYREG_PRT0_CTL
.set Key__DM0, CYREG_PRT0_DM0
.set Key__DM1, CYREG_PRT0_DM1
.set Key__DM2, CYREG_PRT0_DM2
.set Key__DR, CYREG_PRT0_DR
.set Key__INP_DIS, CYREG_PRT0_INP_DIS
.set Key__INTSTAT, CYREG_PICU0_INTSTAT
.set Key__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Key__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Key__LCD_EN, CYREG_PRT0_LCD_EN
.set Key__MASK, 0xF0
.set Key__PORT, 0
.set Key__PRT, CYREG_PRT0_PRT
.set Key__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Key__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Key__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Key__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Key__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Key__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Key__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Key__PS, CYREG_PRT0_PS
.set Key__SHIFT, 4
.set Key__SLW, CYREG_PRT0_SLW
.set Key__SNAP, CYREG_PICU0_SNAP

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT12_PC0
.set LCD_LCDPort__0__PORT, 12
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT12_PC1
.set LCD_LCDPort__1__PORT, 12
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT12_PC2
.set LCD_LCDPort__2__PORT, 12
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT12_PC3
.set LCD_LCDPort__3__PORT, 12
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT12_PC4
.set LCD_LCDPort__4__PORT, 12
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT12_PC5
.set LCD_LCDPort__5__PORT, 12
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT12_PC6
.set LCD_LCDPort__6__PORT, 12
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT12_AG
.set LCD_LCDPort__BIE, CYREG_PRT12_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT12_BYP
.set LCD_LCDPort__DM0, CYREG_PRT12_DM0
.set LCD_LCDPort__DM1, CYREG_PRT12_DM1
.set LCD_LCDPort__DM2, CYREG_PRT12_DM2
.set LCD_LCDPort__DR, CYREG_PRT12_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT12_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 12
.set LCD_LCDPort__PRT, CYREG_PRT12_PRT
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT12_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LCD_LCDPort__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LCD_LCDPort__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LCD_LCDPort__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LCD_LCDPort__SLW, CYREG_PRT12_SLW

/* PINT */
.set PINT__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set PINT__0__MASK, 0x02
.set PINT__0__PC, CYREG_PRT2_PC1
.set PINT__0__PORT, 2
.set PINT__0__SHIFT, 1
.set PINT__AG, CYREG_PRT2_AG
.set PINT__AMUX, CYREG_PRT2_AMUX
.set PINT__BIE, CYREG_PRT2_BIE
.set PINT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PINT__BYP, CYREG_PRT2_BYP
.set PINT__CTL, CYREG_PRT2_CTL
.set PINT__DM0, CYREG_PRT2_DM0
.set PINT__DM1, CYREG_PRT2_DM1
.set PINT__DM2, CYREG_PRT2_DM2
.set PINT__DR, CYREG_PRT2_DR
.set PINT__INP_DIS, CYREG_PRT2_INP_DIS
.set PINT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PINT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PINT__LCD_EN, CYREG_PRT2_LCD_EN
.set PINT__MASK, 0x02
.set PINT__PORT, 2
.set PINT__PRT, CYREG_PRT2_PRT
.set PINT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PINT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PINT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PINT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PINT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PINT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PINT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PINT__PS, CYREG_PRT2_PS
.set PINT__SHIFT, 1
.set PINT__SLW, CYREG_PRT2_SLW

/* POUT */
.set POUT__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set POUT__0__MASK, 0x01
.set POUT__0__PC, CYREG_PRT2_PC0
.set POUT__0__PORT, 2
.set POUT__0__SHIFT, 0
.set POUT__AG, CYREG_PRT2_AG
.set POUT__AMUX, CYREG_PRT2_AMUX
.set POUT__BIE, CYREG_PRT2_BIE
.set POUT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set POUT__BYP, CYREG_PRT2_BYP
.set POUT__CTL, CYREG_PRT2_CTL
.set POUT__DM0, CYREG_PRT2_DM0
.set POUT__DM1, CYREG_PRT2_DM1
.set POUT__DM2, CYREG_PRT2_DM2
.set POUT__DR, CYREG_PRT2_DR
.set POUT__INP_DIS, CYREG_PRT2_INP_DIS
.set POUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set POUT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set POUT__LCD_EN, CYREG_PRT2_LCD_EN
.set POUT__MASK, 0x01
.set POUT__PORT, 2
.set POUT__PRT, CYREG_PRT2_PRT
.set POUT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set POUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set POUT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set POUT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set POUT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set POUT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set POUT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set POUT__PS, CYREG_PRT2_PS
.set POUT__SHIFT, 0
.set POUT__SLW, CYREG_PRT2_SLW

/* Llenar */
.set Llenar__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Llenar__0__MASK, 0x10
.set Llenar__0__PC, CYREG_PRT2_PC4
.set Llenar__0__PORT, 2
.set Llenar__0__SHIFT, 4
.set Llenar__AG, CYREG_PRT2_AG
.set Llenar__AMUX, CYREG_PRT2_AMUX
.set Llenar__BIE, CYREG_PRT2_BIE
.set Llenar__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Llenar__BYP, CYREG_PRT2_BYP
.set Llenar__CTL, CYREG_PRT2_CTL
.set Llenar__DM0, CYREG_PRT2_DM0
.set Llenar__DM1, CYREG_PRT2_DM1
.set Llenar__DM2, CYREG_PRT2_DM2
.set Llenar__DR, CYREG_PRT2_DR
.set Llenar__INP_DIS, CYREG_PRT2_INP_DIS
.set Llenar__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Llenar__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Llenar__LCD_EN, CYREG_PRT2_LCD_EN
.set Llenar__MASK, 0x10
.set Llenar__PORT, 2
.set Llenar__PRT, CYREG_PRT2_PRT
.set Llenar__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Llenar__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Llenar__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Llenar__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Llenar__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Llenar__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Llenar__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Llenar__PS, CYREG_PRT2_PS
.set Llenar__SHIFT, 4
.set Llenar__SLW, CYREG_PRT2_SLW

/* Timer2 */
.set Timer2_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer2_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer2_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer2_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer2_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer2_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer2_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer2_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer2_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer2_TimerHW__PM_ACT_MSK, 0x01
.set Timer2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer2_TimerHW__PM_STBY_MSK, 0x01
.set Timer2_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer2_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer2_TimerHW__SR0, CYREG_TMR0_SR0

/* Vaciar */
.set Vaciar__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Vaciar__0__MASK, 0x04
.set Vaciar__0__PC, CYREG_PRT1_PC2
.set Vaciar__0__PORT, 1
.set Vaciar__0__SHIFT, 2
.set Vaciar__AG, CYREG_PRT1_AG
.set Vaciar__AMUX, CYREG_PRT1_AMUX
.set Vaciar__BIE, CYREG_PRT1_BIE
.set Vaciar__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Vaciar__BYP, CYREG_PRT1_BYP
.set Vaciar__CTL, CYREG_PRT1_CTL
.set Vaciar__DM0, CYREG_PRT1_DM0
.set Vaciar__DM1, CYREG_PRT1_DM1
.set Vaciar__DM2, CYREG_PRT1_DM2
.set Vaciar__DR, CYREG_PRT1_DR
.set Vaciar__INP_DIS, CYREG_PRT1_INP_DIS
.set Vaciar__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Vaciar__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Vaciar__LCD_EN, CYREG_PRT1_LCD_EN
.set Vaciar__MASK, 0x04
.set Vaciar__PORT, 1
.set Vaciar__PRT, CYREG_PRT1_PRT
.set Vaciar__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Vaciar__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Vaciar__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Vaciar__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Vaciar__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Vaciar__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Vaciar__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Vaciar__PS, CYREG_PRT1_PS
.set Vaciar__SHIFT, 2
.set Vaciar__SLW, CYREG_PRT1_SLW

/* IRS_key */
.set IRS_key__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IRS_key__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IRS_key__INTC_MASK, 0x10
.set IRS_key__INTC_NUMBER, 4
.set IRS_key__INTC_PRIOR_NUM, 7
.set IRS_key__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set IRS_key__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IRS_key__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_T_1 */
.set ISR_T_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_T_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_T_1__INTC_MASK, 0x01
.set ISR_T_1__INTC_NUMBER, 0
.set ISR_T_1__INTC_PRIOR_NUM, 7
.set ISR_T_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_T_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_T_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_T_2 */
.set ISR_T_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_T_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_T_2__INTC_MASK, 0x02
.set ISR_T_2__INTC_NUMBER, 1
.set ISR_T_2__INTC_PRIOR_NUM, 7
.set ISR_T_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_T_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_T_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timerclock */
.set timerclock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timerclock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timerclock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timerclock__CFG2_SRC_SEL_MASK, 0x07
.set timerclock__INDEX, 0x00
.set timerclock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timerclock__PM_ACT_MSK, 0x01
.set timerclock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timerclock__PM_STBY_MSK, 0x01

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x01
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x02
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x02

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x02
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x02
.set Timer_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_TimerHW__SR0, CYREG_TMR1_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
