Source Block: hdl/projects/ad9625x2_fmc/vc707/system_top.v@247:257@HdlIdDef
  wire              rx_sysref;
  wire              rx_sync_0;
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;
  wire              adc_valid_1;

Diff Content:
+ 252   wire    [ 31:0]   mb_intrs;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@249:259
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;
  wire              adc_valid_1;
  wire              adc_enable_1;
  wire    [255:0]   adc_data_1;

Clone Blocks 2:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@250:260
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;
  wire              adc_valid_1;
  wire              adc_enable_1;
  wire    [255:0]   adc_data_1;


Clone Blocks 3:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@248:258
  wire              rx_sync_0;
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;
  wire              adc_valid_1;
  wire              adc_enable_1;

Clone Blocks 4:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@246:256
  wire              rx_ref_clk_1;
  wire              rx_sysref;
  wire              rx_sync_0;
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;

Clone Blocks 5:
hdl/projects/usdrx1/a5gt/system_top.v@245:255
  wire              spi_clk;
  wire              spi_mosi;
  wire              spi_miso;
  wire              rx_ref_clk;
  wire              rx_sync;
  wire    [127:0]   adc_data_0;
  wire    [127:0]   adc_data_1;
  wire    [127:0]   adc_data_2;
  wire    [127:0]   adc_data_3;
  wire              adc_valid;
  wire    [  7:0]   adc_valid_0;

Clone Blocks 6:
hdl/projects/fmcadc3/zc706/system_top.v@222:232
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire            spi_mosi;
  wire            spi_miso;
  wire            adc_clk;
  wire    [63:0]  adc_data_0;
  wire    [63:0]  adc_data_1;
  wire    [63:0]  adc_data_2;
  wire    [63:0]  adc_data_3;
  wire            adc_enable_0;

Clone Blocks 7:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@251:261
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;
  wire              adc_enable_0;
  wire    [255:0]   adc_data_0;
  wire              adc_valid_1;
  wire              adc_enable_1;
  wire    [255:0]   adc_data_1;

  // interleaving

Clone Blocks 8:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@243:253
  wire    [ 18:0]   gpio_o;
  wire    [ 18:0]   gpio_t;
  wire              rx_ref_clk_0;
  wire              rx_ref_clk_1;
  wire              rx_sysref;
  wire              rx_sync_0;
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;

Clone Blocks 9:
hdl/projects/daq3/zc706/system_top.v@251:261
  wire            spi_mosi;
  wire            spi_miso;
  wire            dac_clk;
  wire   [127:0]  dac_ddata;
  wire            dac_enable_0;
  wire            dac_enable_1;
  wire            dac_valid_0;
  wire            dac_valid_1;
  wire            adc_clk;
  wire    [63:0]  adc_data_0;
  wire    [63:0]  adc_data_1;

Clone Blocks 10:
hdl/projects/daq3/zc706/system_top.v@250:260
  wire    [ 2:0]  spi_csn;
  wire            spi_mosi;
  wire            spi_miso;
  wire            dac_clk;
  wire   [127:0]  dac_ddata;
  wire            dac_enable_0;
  wire            dac_enable_1;
  wire            dac_valid_0;
  wire            dac_valid_1;
  wire            adc_clk;
  wire    [63:0]  adc_data_0;

Clone Blocks 11:
hdl/projects/ad9625x2_fmc/vc707/system_top.v@244:254
  wire    [ 18:0]   gpio_t;
  wire              rx_ref_clk_0;
  wire              rx_ref_clk_1;
  wire              rx_sysref;
  wire              rx_sync_0;
  wire              rx_sync_1;
  wire              spi_clk;
  wire              spi_miso;
  wire              spi_mosi;
  wire              adc_clk;
  wire              adc_valid_0;

