#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x143e133a0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x6000036a8f30_0 .var "CLK", 0 0;
v0x6000036a8fc0_0 .net "MemtoRegOut", 63 0, L_0x6000035ad0e0;  1 drivers
v0x6000036a9050_0 .var "Reset_L", 0 0;
v0x6000036a90e0_0 .net "currentPC", 63 0, v0x6000036a83f0_0;  1 drivers
v0x6000036a9170_0 .var "passed", 7 0;
v0x6000036a9200_0 .var "startPC", 63 0;
v0x6000036a9290_0 .var "watchdog", 15 0;
E_0x6000011a23c0 .event anyedge, v0x6000036a9290_0;
S_0x143e14040 .scope task, "allPassed" "allPassed" 2 27, 2 27 0, S_0x143e133a0;
 .timescale -9 -12;
v0x6000036ad830_0 .var "numTests", 7 0;
v0x6000036ad8c0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x6000036ad8c0_0;
    %load/vec4 v0x6000036ad830_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 31 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Some tests failed: %d of %d passed", v0x6000036ad8c0_0, v0x6000036ad830_0 {0 0 0};
T_0.1 ;
    %end;
S_0x143e154d0 .scope task, "passTest" "passTest" 2 18, 2 18 0, S_0x143e133a0;
 .timescale -9 -12;
v0x6000036ad950_0 .var "actualOut", 63 0;
v0x6000036ad9e0_0 .var "expectedOut", 63 0;
v0x6000036ada70_0 .var "passed", 7 0;
v0x6000036adb00_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x6000036ad950_0;
    %load/vec4 v0x6000036ad9e0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 23 "$display", "%s passed", v0x6000036adb00_0 {0 0 0};
    %load/vec4 v0x6000036ada70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000036ada70_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 24 "$display", "%s failed: 0x%x should be 0x%x", v0x6000036adb00_0, v0x6000036ad950_0, v0x6000036ad9e0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x143e16680 .scope module, "uut" "singlecycle" 2 47, 3 1 0, S_0x143e133a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x6000036afde0_0 .net "CLK", 0 0, v0x6000036a8f30_0;  1 drivers
v0x6000036afe70_0 .net "MemtoRegOut", 63 0, L_0x6000035ad0e0;  alias, 1 drivers
v0x6000036aff00_0 .net "ReadData", 63 0, v0x6000036ae2e0_0;  1 drivers
v0x6000036a8000_0 .net *"_ivl_5", 4 0, L_0x6000035ac820;  1 drivers
v0x6000036a8090_0 .net *"_ivl_7", 4 0, L_0x6000035ac8c0;  1 drivers
v0x6000036a8120_0 .net "aluctrl", 3 0, v0x6000036af690_0;  1 drivers
v0x6000036a81b0_0 .net "aluinputb", 63 0, L_0x6000035acf00;  1 drivers
v0x6000036a8240_0 .net "aluout", 63 0, v0x6000036add40_0;  1 drivers
v0x6000036a82d0_0 .net "alusrc", 0 0, v0x6000036af720_0;  1 drivers
v0x6000036a8360_0 .net "branch", 0 0, v0x6000036af7b0_0;  1 drivers
v0x6000036a83f0_0 .var "currentpc", 63 0;
v0x6000036a8480_0 .net "extimm", 63 0, v0x6000036af4e0_0;  1 drivers
v0x6000036a8510_0 .net "instruction", 31 0, v0x6000036afd50_0;  1 drivers
v0x6000036a85a0_0 .net "mem2reg", 0 0, v0x6000036af840_0;  1 drivers
v0x6000036a8630_0 .net "memread", 0 0, v0x6000036af8d0_0;  1 drivers
v0x6000036a86c0_0 .net "memwrite", 0 0, v0x6000036af960_0;  1 drivers
v0x6000036a8750_0 .net "nextpc", 63 0, v0x6000036ae6d0_0;  1 drivers
v0x6000036a87e0_0 .net "opcode", 10 0, L_0x6000035aca00;  1 drivers
v0x6000036a8870_0 .net "rd", 4 0, L_0x6000035ac6e0;  1 drivers
v0x6000036a8900_0 .net "reg2loc", 0 0, v0x6000036afa80_0;  1 drivers
v0x6000036a8990_0 .net "regoutA", 63 0, L_0x6000035acbe0;  1 drivers
v0x6000036a8a20_0 .net "regoutB", 63 0, L_0x6000035ace60;  1 drivers
v0x6000036a8ab0_0 .net "regwrite", 0 0, v0x6000036afb10_0;  1 drivers
v0x6000036a8b40_0 .net "resetl", 0 0, v0x6000036a9050_0;  1 drivers
v0x6000036a8bd0_0 .net "rm", 4 0, L_0x6000035ac780;  1 drivers
v0x6000036a8c60_0 .net "rn", 4 0, L_0x6000035ac960;  1 drivers
v0x6000036a8cf0_0 .net "signop", 2 0, v0x6000036afba0_0;  1 drivers
v0x6000036a8d80_0 .net "startpc", 63 0, v0x6000036a9200_0;  1 drivers
v0x6000036a8e10_0 .net "uncond_branch", 0 0, v0x6000036afc30_0;  1 drivers
v0x6000036a8ea0_0 .net "zero", 0 0, L_0x6000035acfa0;  1 drivers
L_0x6000035ac6e0 .part v0x6000036afd50_0, 0, 5;
L_0x6000035ac780 .part v0x6000036afd50_0, 5, 5;
L_0x6000035ac820 .part v0x6000036afd50_0, 0, 5;
L_0x6000035ac8c0 .part v0x6000036afd50_0, 16, 5;
L_0x6000035ac960 .functor MUXZ 5, L_0x6000035ac8c0, L_0x6000035ac820, v0x6000036afa80_0, C4<>;
L_0x6000035aca00 .part v0x6000036afd50_0, 21, 11;
L_0x6000035acf00 .functor MUXZ 64, L_0x6000035ace60, v0x6000036af4e0_0, v0x6000036af720_0, C4<>;
L_0x6000035ad040 .part v0x6000036afd50_0, 0, 26;
L_0x6000035ad0e0 .functor MUXZ 64, v0x6000036add40_0, v0x6000036ae2e0_0, v0x6000036af840_0, C4<>;
S_0x143e160c0 .scope module, "ALU" "ALU" 3 113, 4 8 0, S_0x143e16680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x6000036adb90_0 .net "ALUCtrl", 3 0, v0x6000036af690_0;  alias, 1 drivers
v0x6000036adc20_0 .net "BusA", 63 0, L_0x6000035acbe0;  alias, 1 drivers
v0x6000036adcb0_0 .net "BusB", 63 0, L_0x6000035acf00;  alias, 1 drivers
v0x6000036add40_0 .var "BusW", 63 0;
v0x6000036addd0_0 .net "Zero", 0 0, L_0x6000035acfa0;  alias, 1 drivers
L_0x1480881c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036ade60_0 .net/2u *"_ivl_0", 63 0, L_0x1480881c0;  1 drivers
E_0x6000011a2400 .event anyedge, v0x6000036adcb0_0, v0x6000036adc20_0, v0x6000036adb90_0;
L_0x6000035acfa0 .cmp/eq 64, v0x6000036add40_0, L_0x1480881c0;
S_0x143e16230 .scope module, "DataMemory" "DataMemory" 3 125, 5 5 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x6000036ae0a0_0 .net "Address", 63 0, v0x6000036add40_0;  alias, 1 drivers
v0x6000036ae130_0 .net "Clock", 0 0, v0x6000036a8f30_0;  alias, 1 drivers
v0x6000036ae1c0_0 .net "MemoryRead", 0 0, v0x6000036af8d0_0;  alias, 1 drivers
v0x6000036ae250_0 .net "MemoryWrite", 0 0, v0x6000036af960_0;  alias, 1 drivers
v0x6000036ae2e0_0 .var "ReadData", 63 0;
v0x6000036ae370_0 .net "WriteData", 63 0, L_0x6000035ace60;  alias, 1 drivers
v0x6000036ae400 .array "memBank", 0 1023, 7 0;
E_0x6000011a2480 .event posedge, v0x6000036ae130_0;
S_0x143e0a1c0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x143e16230;
 .timescale -9 -12;
v0x6000036adf80_0 .var "addr", 63 0;
v0x6000036ae010_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x6000036adf80_0;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x6000036adf80_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x6000036adf80_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x6000036adf80_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000036adf80_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000036adf80_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000036adf80_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %load/vec4 v0x6000036ae010_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000036adf80_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x6000036ae400, 4, 0;
    %end;
S_0x143e0a330 .scope module, "NextPClogic" "NextPClogic" 3 92, 6 6 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x6000036ae520_0 .net "ALUZero", 0 0, L_0x6000035acfa0;  alias, 1 drivers
v0x6000036ae5b0_0 .net "Branch", 0 0, v0x6000036af7b0_0;  alias, 1 drivers
v0x6000036ae640_0 .net "CurrentPC", 63 0, v0x6000036a83f0_0;  alias, 1 drivers
v0x6000036ae6d0_0 .var "NextPC", 63 0;
v0x6000036ae760_0 .net "SignExtImm64", 63 0, v0x6000036af4e0_0;  alias, 1 drivers
v0x6000036ae7f0_0 .net "Uncondbranch", 0 0, v0x6000036afc30_0;  alias, 1 drivers
v0x6000036ae880_0 .var "tempImm64", 63 0;
E_0x6000011a2500/0 .event anyedge, v0x6000036ae760_0, v0x6000036ae7f0_0, v0x6000036ae5b0_0, v0x6000036addd0_0;
E_0x6000011a2500/1 .event anyedge, v0x6000036ae640_0, v0x6000036ae880_0;
E_0x6000011a2500 .event/or E_0x6000011a2500/0, E_0x6000011a2500/1;
S_0x143e08580 .scope module, "RegisterFile" "RegisterFile" 3 100, 7 1 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x6000036ae910_0 .net "BusA", 63 0, L_0x6000035acbe0;  alias, 1 drivers
v0x6000036ae9a0_0 .net "BusB", 63 0, L_0x6000035ace60;  alias, 1 drivers
v0x6000036aea30_0 .net "BusW", 63 0, L_0x6000035ad0e0;  alias, 1 drivers
v0x6000036aeac0_0 .net "Clk", 0 0, v0x6000036a8f30_0;  alias, 1 drivers
v0x6000036aeb50_0 .net "RA", 4 0, L_0x6000035ac780;  alias, 1 drivers
v0x6000036aebe0_0 .net "RB", 4 0, L_0x6000035ac960;  alias, 1 drivers
v0x6000036aec70_0 .net "RW", 4 0, L_0x6000035ac6e0;  alias, 1 drivers
v0x6000036aed00_0 .net "RegWr", 0 0, v0x6000036afb10_0;  alias, 1 drivers
L_0x148088010 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x6000036aed90_0 .net/2u *"_ivl_0", 4 0, L_0x148088010;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036aee20_0 .net *"_ivl_11", 1 0, L_0x1480880a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x6000036aeeb0_0 .net/2u *"_ivl_14", 4 0, L_0x1480880e8;  1 drivers
v0x6000036aef40_0 .net *"_ivl_16", 0 0, L_0x6000035acc80;  1 drivers
L_0x148088130 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036aefd0_0 .net/2u *"_ivl_18", 63 0, L_0x148088130;  1 drivers
v0x6000036af060_0 .net *"_ivl_2", 0 0, L_0x6000035acaa0;  1 drivers
v0x6000036af0f0_0 .net *"_ivl_20", 63 0, L_0x6000035acd20;  1 drivers
v0x6000036af180_0 .net *"_ivl_22", 6 0, L_0x6000035acdc0;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036af210_0 .net *"_ivl_25", 1 0, L_0x148088178;  1 drivers
L_0x148088058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036af2a0_0 .net/2u *"_ivl_4", 63 0, L_0x148088058;  1 drivers
v0x6000036af330_0 .net *"_ivl_6", 63 0, L_0x6000035ac640;  1 drivers
v0x6000036af3c0_0 .net *"_ivl_8", 6 0, L_0x6000035ac500;  1 drivers
v0x6000036af450 .array "registers", 0 31, 63 0;
E_0x6000011a25c0 .event negedge, v0x6000036ae130_0;
L_0x6000035acaa0 .cmp/eq 5, L_0x6000035ac780, L_0x148088010;
L_0x6000035ac640 .array/port v0x6000036af450, L_0x6000035ac500;
L_0x6000035ac500 .concat [ 5 2 0 0], L_0x6000035ac780, L_0x1480880a0;
L_0x6000035acbe0 .delay 64 (2000,2000,2000) L_0x6000035acbe0/d;
L_0x6000035acbe0/d .functor MUXZ 64, L_0x6000035ac640, L_0x148088058, L_0x6000035acaa0, C4<>;
L_0x6000035acc80 .cmp/eq 5, L_0x6000035ac960, L_0x1480880e8;
L_0x6000035acd20 .array/port v0x6000036af450, L_0x6000035acdc0;
L_0x6000035acdc0 .concat [ 5 2 0 0], L_0x6000035ac960, L_0x148088178;
L_0x6000035ace60 .delay 64 (2000,2000,2000) L_0x6000035ace60/d;
L_0x6000035ace60/d .functor MUXZ 64, L_0x6000035acd20, L_0x148088130, L_0x6000035acc80, C4<>;
S_0x143e086f0 .scope module, "SignExtender" "SignExtender" 3 120, 8 3 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
P_0x143e0a6c0 .param/l "CB" 0 8 15, C4<011>;
P_0x143e0a700 .param/l "MOVZ" 0 8 16, C4<100>;
P_0x143e0a740 .param/l "branch" 0 8 12, C4<000>;
P_0x143e0a780 .param/l "d_type" 0 8 14, C4<010>;
P_0x143e0a7c0 .param/l "i_type" 0 8 13, C4<001>;
v0x6000036af4e0_0 .var "BusImm", 63 0;
v0x6000036af570_0 .net "Ctrl", 2 0, v0x6000036afba0_0;  alias, 1 drivers
v0x6000036af600_0 .net "Imm26", 25 0, L_0x6000035ad040;  1 drivers
E_0x6000011a2780 .event anyedge, v0x6000036af570_0, v0x6000036af600_0;
S_0x143e0a800 .scope module, "control" "control" 3 73, 9 17 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x6000036af690_0 .var "aluop", 3 0;
v0x6000036af720_0 .var "alusrc", 0 0;
v0x6000036af7b0_0 .var "branch", 0 0;
v0x6000036af840_0 .var "mem2reg", 0 0;
v0x6000036af8d0_0 .var "memread", 0 0;
v0x6000036af960_0 .var "memwrite", 0 0;
v0x6000036af9f0_0 .net "opcode", 10 0, L_0x6000035aca00;  alias, 1 drivers
v0x6000036afa80_0 .var "reg2loc", 0 0;
v0x6000036afb10_0 .var "regwrite", 0 0;
v0x6000036afba0_0 .var "signop", 2 0;
v0x6000036afc30_0 .var "uncond_branch", 0 0;
E_0x6000011a27c0 .event anyedge, v0x6000036af9f0_0;
S_0x143e08080 .scope module, "imem" "InstructionMemory" 3 68, 10 8 0, S_0x143e16680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x600002aaed80 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x600002aaedc0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x6000036afcc0_0 .net "Address", 63 0, v0x6000036a83f0_0;  alias, 1 drivers
v0x6000036afd50_0 .var "Data", 31 0;
E_0x6000011a2880 .event anyedge, v0x6000036ae640_0;
    .scope S_0x143e08080;
T_3 ;
    %wait E_0x6000011a2880;
    %load/vec4 v0x6000036afcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3533430281, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2332688682, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3536506635, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 3538044556, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2332819820, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332819785, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x6000036afd50_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x143e0a800;
T_4 ;
    %wait E_0x6000011a27c0;
    %load/vec4 v0x6000036af9f0_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036afa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036af8d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000036af840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036af720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036afb10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036af690_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000036afba0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x143e0a330;
T_5 ;
    %wait E_0x6000011a2500;
    %load/vec4 v0x6000036ae760_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x6000036ae880_0, 0, 64;
    %load/vec4 v0x6000036ae7f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x6000036ae5b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x6000036ae520_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6000036ae640_0;
    %load/vec4 v0x6000036ae880_0;
    %add;
    %store/vec4 v0x6000036ae6d0_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000036ae640_0;
    %addi 4, 0, 64;
    %store/vec4 v0x6000036ae6d0_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x143e08580;
T_6 ;
    %wait E_0x6000011a25c0;
    %load/vec4 v0x6000036aed00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x6000036aec70_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 3000, 0;
    %load/vec4 v0x6000036aea30_0;
    %load/vec4 v0x6000036aec70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000036af450, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x143e160c0;
T_7 ;
    %wait E_0x6000011a2400;
    %load/vec4 v0x6000036adb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x6000036adc20_0;
    %load/vec4 v0x6000036adcb0_0;
    %and;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x6000036adc20_0;
    %load/vec4 v0x6000036adcb0_0;
    %or;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x6000036adc20_0;
    %load/vec4 v0x6000036adcb0_0;
    %add;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x6000036adc20_0;
    %load/vec4 v0x6000036adcb0_0;
    %sub;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x6000036adcb0_0;
    %store/vec4 v0x6000036add40_0, 0, 64;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x143e086f0;
T_8 ;
    %wait E_0x6000011a2780;
    %load/vec4 v0x6000036af570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x6000036af600_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x6000036af600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000036af4e0_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x6000036af600_0;
    %parti/s 1, 21, 6;
    %replicate 52;
    %load/vec4 v0x6000036af600_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000036af4e0_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x6000036af600_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x6000036af600_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000036af4e0_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x6000036af600_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x6000036af600_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000036af4e0_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x6000036af600_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036af600_0;
    %parti/s 2, 21, 6;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6000036af4e0_0, 0, 64;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x143e16230;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000036adf80_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x6000036ae010_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x143e0a1c0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x6000036adf80_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x6000036ae010_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x143e0a1c0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x6000036adf80_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x6000036ae010_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x143e0a1c0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x6000036adf80_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x6000036ae010_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x143e0a1c0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x6000036adf80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000036ae010_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x143e0a1c0;
    %join;
    %end;
    .thread T_9;
    .scope S_0x143e16230;
T_10 ;
    %wait E_0x6000011a2480;
    %load/vec4 v0x6000036ae1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x6000036ae0a0_0;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x6000036ae400, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000036ae2e0_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x143e16230;
T_11 ;
    %wait E_0x6000011a2480;
    %load/vec4 v0x6000036ae250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x6000036ae0a0_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
    %load/vec4 v0x6000036ae370_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x6000036ae0a0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x6000036ae400, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x143e16680;
T_12 ;
    %wait E_0x6000011a25c0;
    %load/vec4 v0x6000036a8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6000036a8750_0;
    %assign/vec4 v0x6000036a83f0_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000036a8d80_0;
    %assign/vec4 v0x6000036a83f0_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x143e133a0;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143e133a0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x143e133a0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036a9050_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000036a9200_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000036a9170_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000036a9290_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036a9050_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000036a9200_0, 0, 64;
    %wait E_0x6000011a2480;
    %wait E_0x6000011a25c0;
    %wait E_0x6000011a2480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036a9050_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x6000036a90e0_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x6000011a2480;
    %wait E_0x6000011a25c0;
    %vpi_call 2 87 "$display", "CurrentPC:%h", v0x6000036a90e0_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x6000036a8fc0_0;
    %store/vec4 v0x6000036ad950_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x6000036ad9e0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 66;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 3269083234, 0, 32;
    %concati/vec4 2961265045, 0, 33;
    %concati/vec4 863248433, 0, 30;
    %store/vec4 v0x6000036adb00_0, 0, 257;
    %load/vec4 v0x6000036a9170_0;
    %store/vec4 v0x6000036ada70_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x143e154d0;
    %join;
    %load/vec4 v0x6000036ada70_0;
    %store/vec4 v0x6000036a9170_0, 0, 8;
T_14.2 ;
    %load/vec4 v0x6000036a90e0_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_14.3, 5;
    %wait E_0x6000011a2480;
    %wait E_0x6000011a25c0;
    %vpi_call 2 95 "$display", "CurrentPC:%h", v0x6000036a90e0_0 {0 0 0};
    %jmp T_14.2;
T_14.3 ;
    %load/vec4 v0x6000036a8fc0_0;
    %store/vec4 v0x6000036ad950_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x6000036ad9e0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 66;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 3269083236, 0, 32;
    %concati/vec4 2961265045, 0, 33;
    %concati/vec4 863248433, 0, 30;
    %store/vec4 v0x6000036adb00_0, 0, 257;
    %load/vec4 v0x6000036a9170_0;
    %store/vec4 v0x6000036ada70_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x143e154d0;
    %join;
    %load/vec4 v0x6000036ada70_0;
    %store/vec4 v0x6000036a9170_0, 0, 8;
    %load/vec4 v0x6000036a9170_0;
    %store/vec4 v0x6000036ad8c0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000036ad830_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x143e14040;
    %join;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x143e133a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036a8f30_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x143e133a0;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x6000036a8f30_0;
    %inv;
    %store/vec4 v0x6000036a8f30_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x6000036a8f30_0;
    %inv;
    %store/vec4 v0x6000036a8f30_0, 0, 1;
    %load/vec4 v0x6000036a9290_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000036a9290_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x143e133a0;
T_17 ;
    %wait E_0x6000011a23c0;
    %load/vec4 v0x6000036a9290_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 130 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
