// Seed: 2486080848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_ff begin : LABEL_0
    id_26 = 1;
  end
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(),
      .id_1((id_3[1])),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(id_2[1]),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_2),
      .id_10(1'b0),
      .id_11(id_3)
  );
  assign id_2 = id_1;
  wire id_6;
  wire id_7;
  wire id_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_4,
      id_7,
      id_9,
      id_6,
      id_6,
      id_7,
      id_4,
      id_7,
      id_8,
      id_9,
      id_9,
      id_6,
      id_8,
      id_8,
      id_4,
      id_6,
      id_7,
      id_9,
      id_4,
      id_7,
      id_4,
      id_8,
      id_9
  );
endmodule
