# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../tutorial_VHDL_CEP.srcs/sim_1/imports/new/testbench_basic_function.vhd" \

# Do not sort compile order
nosort
