#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n21057.Q[0] (.latch clocked by pclk)
Endpoint  : n20541.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n21057.clk[0] (.latch)                                           1.014     1.014
n21057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n21040.in[0] (.names)                                            1.014     2.070
n21040.out[0] (.names)                                           0.261     2.331
n21042.in[1] (.names)                                            1.014     3.344
n21042.out[0] (.names)                                           0.261     3.605
n21043.in[0] (.names)                                            1.014     4.619
n21043.out[0] (.names)                                           0.261     4.880
n21047.in[1] (.names)                                            1.014     5.894
n21047.out[0] (.names)                                           0.261     6.155
n21048.in[0] (.names)                                            1.014     7.169
n21048.out[0] (.names)                                           0.261     7.430
n21050.in[2] (.names)                                            1.014     8.444
n21050.out[0] (.names)                                           0.261     8.705
n21051.in[0] (.names)                                            1.014     9.719
n21051.out[0] (.names)                                           0.261     9.980
n21039.in[0] (.names)                                            1.014    10.993
n21039.out[0] (.names)                                           0.261    11.254
n21041.in[0] (.names)                                            1.014    12.268
n21041.out[0] (.names)                                           0.261    12.529
n21064.in[0] (.names)                                            1.014    13.543
n21064.out[0] (.names)                                           0.261    13.804
n20487.in[1] (.names)                                            1.014    14.818
n20487.out[0] (.names)                                           0.261    15.079
n20490.in[1] (.names)                                            1.014    16.093
n20490.out[0] (.names)                                           0.261    16.354
n20492.in[0] (.names)                                            1.014    17.367
n20492.out[0] (.names)                                           0.261    17.628
n20494.in[0] (.names)                                            1.014    18.642
n20494.out[0] (.names)                                           0.261    18.903
n20495.in[1] (.names)                                            1.014    19.917
n20495.out[0] (.names)                                           0.261    20.178
n20497.in[2] (.names)                                            1.014    21.192
n20497.out[0] (.names)                                           0.261    21.453
n20498.in[1] (.names)                                            1.014    22.467
n20498.out[0] (.names)                                           0.261    22.728
n20486.in[0] (.names)                                            1.014    23.742
n20486.out[0] (.names)                                           0.261    24.003
n20508.in[1] (.names)                                            1.014    25.016
n20508.out[0] (.names)                                           0.261    25.277
n20513.in[0] (.names)                                            1.014    26.291
n20513.out[0] (.names)                                           0.261    26.552
n20517.in[1] (.names)                                            1.014    27.566
n20517.out[0] (.names)                                           0.261    27.827
n20518.in[0] (.names)                                            1.014    28.841
n20518.out[0] (.names)                                           0.261    29.102
n20519.in[0] (.names)                                            1.014    30.116
n20519.out[0] (.names)                                           0.261    30.377
n20520.in[0] (.names)                                            1.014    31.390
n20520.out[0] (.names)                                           0.261    31.651
n20510.in[0] (.names)                                            1.014    32.665
n20510.out[0] (.names)                                           0.261    32.926
n20527.in[3] (.names)                                            1.014    33.940
n20527.out[0] (.names)                                           0.261    34.201
n20533.in[0] (.names)                                            1.014    35.215
n20533.out[0] (.names)                                           0.261    35.476
n20535.in[1] (.names)                                            1.014    36.490
n20535.out[0] (.names)                                           0.261    36.751
n20536.in[0] (.names)                                            1.014    37.765
n20536.out[0] (.names)                                           0.261    38.026
n20528.in[0] (.names)                                            1.014    39.039
n20528.out[0] (.names)                                           0.261    39.300
n20529.in[0] (.names)                                            1.014    40.314
n20529.out[0] (.names)                                           0.261    40.575
n20530.in[0] (.names)                                            1.014    41.589
n20530.out[0] (.names)                                           0.261    41.850
n20532.in[0] (.names)                                            1.014    42.864
n20532.out[0] (.names)                                           0.261    43.125
n20537.in[1] (.names)                                            1.014    44.139
n20537.out[0] (.names)                                           0.261    44.400
n20538.in[1] (.names)                                            1.014    45.413
n20538.out[0] (.names)                                           0.261    45.674
n20539.in[0] (.names)                                            1.014    46.688
n20539.out[0] (.names)                                           0.261    46.949
n20523.in[0] (.names)                                            1.014    47.963
n20523.out[0] (.names)                                           0.261    48.224
n20542.in[2] (.names)                                            1.014    49.238
n20542.out[0] (.names)                                           0.261    49.499
n20540.in[1] (.names)                                            1.014    50.513
n20540.out[0] (.names)                                           0.261    50.774
n18101.in[0] (.names)                                            1.014    51.787
n18101.out[0] (.names)                                           0.261    52.048
n20541.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n20541.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n21057.Q[0] (.latch clocked by pclk)
Endpoint  : n18102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n21057.clk[0] (.latch)                                           1.014     1.014
n21057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n21040.in[0] (.names)                                            1.014     2.070
n21040.out[0] (.names)                                           0.261     2.331
n21042.in[1] (.names)                                            1.014     3.344
n21042.out[0] (.names)                                           0.261     3.605
n21043.in[0] (.names)                                            1.014     4.619
n21043.out[0] (.names)                                           0.261     4.880
n21047.in[1] (.names)                                            1.014     5.894
n21047.out[0] (.names)                                           0.261     6.155
n21048.in[0] (.names)                                            1.014     7.169
n21048.out[0] (.names)                                           0.261     7.430
n21050.in[2] (.names)                                            1.014     8.444
n21050.out[0] (.names)                                           0.261     8.705
n21051.in[0] (.names)                                            1.014     9.719
n21051.out[0] (.names)                                           0.261     9.980
n21039.in[0] (.names)                                            1.014    10.993
n21039.out[0] (.names)                                           0.261    11.254
n21041.in[0] (.names)                                            1.014    12.268
n21041.out[0] (.names)                                           0.261    12.529
n21064.in[0] (.names)                                            1.014    13.543
n21064.out[0] (.names)                                           0.261    13.804
n20487.in[1] (.names)                                            1.014    14.818
n20487.out[0] (.names)                                           0.261    15.079
n20490.in[1] (.names)                                            1.014    16.093
n20490.out[0] (.names)                                           0.261    16.354
n20492.in[0] (.names)                                            1.014    17.367
n20492.out[0] (.names)                                           0.261    17.628
n20494.in[0] (.names)                                            1.014    18.642
n20494.out[0] (.names)                                           0.261    18.903
n20495.in[1] (.names)                                            1.014    19.917
n20495.out[0] (.names)                                           0.261    20.178
n20497.in[2] (.names)                                            1.014    21.192
n20497.out[0] (.names)                                           0.261    21.453
n20498.in[1] (.names)                                            1.014    22.467
n20498.out[0] (.names)                                           0.261    22.728
n20486.in[0] (.names)                                            1.014    23.742
n20486.out[0] (.names)                                           0.261    24.003
n20508.in[1] (.names)                                            1.014    25.016
n20508.out[0] (.names)                                           0.261    25.277
n20513.in[0] (.names)                                            1.014    26.291
n20513.out[0] (.names)                                           0.261    26.552
n20517.in[1] (.names)                                            1.014    27.566
n20517.out[0] (.names)                                           0.261    27.827
n20518.in[0] (.names)                                            1.014    28.841
n20518.out[0] (.names)                                           0.261    29.102
n20519.in[0] (.names)                                            1.014    30.116
n20519.out[0] (.names)                                           0.261    30.377
n20520.in[0] (.names)                                            1.014    31.390
n20520.out[0] (.names)                                           0.261    31.651
n20510.in[0] (.names)                                            1.014    32.665
n20510.out[0] (.names)                                           0.261    32.926
n20527.in[3] (.names)                                            1.014    33.940
n20527.out[0] (.names)                                           0.261    34.201
n20533.in[0] (.names)                                            1.014    35.215
n20533.out[0] (.names)                                           0.261    35.476
n20535.in[1] (.names)                                            1.014    36.490
n20535.out[0] (.names)                                           0.261    36.751
n20536.in[0] (.names)                                            1.014    37.765
n20536.out[0] (.names)                                           0.261    38.026
n20528.in[0] (.names)                                            1.014    39.039
n20528.out[0] (.names)                                           0.261    39.300
n20529.in[0] (.names)                                            1.014    40.314
n20529.out[0] (.names)                                           0.261    40.575
n20530.in[0] (.names)                                            1.014    41.589
n20530.out[0] (.names)                                           0.261    41.850
n20532.in[0] (.names)                                            1.014    42.864
n20532.out[0] (.names)                                           0.261    43.125
n20537.in[1] (.names)                                            1.014    44.139
n20537.out[0] (.names)                                           0.261    44.400
n20538.in[1] (.names)                                            1.014    45.413
n20538.out[0] (.names)                                           0.261    45.674
n20539.in[0] (.names)                                            1.014    46.688
n20539.out[0] (.names)                                           0.261    46.949
n20523.in[0] (.names)                                            1.014    47.963
n20523.out[0] (.names)                                           0.261    48.224
n20542.in[2] (.names)                                            1.014    49.238
n20542.out[0] (.names)                                           0.261    49.499
n20540.in[1] (.names)                                            1.014    50.513
n20540.out[0] (.names)                                           0.261    50.774
n18101.in[0] (.names)                                            1.014    51.787
n18101.out[0] (.names)                                           0.261    52.048
n18102.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18102.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n16987.Q[0] (.latch clocked by pclk)
Endpoint  : n16216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16987.clk[0] (.latch)                                           1.014     1.014
n16987.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17045.in[0] (.names)                                            1.014     2.070
n17045.out[0] (.names)                                           0.261     2.331
n17079.in[0] (.names)                                            1.014     3.344
n17079.out[0] (.names)                                           0.261     3.605
n17080.in[0] (.names)                                            1.014     4.619
n17080.out[0] (.names)                                           0.261     4.880
n17047.in[0] (.names)                                            1.014     5.894
n17047.out[0] (.names)                                           0.261     6.155
n17048.in[1] (.names)                                            1.014     7.169
n17048.out[0] (.names)                                           0.261     7.430
n17054.in[0] (.names)                                            1.014     8.444
n17054.out[0] (.names)                                           0.261     8.705
n17055.in[0] (.names)                                            1.014     9.719
n17055.out[0] (.names)                                           0.261     9.980
n17056.in[0] (.names)                                            1.014    10.993
n17056.out[0] (.names)                                           0.261    11.254
n17058.in[0] (.names)                                            1.014    12.268
n17058.out[0] (.names)                                           0.261    12.529
n17059.in[0] (.names)                                            1.014    13.543
n17059.out[0] (.names)                                           0.261    13.804
n17050.in[1] (.names)                                            1.014    14.818
n17050.out[0] (.names)                                           0.261    15.079
n17051.in[0] (.names)                                            1.014    16.093
n17051.out[0] (.names)                                           0.261    16.354
n17052.in[1] (.names)                                            1.014    17.367
n17052.out[0] (.names)                                           0.261    17.628
n17057.in[1] (.names)                                            1.014    18.642
n17057.out[0] (.names)                                           0.261    18.903
n17060.in[0] (.names)                                            1.014    19.917
n17060.out[0] (.names)                                           0.261    20.178
n17061.in[0] (.names)                                            1.014    21.192
n17061.out[0] (.names)                                           0.261    21.453
n17062.in[0] (.names)                                            1.014    22.467
n17062.out[0] (.names)                                           0.261    22.728
n17077.in[1] (.names)                                            1.014    23.742
n17077.out[0] (.names)                                           0.261    24.003
n17082.in[1] (.names)                                            1.014    25.016
n17082.out[0] (.names)                                           0.261    25.277
n17083.in[0] (.names)                                            1.014    26.291
n17083.out[0] (.names)                                           0.261    26.552
n17084.in[0] (.names)                                            1.014    27.566
n17084.out[0] (.names)                                           0.261    27.827
n17133.in[1] (.names)                                            1.014    28.841
n17133.out[0] (.names)                                           0.261    29.102
n17138.in[1] (.names)                                            1.014    30.116
n17138.out[0] (.names)                                           0.261    30.377
n17139.in[0] (.names)                                            1.014    31.390
n17139.out[0] (.names)                                           0.261    31.651
n17454.in[2] (.names)                                            1.014    32.665
n17454.out[0] (.names)                                           0.261    32.926
n17455.in[0] (.names)                                            1.014    33.940
n17455.out[0] (.names)                                           0.261    34.201
n17457.in[0] (.names)                                            1.014    35.215
n17457.out[0] (.names)                                           0.261    35.476
n17458.in[0] (.names)                                            1.014    36.490
n17458.out[0] (.names)                                           0.261    36.751
n17459.in[0] (.names)                                            1.014    37.765
n17459.out[0] (.names)                                           0.261    38.026
n16237.in[0] (.names)                                            1.014    39.039
n16237.out[0] (.names)                                           0.261    39.300
n17456.in[0] (.names)                                            1.014    40.314
n17456.out[0] (.names)                                           0.261    40.575
n17460.in[2] (.names)                                            1.014    41.589
n17460.out[0] (.names)                                           0.261    41.850
n17461.in[0] (.names)                                            1.014    42.864
n17461.out[0] (.names)                                           0.261    43.125
n17462.in[0] (.names)                                            1.014    44.139
n17462.out[0] (.names)                                           0.261    44.400
n17463.in[1] (.names)                                            1.014    45.413
n17463.out[0] (.names)                                           0.261    45.674
n16257.in[1] (.names)                                            1.014    46.688
n16257.out[0] (.names)                                           0.261    46.949
n17464.in[0] (.names)                                            1.014    47.963
n17464.out[0] (.names)                                           0.261    48.224
n17466.in[2] (.names)                                            1.014    49.238
n17466.out[0] (.names)                                           0.261    49.499
n16263.in[0] (.names)                                            1.014    50.513
n16263.out[0] (.names)                                           0.261    50.774
n16215.in[0] (.names)                                            1.014    51.787
n16215.out[0] (.names)                                           0.261    52.048
n16216.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16216.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n14250.Q[0] (.latch clocked by pclk)
Endpoint  : n12815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14250.clk[0] (.latch)                                           1.014     1.014
n14250.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14242.in[0] (.names)                                            1.014     2.070
n14242.out[0] (.names)                                           0.261     2.331
n14243.in[1] (.names)                                            1.014     3.344
n14243.out[0] (.names)                                           0.261     3.605
n14240.in[0] (.names)                                            1.014     4.619
n14240.out[0] (.names)                                           0.261     4.880
n14244.in[0] (.names)                                            1.014     5.894
n14244.out[0] (.names)                                           0.261     6.155
n14054.in[0] (.names)                                            1.014     7.169
n14054.out[0] (.names)                                           0.261     7.430
n14008.in[2] (.names)                                            1.014     8.444
n14008.out[0] (.names)                                           0.261     8.705
n14255.in[0] (.names)                                            1.014     9.719
n14255.out[0] (.names)                                           0.261     9.980
n14256.in[1] (.names)                                            1.014    10.993
n14256.out[0] (.names)                                           0.261    11.254
n14257.in[1] (.names)                                            1.014    12.268
n14257.out[0] (.names)                                           0.261    12.529
n14258.in[0] (.names)                                            1.014    13.543
n14258.out[0] (.names)                                           0.261    13.804
n14259.in[0] (.names)                                            1.014    14.818
n14259.out[0] (.names)                                           0.261    15.079
n14260.in[0] (.names)                                            1.014    16.093
n14260.out[0] (.names)                                           0.261    16.354
n14261.in[0] (.names)                                            1.014    17.367
n14261.out[0] (.names)                                           0.261    17.628
n14263.in[0] (.names)                                            1.014    18.642
n14263.out[0] (.names)                                           0.261    18.903
n14264.in[0] (.names)                                            1.014    19.917
n14264.out[0] (.names)                                           0.261    20.178
n14265.in[0] (.names)                                            1.014    21.192
n14265.out[0] (.names)                                           0.261    21.453
n14267.in[0] (.names)                                            1.014    22.467
n14267.out[0] (.names)                                           0.261    22.728
n14269.in[0] (.names)                                            1.014    23.742
n14269.out[0] (.names)                                           0.261    24.003
n14271.in[2] (.names)                                            1.014    25.016
n14271.out[0] (.names)                                           0.261    25.277
n14272.in[1] (.names)                                            1.014    26.291
n14272.out[0] (.names)                                           0.261    26.552
n14273.in[1] (.names)                                            1.014    27.566
n14273.out[0] (.names)                                           0.261    27.827
n13966.in[0] (.names)                                            1.014    28.841
n13966.out[0] (.names)                                           0.261    29.102
n14274.in[0] (.names)                                            1.014    30.116
n14274.out[0] (.names)                                           0.261    30.377
n14279.in[3] (.names)                                            1.014    31.390
n14279.out[0] (.names)                                           0.261    31.651
n14292.in[1] (.names)                                            1.014    32.665
n14292.out[0] (.names)                                           0.261    32.926
n14294.in[2] (.names)                                            1.014    33.940
n14294.out[0] (.names)                                           0.261    34.201
n13417.in[1] (.names)                                            1.014    35.215
n13417.out[0] (.names)                                           0.261    35.476
n13418.in[1] (.names)                                            1.014    36.490
n13418.out[0] (.names)                                           0.261    36.751
n13419.in[1] (.names)                                            1.014    37.765
n13419.out[0] (.names)                                           0.261    38.026
n13423.in[1] (.names)                                            1.014    39.039
n13423.out[0] (.names)                                           0.261    39.300
n13425.in[0] (.names)                                            1.014    40.314
n13425.out[0] (.names)                                           0.261    40.575
n13420.in[3] (.names)                                            1.014    41.589
n13420.out[0] (.names)                                           0.261    41.850
n13422.in[0] (.names)                                            1.014    42.864
n13422.out[0] (.names)                                           0.261    43.125
n13427.in[2] (.names)                                            1.014    44.139
n13427.out[0] (.names)                                           0.261    44.400
n13428.in[0] (.names)                                            1.014    45.413
n13428.out[0] (.names)                                           0.261    45.674
n13429.in[0] (.names)                                            1.014    46.688
n13429.out[0] (.names)                                           0.261    46.949
n13430.in[1] (.names)                                            1.014    47.963
n13430.out[0] (.names)                                           0.261    48.224
n13431.in[0] (.names)                                            1.014    49.238
n13431.out[0] (.names)                                           0.261    49.499
n11909.in[1] (.names)                                            1.014    50.513
n11909.out[0] (.names)                                           0.261    50.774
n12814.in[0] (.names)                                            1.014    51.787
n12814.out[0] (.names)                                           0.261    52.048
n12815.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12815.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n9199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9124.in[1] (.names)                                             1.014     3.344
n9124.out[0] (.names)                                            0.261     3.605
n9125.in[2] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9128.in[0] (.names)                                             1.014     5.894
n9128.out[0] (.names)                                            0.261     6.155
n9129.in[0] (.names)                                             1.014     7.169
n9129.out[0] (.names)                                            0.261     7.430
n9132.in[2] (.names)                                             1.014     8.444
n9132.out[0] (.names)                                            0.261     8.705
n9134.in[1] (.names)                                             1.014     9.719
n9134.out[0] (.names)                                            0.261     9.980
n9135.in[0] (.names)                                             1.014    10.993
n9135.out[0] (.names)                                            0.261    11.254
n9136.in[0] (.names)                                             1.014    12.268
n9136.out[0] (.names)                                            0.261    12.529
n9126.in[1] (.names)                                             1.014    13.543
n9126.out[0] (.names)                                            0.261    13.804
n9127.in[1] (.names)                                             1.014    14.818
n9127.out[0] (.names)                                            0.261    15.079
n9086.in[1] (.names)                                             1.014    16.093
n9086.out[0] (.names)                                            0.261    16.354
n9162.in[0] (.names)                                             1.014    17.367
n9162.out[0] (.names)                                            0.261    17.628
n9164.in[0] (.names)                                             1.014    18.642
n9164.out[0] (.names)                                            0.261    18.903
n9157.in[0] (.names)                                             1.014    19.917
n9157.out[0] (.names)                                            0.261    20.178
n9156.in[0] (.names)                                             1.014    21.192
n9156.out[0] (.names)                                            0.261    21.453
n9163.in[0] (.names)                                             1.014    22.467
n9163.out[0] (.names)                                            0.261    22.728
n9159.in[1] (.names)                                             1.014    23.742
n9159.out[0] (.names)                                            0.261    24.003
n9160.in[1] (.names)                                             1.014    25.016
n9160.out[0] (.names)                                            0.261    25.277
n9161.in[0] (.names)                                             1.014    26.291
n9161.out[0] (.names)                                            0.261    26.552
n9137.in[0] (.names)                                             1.014    27.566
n9137.out[0] (.names)                                            0.261    27.827
n9138.in[2] (.names)                                             1.014    28.841
n9138.out[0] (.names)                                            0.261    29.102
n9139.in[0] (.names)                                             1.014    30.116
n9139.out[0] (.names)                                            0.261    30.377
n9140.in[0] (.names)                                             1.014    31.390
n9140.out[0] (.names)                                            0.261    31.651
n9141.in[2] (.names)                                             1.014    32.665
n9141.out[0] (.names)                                            0.261    32.926
n9142.in[0] (.names)                                             1.014    33.940
n9142.out[0] (.names)                                            0.261    34.201
n9143.in[0] (.names)                                             1.014    35.215
n9143.out[0] (.names)                                            0.261    35.476
n9144.in[0] (.names)                                             1.014    36.490
n9144.out[0] (.names)                                            0.261    36.751
n9145.in[0] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[1] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9150.in[0] (.names)                                             1.014    40.314
n9150.out[0] (.names)                                            0.261    40.575
n9151.in[0] (.names)                                             1.014    41.589
n9151.out[0] (.names)                                            0.261    41.850
n9201.in[0] (.names)                                             1.014    42.864
n9201.out[0] (.names)                                            0.261    43.125
n9202.in[0] (.names)                                             1.014    44.139
n9202.out[0] (.names)                                            0.261    44.400
n9203.in[0] (.names)                                             1.014    45.413
n9203.out[0] (.names)                                            0.261    45.674
n9204.in[0] (.names)                                             1.014    46.688
n9204.out[0] (.names)                                            0.261    46.949
n9206.in[2] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n9207.in[1] (.names)                                             1.014    49.238
n9207.out[0] (.names)                                            0.261    49.499
n9208.in[1] (.names)                                             1.014    50.513
n9208.out[0] (.names)                                            0.261    50.774
n9173.in[0] (.names)                                             1.014    51.787
n9173.out[0] (.names)                                            0.261    52.048
n9199.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9199.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n9174.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9124.in[1] (.names)                                             1.014     3.344
n9124.out[0] (.names)                                            0.261     3.605
n9125.in[2] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9128.in[0] (.names)                                             1.014     5.894
n9128.out[0] (.names)                                            0.261     6.155
n9129.in[0] (.names)                                             1.014     7.169
n9129.out[0] (.names)                                            0.261     7.430
n9132.in[2] (.names)                                             1.014     8.444
n9132.out[0] (.names)                                            0.261     8.705
n9134.in[1] (.names)                                             1.014     9.719
n9134.out[0] (.names)                                            0.261     9.980
n9135.in[0] (.names)                                             1.014    10.993
n9135.out[0] (.names)                                            0.261    11.254
n9136.in[0] (.names)                                             1.014    12.268
n9136.out[0] (.names)                                            0.261    12.529
n9126.in[1] (.names)                                             1.014    13.543
n9126.out[0] (.names)                                            0.261    13.804
n9127.in[1] (.names)                                             1.014    14.818
n9127.out[0] (.names)                                            0.261    15.079
n9086.in[1] (.names)                                             1.014    16.093
n9086.out[0] (.names)                                            0.261    16.354
n9162.in[0] (.names)                                             1.014    17.367
n9162.out[0] (.names)                                            0.261    17.628
n9164.in[0] (.names)                                             1.014    18.642
n9164.out[0] (.names)                                            0.261    18.903
n9157.in[0] (.names)                                             1.014    19.917
n9157.out[0] (.names)                                            0.261    20.178
n9156.in[0] (.names)                                             1.014    21.192
n9156.out[0] (.names)                                            0.261    21.453
n9163.in[0] (.names)                                             1.014    22.467
n9163.out[0] (.names)                                            0.261    22.728
n9159.in[1] (.names)                                             1.014    23.742
n9159.out[0] (.names)                                            0.261    24.003
n9160.in[1] (.names)                                             1.014    25.016
n9160.out[0] (.names)                                            0.261    25.277
n9161.in[0] (.names)                                             1.014    26.291
n9161.out[0] (.names)                                            0.261    26.552
n9137.in[0] (.names)                                             1.014    27.566
n9137.out[0] (.names)                                            0.261    27.827
n9138.in[2] (.names)                                             1.014    28.841
n9138.out[0] (.names)                                            0.261    29.102
n9139.in[0] (.names)                                             1.014    30.116
n9139.out[0] (.names)                                            0.261    30.377
n9140.in[0] (.names)                                             1.014    31.390
n9140.out[0] (.names)                                            0.261    31.651
n9141.in[2] (.names)                                             1.014    32.665
n9141.out[0] (.names)                                            0.261    32.926
n9142.in[0] (.names)                                             1.014    33.940
n9142.out[0] (.names)                                            0.261    34.201
n9143.in[0] (.names)                                             1.014    35.215
n9143.out[0] (.names)                                            0.261    35.476
n9144.in[0] (.names)                                             1.014    36.490
n9144.out[0] (.names)                                            0.261    36.751
n9145.in[0] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[1] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9150.in[0] (.names)                                             1.014    40.314
n9150.out[0] (.names)                                            0.261    40.575
n9151.in[0] (.names)                                             1.014    41.589
n9151.out[0] (.names)                                            0.261    41.850
n9201.in[0] (.names)                                             1.014    42.864
n9201.out[0] (.names)                                            0.261    43.125
n9202.in[0] (.names)                                             1.014    44.139
n9202.out[0] (.names)                                            0.261    44.400
n9203.in[0] (.names)                                             1.014    45.413
n9203.out[0] (.names)                                            0.261    45.674
n9204.in[0] (.names)                                             1.014    46.688
n9204.out[0] (.names)                                            0.261    46.949
n9206.in[2] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n9207.in[1] (.names)                                             1.014    49.238
n9207.out[0] (.names)                                            0.261    49.499
n9208.in[1] (.names)                                             1.014    50.513
n9208.out[0] (.names)                                            0.261    50.774
n9173.in[0] (.names)                                             1.014    51.787
n9173.out[0] (.names)                                            0.261    52.048
n9174.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9174.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n9290.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9124.in[1] (.names)                                             1.014     3.344
n9124.out[0] (.names)                                            0.261     3.605
n9125.in[2] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9128.in[0] (.names)                                             1.014     5.894
n9128.out[0] (.names)                                            0.261     6.155
n9129.in[0] (.names)                                             1.014     7.169
n9129.out[0] (.names)                                            0.261     7.430
n9132.in[2] (.names)                                             1.014     8.444
n9132.out[0] (.names)                                            0.261     8.705
n9134.in[1] (.names)                                             1.014     9.719
n9134.out[0] (.names)                                            0.261     9.980
n9135.in[0] (.names)                                             1.014    10.993
n9135.out[0] (.names)                                            0.261    11.254
n9136.in[0] (.names)                                             1.014    12.268
n9136.out[0] (.names)                                            0.261    12.529
n9126.in[1] (.names)                                             1.014    13.543
n9126.out[0] (.names)                                            0.261    13.804
n9127.in[1] (.names)                                             1.014    14.818
n9127.out[0] (.names)                                            0.261    15.079
n9086.in[1] (.names)                                             1.014    16.093
n9086.out[0] (.names)                                            0.261    16.354
n9162.in[0] (.names)                                             1.014    17.367
n9162.out[0] (.names)                                            0.261    17.628
n9164.in[0] (.names)                                             1.014    18.642
n9164.out[0] (.names)                                            0.261    18.903
n9157.in[0] (.names)                                             1.014    19.917
n9157.out[0] (.names)                                            0.261    20.178
n9156.in[0] (.names)                                             1.014    21.192
n9156.out[0] (.names)                                            0.261    21.453
n9163.in[0] (.names)                                             1.014    22.467
n9163.out[0] (.names)                                            0.261    22.728
n9159.in[1] (.names)                                             1.014    23.742
n9159.out[0] (.names)                                            0.261    24.003
n9160.in[1] (.names)                                             1.014    25.016
n9160.out[0] (.names)                                            0.261    25.277
n9161.in[0] (.names)                                             1.014    26.291
n9161.out[0] (.names)                                            0.261    26.552
n9137.in[0] (.names)                                             1.014    27.566
n9137.out[0] (.names)                                            0.261    27.827
n9138.in[2] (.names)                                             1.014    28.841
n9138.out[0] (.names)                                            0.261    29.102
n9139.in[0] (.names)                                             1.014    30.116
n9139.out[0] (.names)                                            0.261    30.377
n9140.in[0] (.names)                                             1.014    31.390
n9140.out[0] (.names)                                            0.261    31.651
n9141.in[2] (.names)                                             1.014    32.665
n9141.out[0] (.names)                                            0.261    32.926
n9142.in[0] (.names)                                             1.014    33.940
n9142.out[0] (.names)                                            0.261    34.201
n9143.in[0] (.names)                                             1.014    35.215
n9143.out[0] (.names)                                            0.261    35.476
n9144.in[0] (.names)                                             1.014    36.490
n9144.out[0] (.names)                                            0.261    36.751
n9145.in[0] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[1] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9150.in[0] (.names)                                             1.014    40.314
n9150.out[0] (.names)                                            0.261    40.575
n9151.in[0] (.names)                                             1.014    41.589
n9151.out[0] (.names)                                            0.261    41.850
n9201.in[0] (.names)                                             1.014    42.864
n9201.out[0] (.names)                                            0.261    43.125
n9202.in[0] (.names)                                             1.014    44.139
n9202.out[0] (.names)                                            0.261    44.400
n9203.in[0] (.names)                                             1.014    45.413
n9203.out[0] (.names)                                            0.261    45.674
n9204.in[0] (.names)                                             1.014    46.688
n9204.out[0] (.names)                                            0.261    46.949
n9206.in[2] (.names)                                             1.014    47.963
n9206.out[0] (.names)                                            0.261    48.224
n9207.in[1] (.names)                                             1.014    49.238
n9207.out[0] (.names)                                            0.261    49.499
n9208.in[1] (.names)                                             1.014    50.513
n9208.out[0] (.names)                                            0.261    50.774
n9209.in[0] (.names)                                             1.014    51.787
n9209.out[0] (.names)                                            0.261    52.048
n9290.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9290.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n21057.Q[0] (.latch clocked by pclk)
Endpoint  : out:n167.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n21057.clk[0] (.latch)                                           1.014     1.014
n21057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n21040.in[0] (.names)                                            1.014     2.070
n21040.out[0] (.names)                                           0.261     2.331
n21042.in[1] (.names)                                            1.014     3.344
n21042.out[0] (.names)                                           0.261     3.605
n21043.in[0] (.names)                                            1.014     4.619
n21043.out[0] (.names)                                           0.261     4.880
n21047.in[1] (.names)                                            1.014     5.894
n21047.out[0] (.names)                                           0.261     6.155
n21048.in[0] (.names)                                            1.014     7.169
n21048.out[0] (.names)                                           0.261     7.430
n21050.in[2] (.names)                                            1.014     8.444
n21050.out[0] (.names)                                           0.261     8.705
n21051.in[0] (.names)                                            1.014     9.719
n21051.out[0] (.names)                                           0.261     9.980
n21039.in[0] (.names)                                            1.014    10.993
n21039.out[0] (.names)                                           0.261    11.254
n21041.in[0] (.names)                                            1.014    12.268
n21041.out[0] (.names)                                           0.261    12.529
n21052.in[0] (.names)                                            1.014    13.543
n21052.out[0] (.names)                                           0.261    13.804
n21054.in[0] (.names)                                            1.014    14.818
n21054.out[0] (.names)                                           0.261    15.079
n21055.in[0] (.names)                                            1.014    16.093
n21055.out[0] (.names)                                           0.261    16.354
n21059.in[1] (.names)                                            1.014    17.367
n21059.out[0] (.names)                                           0.261    17.628
n21060.in[1] (.names)                                            1.014    18.642
n21060.out[0] (.names)                                           0.261    18.903
n21063.in[0] (.names)                                            1.014    19.917
n21063.out[0] (.names)                                           0.261    20.178
n20628.in[0] (.names)                                            1.014    21.192
n20628.out[0] (.names)                                           0.261    21.453
n20629.in[1] (.names)                                            1.014    22.467
n20629.out[0] (.names)                                           0.261    22.728
n20634.in[1] (.names)                                            1.014    23.742
n20634.out[0] (.names)                                           0.261    24.003
n20641.in[0] (.names)                                            1.014    25.016
n20641.out[0] (.names)                                           0.261    25.277
n20643.in[0] (.names)                                            1.014    26.291
n20643.out[0] (.names)                                           0.261    26.552
n20636.in[0] (.names)                                            1.014    27.566
n20636.out[0] (.names)                                           0.261    27.827
n20637.in[2] (.names)                                            1.014    28.841
n20637.out[0] (.names)                                           0.261    29.102
n20638.in[2] (.names)                                            1.014    30.116
n20638.out[0] (.names)                                           0.261    30.377
n20640.in[1] (.names)                                            1.014    31.390
n20640.out[0] (.names)                                           0.261    31.651
n20649.in[1] (.names)                                            1.014    32.665
n20649.out[0] (.names)                                           0.261    32.926
n20650.in[0] (.names)                                            1.014    33.940
n20650.out[0] (.names)                                           0.261    34.201
n20653.in[0] (.names)                                            1.014    35.215
n20653.out[0] (.names)                                           0.261    35.476
n20654.in[0] (.names)                                            1.014    36.490
n20654.out[0] (.names)                                           0.261    36.751
n20655.in[0] (.names)                                            1.014    37.765
n20655.out[0] (.names)                                           0.261    38.026
n20656.in[0] (.names)                                            1.014    39.039
n20656.out[0] (.names)                                           0.261    39.300
n20658.in[2] (.names)                                            1.014    40.314
n20658.out[0] (.names)                                           0.261    40.575
n20659.in[0] (.names)                                            1.014    41.589
n20659.out[0] (.names)                                           0.261    41.850
n20660.in[0] (.names)                                            1.014    42.864
n20660.out[0] (.names)                                           0.261    43.125
n20661.in[1] (.names)                                            1.014    44.139
n20661.out[0] (.names)                                           0.261    44.400
n20663.in[0] (.names)                                            1.014    45.413
n20663.out[0] (.names)                                           0.261    45.674
n17471.in[0] (.names)                                            1.014    46.688
n17471.out[0] (.names)                                           0.261    46.949
n20657.in[0] (.names)                                            1.014    47.963
n20657.out[0] (.names)                                           0.261    48.224
n17479.in[1] (.names)                                            1.014    49.238
n17479.out[0] (.names)                                           0.261    49.499
n167.in[1] (.names)                                              1.014    50.513
n167.out[0] (.names)                                             0.261    50.774
out:n167.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 9
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n8607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9008.in[2] (.names)                                             1.014     3.344
n9008.out[0] (.names)                                            0.261     3.605
n9011.in[0] (.names)                                             1.014     4.619
n9011.out[0] (.names)                                            0.261     4.880
n9012.in[0] (.names)                                             1.014     5.894
n9012.out[0] (.names)                                            0.261     6.155
n9013.in[1] (.names)                                             1.014     7.169
n9013.out[0] (.names)                                            0.261     7.430
n9015.in[0] (.names)                                             1.014     8.444
n9015.out[0] (.names)                                            0.261     8.705
n9016.in[0] (.names)                                             1.014     9.719
n9016.out[0] (.names)                                            0.261     9.980
n9017.in[0] (.names)                                             1.014    10.993
n9017.out[0] (.names)                                            0.261    11.254
n9077.in[0] (.names)                                             1.014    12.268
n9077.out[0] (.names)                                            0.261    12.529
n9078.in[0] (.names)                                             1.014    13.543
n9078.out[0] (.names)                                            0.261    13.804
n9082.in[0] (.names)                                             1.014    14.818
n9082.out[0] (.names)                                            0.261    15.079
n9046.in[0] (.names)                                             1.014    16.093
n9046.out[0] (.names)                                            0.261    16.354
n9047.in[1] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n9062.in[0] (.names)                                             1.014    19.917
n9062.out[0] (.names)                                            0.261    20.178
n9060.in[0] (.names)                                             1.014    21.192
n9060.out[0] (.names)                                            0.261    21.453
n9061.in[0] (.names)                                             1.014    22.467
n9061.out[0] (.names)                                            0.261    22.728
n9085.in[1] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n9120.in[0] (.names)                                             1.014    25.016
n9120.out[0] (.names)                                            0.261    25.277
n9121.in[0] (.names)                                             1.014    26.291
n9121.out[0] (.names)                                            0.261    26.552
n9084.in[0] (.names)                                             1.014    27.566
n9084.out[0] (.names)                                            0.261    27.827
n9087.in[0] (.names)                                             1.014    28.841
n9087.out[0] (.names)                                            0.261    29.102
n9092.in[1] (.names)                                             1.014    30.116
n9092.out[0] (.names)                                            0.261    30.377
n9094.in[1] (.names)                                             1.014    31.390
n9094.out[0] (.names)                                            0.261    31.651
n9088.in[0] (.names)                                             1.014    32.665
n9088.out[0] (.names)                                            0.261    32.926
n9075.in[0] (.names)                                             1.014    33.940
n9075.out[0] (.names)                                            0.261    34.201
n9097.in[1] (.names)                                             1.014    35.215
n9097.out[0] (.names)                                            0.261    35.476
n9098.in[0] (.names)                                             1.014    36.490
n9098.out[0] (.names)                                            0.261    36.751
n9099.in[0] (.names)                                             1.014    37.765
n9099.out[0] (.names)                                            0.261    38.026
n9024.in[0] (.names)                                             1.014    39.039
n9024.out[0] (.names)                                            0.261    39.300
n9089.in[2] (.names)                                             1.014    40.314
n9089.out[0] (.names)                                            0.261    40.575
n9104.in[1] (.names)                                             1.014    41.589
n9104.out[0] (.names)                                            0.261    41.850
n9105.in[0] (.names)                                             1.014    42.864
n9105.out[0] (.names)                                            0.261    43.125
n9106.in[0] (.names)                                             1.014    44.139
n9106.out[0] (.names)                                            0.261    44.400
n9109.in[0] (.names)                                             1.014    45.413
n9109.out[0] (.names)                                            0.261    45.674
n9110.in[0] (.names)                                             1.014    46.688
n9110.out[0] (.names)                                            0.261    46.949
n9112.in[2] (.names)                                             1.014    47.963
n9112.out[0] (.names)                                            0.261    48.224
n8644.in[1] (.names)                                             1.014    49.238
n8644.out[0] (.names)                                            0.261    49.499
n8606.in[0] (.names)                                             1.014    50.513
n8606.out[0] (.names)                                            0.261    50.774
n8607.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8607.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n5184.Q[0] (.latch clocked by pclk)
Endpoint  : n4858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5184.clk[0] (.latch)                                            1.014     1.014
n5184.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5268.in[0] (.names)                                             1.014     2.070
n5268.out[0] (.names)                                            0.261     2.331
n5269.in[1] (.names)                                             1.014     3.344
n5269.out[0] (.names)                                            0.261     3.605
n5277.in[1] (.names)                                             1.014     4.619
n5277.out[0] (.names)                                            0.261     4.880
n5278.in[0] (.names)                                             1.014     5.894
n5278.out[0] (.names)                                            0.261     6.155
n5294.in[1] (.names)                                             1.014     7.169
n5294.out[0] (.names)                                            0.261     7.430
n5297.in[0] (.names)                                             1.014     8.444
n5297.out[0] (.names)                                            0.261     8.705
n5298.in[1] (.names)                                             1.014     9.719
n5298.out[0] (.names)                                            0.261     9.980
n5299.in[1] (.names)                                             1.014    10.993
n5299.out[0] (.names)                                            0.261    11.254
n5300.in[0] (.names)                                             1.014    12.268
n5300.out[0] (.names)                                            0.261    12.529
n5301.in[0] (.names)                                             1.014    13.543
n5301.out[0] (.names)                                            0.261    13.804
n5302.in[0] (.names)                                             1.014    14.818
n5302.out[0] (.names)                                            0.261    15.079
n5303.in[0] (.names)                                             1.014    16.093
n5303.out[0] (.names)                                            0.261    16.354
n5304.in[2] (.names)                                             1.014    17.367
n5304.out[0] (.names)                                            0.261    17.628
n5250.in[0] (.names)                                             1.014    18.642
n5250.out[0] (.names)                                            0.261    18.903
n5305.in[0] (.names)                                             1.014    19.917
n5305.out[0] (.names)                                            0.261    20.178
n5260.in[0] (.names)                                             1.014    21.192
n5260.out[0] (.names)                                            0.261    21.453
n5279.in[1] (.names)                                             1.014    22.467
n5279.out[0] (.names)                                            0.261    22.728
n5281.in[0] (.names)                                             1.014    23.742
n5281.out[0] (.names)                                            0.261    24.003
n5282.in[0] (.names)                                             1.014    25.016
n5282.out[0] (.names)                                            0.261    25.277
n5283.in[3] (.names)                                             1.014    26.291
n5283.out[0] (.names)                                            0.261    26.552
n5285.in[1] (.names)                                             1.014    27.566
n5285.out[0] (.names)                                            0.261    27.827
n5286.in[0] (.names)                                             1.014    28.841
n5286.out[0] (.names)                                            0.261    29.102
n5288.in[0] (.names)                                             1.014    30.116
n5288.out[0] (.names)                                            0.261    30.377
n5290.in[0] (.names)                                             1.014    31.390
n5290.out[0] (.names)                                            0.261    31.651
n6393.in[1] (.names)                                             1.014    32.665
n6393.out[0] (.names)                                            0.261    32.926
n6395.in[1] (.names)                                             1.014    33.940
n6395.out[0] (.names)                                            0.261    34.201
n6399.in[0] (.names)                                             1.014    35.215
n6399.out[0] (.names)                                            0.261    35.476
n6400.in[1] (.names)                                             1.014    36.490
n6400.out[0] (.names)                                            0.261    36.751
n6403.in[1] (.names)                                             1.014    37.765
n6403.out[0] (.names)                                            0.261    38.026
n6404.in[0] (.names)                                             1.014    39.039
n6404.out[0] (.names)                                            0.261    39.300
n6405.in[0] (.names)                                             1.014    40.314
n6405.out[0] (.names)                                            0.261    40.575
n6406.in[0] (.names)                                             1.014    41.589
n6406.out[0] (.names)                                            0.261    41.850
n6409.in[0] (.names)                                             1.014    42.864
n6409.out[0] (.names)                                            0.261    43.125
n6410.in[0] (.names)                                             1.014    44.139
n6410.out[0] (.names)                                            0.261    44.400
n6218.in[0] (.names)                                             1.014    45.413
n6218.out[0] (.names)                                            0.261    45.674
n6412.in[0] (.names)                                             1.014    46.688
n6412.out[0] (.names)                                            0.261    46.949
n6413.in[0] (.names)                                             1.014    47.963
n6413.out[0] (.names)                                            0.261    48.224
n5209.in[0] (.names)                                             1.014    49.238
n5209.out[0] (.names)                                            0.261    49.499
n4857.in[0] (.names)                                             1.014    50.513
n4857.out[0] (.names)                                            0.261    50.774
n4858.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4858.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n8613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9008.in[2] (.names)                                             1.014     3.344
n9008.out[0] (.names)                                            0.261     3.605
n9011.in[0] (.names)                                             1.014     4.619
n9011.out[0] (.names)                                            0.261     4.880
n9012.in[0] (.names)                                             1.014     5.894
n9012.out[0] (.names)                                            0.261     6.155
n9013.in[1] (.names)                                             1.014     7.169
n9013.out[0] (.names)                                            0.261     7.430
n9015.in[0] (.names)                                             1.014     8.444
n9015.out[0] (.names)                                            0.261     8.705
n9016.in[0] (.names)                                             1.014     9.719
n9016.out[0] (.names)                                            0.261     9.980
n9017.in[0] (.names)                                             1.014    10.993
n9017.out[0] (.names)                                            0.261    11.254
n9077.in[0] (.names)                                             1.014    12.268
n9077.out[0] (.names)                                            0.261    12.529
n9078.in[0] (.names)                                             1.014    13.543
n9078.out[0] (.names)                                            0.261    13.804
n9082.in[0] (.names)                                             1.014    14.818
n9082.out[0] (.names)                                            0.261    15.079
n9046.in[0] (.names)                                             1.014    16.093
n9046.out[0] (.names)                                            0.261    16.354
n9047.in[1] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n9062.in[0] (.names)                                             1.014    19.917
n9062.out[0] (.names)                                            0.261    20.178
n9060.in[0] (.names)                                             1.014    21.192
n9060.out[0] (.names)                                            0.261    21.453
n9061.in[0] (.names)                                             1.014    22.467
n9061.out[0] (.names)                                            0.261    22.728
n9085.in[1] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n9120.in[0] (.names)                                             1.014    25.016
n9120.out[0] (.names)                                            0.261    25.277
n9121.in[0] (.names)                                             1.014    26.291
n9121.out[0] (.names)                                            0.261    26.552
n9084.in[0] (.names)                                             1.014    27.566
n9084.out[0] (.names)                                            0.261    27.827
n9087.in[0] (.names)                                             1.014    28.841
n9087.out[0] (.names)                                            0.261    29.102
n9092.in[1] (.names)                                             1.014    30.116
n9092.out[0] (.names)                                            0.261    30.377
n9094.in[1] (.names)                                             1.014    31.390
n9094.out[0] (.names)                                            0.261    31.651
n9088.in[0] (.names)                                             1.014    32.665
n9088.out[0] (.names)                                            0.261    32.926
n9075.in[0] (.names)                                             1.014    33.940
n9075.out[0] (.names)                                            0.261    34.201
n9097.in[1] (.names)                                             1.014    35.215
n9097.out[0] (.names)                                            0.261    35.476
n9098.in[0] (.names)                                             1.014    36.490
n9098.out[0] (.names)                                            0.261    36.751
n9099.in[0] (.names)                                             1.014    37.765
n9099.out[0] (.names)                                            0.261    38.026
n9024.in[0] (.names)                                             1.014    39.039
n9024.out[0] (.names)                                            0.261    39.300
n9089.in[2] (.names)                                             1.014    40.314
n9089.out[0] (.names)                                            0.261    40.575
n9104.in[1] (.names)                                             1.014    41.589
n9104.out[0] (.names)                                            0.261    41.850
n9105.in[0] (.names)                                             1.014    42.864
n9105.out[0] (.names)                                            0.261    43.125
n9106.in[0] (.names)                                             1.014    44.139
n9106.out[0] (.names)                                            0.261    44.400
n9109.in[0] (.names)                                             1.014    45.413
n9109.out[0] (.names)                                            0.261    45.674
n9110.in[0] (.names)                                             1.014    46.688
n9110.out[0] (.names)                                            0.261    46.949
n9112.in[2] (.names)                                             1.014    47.963
n9112.out[0] (.names)                                            0.261    48.224
n8644.in[1] (.names)                                             1.014    49.238
n8644.out[0] (.names)                                            0.261    49.499
n8612.in[1] (.names)                                             1.014    50.513
n8612.out[0] (.names)                                            0.261    50.774
n8613.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8613.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n7239.Q[0] (.latch clocked by pclk)
Endpoint  : n7330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7239.clk[0] (.latch)                                            1.014     1.014
n7239.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7248.in[0] (.names)                                             1.014     2.070
n7248.out[0] (.names)                                            0.261     2.331
n7249.in[0] (.names)                                             1.014     3.344
n7249.out[0] (.names)                                            0.261     3.605
n7250.in[0] (.names)                                             1.014     4.619
n7250.out[0] (.names)                                            0.261     4.880
n7253.in[1] (.names)                                             1.014     5.894
n7253.out[0] (.names)                                            0.261     6.155
n7254.in[0] (.names)                                             1.014     7.169
n7254.out[0] (.names)                                            0.261     7.430
n7336.in[1] (.names)                                             1.014     8.444
n7336.out[0] (.names)                                            0.261     8.705
n7339.in[1] (.names)                                             1.014     9.719
n7339.out[0] (.names)                                            0.261     9.980
n7340.in[0] (.names)                                             1.014    10.993
n7340.out[0] (.names)                                            0.261    11.254
n7341.in[1] (.names)                                             1.014    12.268
n7341.out[0] (.names)                                            0.261    12.529
n7343.in[1] (.names)                                             1.014    13.543
n7343.out[0] (.names)                                            0.261    13.804
n7344.in[0] (.names)                                             1.014    14.818
n7344.out[0] (.names)                                            0.261    15.079
n7345.in[0] (.names)                                             1.014    16.093
n7345.out[0] (.names)                                            0.261    16.354
n7346.in[0] (.names)                                             1.014    17.367
n7346.out[0] (.names)                                            0.261    17.628
n7347.in[0] (.names)                                             1.014    18.642
n7347.out[0] (.names)                                            0.261    18.903
n7290.in[1] (.names)                                             1.014    19.917
n7290.out[0] (.names)                                            0.261    20.178
n7291.in[0] (.names)                                             1.014    21.192
n7291.out[0] (.names)                                            0.261    21.453
n7292.in[0] (.names)                                             1.014    22.467
n7292.out[0] (.names)                                            0.261    22.728
n7293.in[0] (.names)                                             1.014    23.742
n7293.out[0] (.names)                                            0.261    24.003
n7294.in[0] (.names)                                             1.014    25.016
n7294.out[0] (.names)                                            0.261    25.277
n7295.in[0] (.names)                                             1.014    26.291
n7295.out[0] (.names)                                            0.261    26.552
n7300.in[2] (.names)                                             1.014    27.566
n7300.out[0] (.names)                                            0.261    27.827
n7311.in[0] (.names)                                             1.014    28.841
n7311.out[0] (.names)                                            0.261    29.102
n7251.in[0] (.names)                                             1.014    30.116
n7251.out[0] (.names)                                            0.261    30.377
n7314.in[1] (.names)                                             1.014    31.390
n7314.out[0] (.names)                                            0.261    31.651
n7315.in[1] (.names)                                             1.014    32.665
n7315.out[0] (.names)                                            0.261    32.926
n7316.in[0] (.names)                                             1.014    33.940
n7316.out[0] (.names)                                            0.261    34.201
n7317.in[0] (.names)                                             1.014    35.215
n7317.out[0] (.names)                                            0.261    35.476
n7318.in[0] (.names)                                             1.014    36.490
n7318.out[0] (.names)                                            0.261    36.751
n7319.in[1] (.names)                                             1.014    37.765
n7319.out[0] (.names)                                            0.261    38.026
n7325.in[0] (.names)                                             1.014    39.039
n7325.out[0] (.names)                                            0.261    39.300
n7326.in[0] (.names)                                             1.014    40.314
n7326.out[0] (.names)                                            0.261    40.575
n7327.in[0] (.names)                                             1.014    41.589
n7327.out[0] (.names)                                            0.261    41.850
n7328.in[0] (.names)                                             1.014    42.864
n7328.out[0] (.names)                                            0.261    43.125
n7244.in[1] (.names)                                             1.014    44.139
n7244.out[0] (.names)                                            0.261    44.400
n7331.in[1] (.names)                                             1.014    45.413
n7331.out[0] (.names)                                            0.261    45.674
n7332.in[0] (.names)                                             1.014    46.688
n7332.out[0] (.names)                                            0.261    46.949
n7162.in[0] (.names)                                             1.014    47.963
n7162.out[0] (.names)                                            0.261    48.224
n7228.in[0] (.names)                                             1.014    49.238
n7228.out[0] (.names)                                            0.261    49.499
n7329.in[0] (.names)                                             1.014    50.513
n7329.out[0] (.names)                                            0.261    50.774
n7330.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7330.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n1175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n749.in[2] (.names)                                              1.014    12.268
n749.out[0] (.names)                                             0.261    12.529
n750.in[0] (.names)                                              1.014    13.543
n750.out[0] (.names)                                             0.261    13.804
n751.in[0] (.names)                                              1.014    14.818
n751.out[0] (.names)                                             0.261    15.079
n752.in[0] (.names)                                              1.014    16.093
n752.out[0] (.names)                                             0.261    16.354
n726.in[0] (.names)                                              1.014    17.367
n726.out[0] (.names)                                             0.261    17.628
n723.in[1] (.names)                                              1.014    18.642
n723.out[0] (.names)                                             0.261    18.903
n724.in[0] (.names)                                              1.014    19.917
n724.out[0] (.names)                                             0.261    20.178
n696.in[2] (.names)                                              1.014    21.192
n696.out[0] (.names)                                             0.261    21.453
n697.in[3] (.names)                                              1.014    22.467
n697.out[0] (.names)                                             0.261    22.728
n698.in[1] (.names)                                              1.014    23.742
n698.out[0] (.names)                                             0.261    24.003
n700.in[0] (.names)                                              1.014    25.016
n700.out[0] (.names)                                             0.261    25.277
n621.in[0] (.names)                                              1.014    26.291
n621.out[0] (.names)                                             0.261    26.552
n703.in[0] (.names)                                              1.014    27.566
n703.out[0] (.names)                                             0.261    27.827
n706.in[2] (.names)                                              1.014    28.841
n706.out[0] (.names)                                             0.261    29.102
n708.in[0] (.names)                                              1.014    30.116
n708.out[0] (.names)                                             0.261    30.377
n666.in[1] (.names)                                              1.014    31.390
n666.out[0] (.names)                                             0.261    31.651
n1121.in[1] (.names)                                             1.014    32.665
n1121.out[0] (.names)                                            0.261    32.926
n1122.in[1] (.names)                                             1.014    33.940
n1122.out[0] (.names)                                            0.261    34.201
n1123.in[0] (.names)                                             1.014    35.215
n1123.out[0] (.names)                                            0.261    35.476
n1128.in[0] (.names)                                             1.014    36.490
n1128.out[0] (.names)                                            0.261    36.751
n1124.in[0] (.names)                                             1.014    37.765
n1124.out[0] (.names)                                            0.261    38.026
n1163.in[2] (.names)                                             1.014    39.039
n1163.out[0] (.names)                                            0.261    39.300
n1164.in[1] (.names)                                             1.014    40.314
n1164.out[0] (.names)                                            0.261    40.575
n1165.in[2] (.names)                                             1.014    41.589
n1165.out[0] (.names)                                            0.261    41.850
n1166.in[0] (.names)                                             1.014    42.864
n1166.out[0] (.names)                                            0.261    43.125
n1167.in[0] (.names)                                             1.014    44.139
n1167.out[0] (.names)                                            0.261    44.400
n1169.in[1] (.names)                                             1.014    45.413
n1169.out[0] (.names)                                            0.261    45.674
n379.in[0] (.names)                                              1.014    46.688
n379.out[0] (.names)                                             0.261    46.949
n1170.in[0] (.names)                                             1.014    47.963
n1170.out[0] (.names)                                            0.261    48.224
n1172.in[1] (.names)                                             1.014    49.238
n1172.out[0] (.names)                                            0.261    49.499
n1174.in[1] (.names)                                             1.014    50.513
n1174.out[0] (.names)                                            0.261    50.774
n1175.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1175.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n3361.Q[0] (.latch clocked by pclk)
Endpoint  : n3286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3361.clk[0] (.latch)                                            1.014     1.014
n3361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4607.in[0] (.names)                                             1.014     2.070
n4607.out[0] (.names)                                            0.261     2.331
n4609.in[0] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4651.in[0] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4589.in[1] (.names)                                             1.014     5.894
n4589.out[0] (.names)                                            0.261     6.155
n4533.in[3] (.names)                                             1.014     7.169
n4533.out[0] (.names)                                            0.261     7.430
n4525.in[1] (.names)                                             1.014     8.444
n4525.out[0] (.names)                                            0.261     8.705
n4516.in[2] (.names)                                             1.014     9.719
n4516.out[0] (.names)                                            0.261     9.980
n4540.in[1] (.names)                                             1.014    10.993
n4540.out[0] (.names)                                            0.261    11.254
n4538.in[1] (.names)                                             1.014    12.268
n4538.out[0] (.names)                                            0.261    12.529
n4539.in[0] (.names)                                             1.014    13.543
n4539.out[0] (.names)                                            0.261    13.804
n4513.in[0] (.names)                                             1.014    14.818
n4513.out[0] (.names)                                            0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n4515.in[0] (.names)                                             1.014    17.367
n4515.out[0] (.names)                                            0.261    17.628
n4517.in[1] (.names)                                             1.014    18.642
n4517.out[0] (.names)                                            0.261    18.903
n4518.in[1] (.names)                                             1.014    19.917
n4518.out[0] (.names)                                            0.261    20.178
n4519.in[0] (.names)                                             1.014    21.192
n4519.out[0] (.names)                                            0.261    21.453
n4520.in[0] (.names)                                             1.014    22.467
n4520.out[0] (.names)                                            0.261    22.728
n3874.in[1] (.names)                                             1.014    23.742
n3874.out[0] (.names)                                            0.261    24.003
n3875.in[1] (.names)                                             1.014    25.016
n3875.out[0] (.names)                                            0.261    25.277
n3876.in[1] (.names)                                             1.014    26.291
n3876.out[0] (.names)                                            0.261    26.552
n3878.in[0] (.names)                                             1.014    27.566
n3878.out[0] (.names)                                            0.261    27.827
n3879.in[1] (.names)                                             1.014    28.841
n3879.out[0] (.names)                                            0.261    29.102
n3881.in[0] (.names)                                             1.014    30.116
n3881.out[0] (.names)                                            0.261    30.377
n3882.in[0] (.names)                                             1.014    31.390
n3882.out[0] (.names)                                            0.261    31.651
n3886.in[0] (.names)                                             1.014    32.665
n3886.out[0] (.names)                                            0.261    32.926
n3887.in[0] (.names)                                             1.014    33.940
n3887.out[0] (.names)                                            0.261    34.201
n3888.in[0] (.names)                                             1.014    35.215
n3888.out[0] (.names)                                            0.261    35.476
n3889.in[0] (.names)                                             1.014    36.490
n3889.out[0] (.names)                                            0.261    36.751
n3890.in[1] (.names)                                             1.014    37.765
n3890.out[0] (.names)                                            0.261    38.026
n3891.in[0] (.names)                                             1.014    39.039
n3891.out[0] (.names)                                            0.261    39.300
n3894.in[0] (.names)                                             1.014    40.314
n3894.out[0] (.names)                                            0.261    40.575
n3895.in[0] (.names)                                             1.014    41.589
n3895.out[0] (.names)                                            0.261    41.850
n3899.in[1] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3902.in[1] (.names)                                             1.014    44.139
n3902.out[0] (.names)                                            0.261    44.400
n3903.in[0] (.names)                                             1.014    45.413
n3903.out[0] (.names)                                            0.261    45.674
n3904.in[1] (.names)                                             1.014    46.688
n3904.out[0] (.names)                                            0.261    46.949
n3900.in[0] (.names)                                             1.014    47.963
n3900.out[0] (.names)                                            0.261    48.224
n3244.in[0] (.names)                                             1.014    49.238
n3244.out[0] (.names)                                            0.261    49.499
n3285.in[0] (.names)                                             1.014    50.513
n3285.out[0] (.names)                                            0.261    50.774
n3286.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3286.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n3361.Q[0] (.latch clocked by pclk)
Endpoint  : n3339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3361.clk[0] (.latch)                                            1.014     1.014
n3361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4607.in[0] (.names)                                             1.014     2.070
n4607.out[0] (.names)                                            0.261     2.331
n4609.in[0] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4651.in[0] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4589.in[1] (.names)                                             1.014     5.894
n4589.out[0] (.names)                                            0.261     6.155
n4533.in[3] (.names)                                             1.014     7.169
n4533.out[0] (.names)                                            0.261     7.430
n4525.in[1] (.names)                                             1.014     8.444
n4525.out[0] (.names)                                            0.261     8.705
n4516.in[2] (.names)                                             1.014     9.719
n4516.out[0] (.names)                                            0.261     9.980
n4540.in[1] (.names)                                             1.014    10.993
n4540.out[0] (.names)                                            0.261    11.254
n4538.in[1] (.names)                                             1.014    12.268
n4538.out[0] (.names)                                            0.261    12.529
n4539.in[0] (.names)                                             1.014    13.543
n4539.out[0] (.names)                                            0.261    13.804
n4513.in[0] (.names)                                             1.014    14.818
n4513.out[0] (.names)                                            0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n4515.in[0] (.names)                                             1.014    17.367
n4515.out[0] (.names)                                            0.261    17.628
n4517.in[1] (.names)                                             1.014    18.642
n4517.out[0] (.names)                                            0.261    18.903
n4518.in[1] (.names)                                             1.014    19.917
n4518.out[0] (.names)                                            0.261    20.178
n4519.in[0] (.names)                                             1.014    21.192
n4519.out[0] (.names)                                            0.261    21.453
n4520.in[0] (.names)                                             1.014    22.467
n4520.out[0] (.names)                                            0.261    22.728
n3874.in[1] (.names)                                             1.014    23.742
n3874.out[0] (.names)                                            0.261    24.003
n3875.in[1] (.names)                                             1.014    25.016
n3875.out[0] (.names)                                            0.261    25.277
n3876.in[1] (.names)                                             1.014    26.291
n3876.out[0] (.names)                                            0.261    26.552
n3878.in[0] (.names)                                             1.014    27.566
n3878.out[0] (.names)                                            0.261    27.827
n3879.in[1] (.names)                                             1.014    28.841
n3879.out[0] (.names)                                            0.261    29.102
n3881.in[0] (.names)                                             1.014    30.116
n3881.out[0] (.names)                                            0.261    30.377
n3882.in[0] (.names)                                             1.014    31.390
n3882.out[0] (.names)                                            0.261    31.651
n3886.in[0] (.names)                                             1.014    32.665
n3886.out[0] (.names)                                            0.261    32.926
n3887.in[0] (.names)                                             1.014    33.940
n3887.out[0] (.names)                                            0.261    34.201
n3888.in[0] (.names)                                             1.014    35.215
n3888.out[0] (.names)                                            0.261    35.476
n3889.in[0] (.names)                                             1.014    36.490
n3889.out[0] (.names)                                            0.261    36.751
n3890.in[1] (.names)                                             1.014    37.765
n3890.out[0] (.names)                                            0.261    38.026
n3891.in[0] (.names)                                             1.014    39.039
n3891.out[0] (.names)                                            0.261    39.300
n3894.in[0] (.names)                                             1.014    40.314
n3894.out[0] (.names)                                            0.261    40.575
n3895.in[0] (.names)                                             1.014    41.589
n3895.out[0] (.names)                                            0.261    41.850
n3899.in[1] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3902.in[1] (.names)                                             1.014    44.139
n3902.out[0] (.names)                                            0.261    44.400
n3903.in[0] (.names)                                             1.014    45.413
n3903.out[0] (.names)                                            0.261    45.674
n3904.in[1] (.names)                                             1.014    46.688
n3904.out[0] (.names)                                            0.261    46.949
n3900.in[0] (.names)                                             1.014    47.963
n3900.out[0] (.names)                                            0.261    48.224
n3901.in[0] (.names)                                             1.014    49.238
n3901.out[0] (.names)                                            0.261    49.499
n3338.in[1] (.names)                                             1.014    50.513
n3338.out[0] (.names)                                            0.261    50.774
n3339.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n2304.Q[0] (.latch clocked by pclk)
Endpoint  : n1883.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2304.clk[0] (.latch)                                            1.014     1.014
n2304.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1771.in[0] (.names)                                             1.014     2.070
n1771.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n1709.in[1] (.names)                                             1.014     4.619
n1709.out[0] (.names)                                            0.261     4.880
n2306.in[1] (.names)                                             1.014     5.894
n2306.out[0] (.names)                                            0.261     6.155
n2312.in[1] (.names)                                             1.014     7.169
n2312.out[0] (.names)                                            0.261     7.430
n2313.in[0] (.names)                                             1.014     8.444
n2313.out[0] (.names)                                            0.261     8.705
n2314.in[1] (.names)                                             1.014     9.719
n2314.out[0] (.names)                                            0.261     9.980
n1545.in[1] (.names)                                             1.014    10.993
n1545.out[0] (.names)                                            0.261    11.254
n1644.in[0] (.names)                                             1.014    12.268
n1644.out[0] (.names)                                            0.261    12.529
n1654.in[0] (.names)                                             1.014    13.543
n1654.out[0] (.names)                                            0.261    13.804
n1655.in[0] (.names)                                             1.014    14.818
n1655.out[0] (.names)                                            0.261    15.079
n1651.in[0] (.names)                                             1.014    16.093
n1651.out[0] (.names)                                            0.261    16.354
n1649.in[0] (.names)                                             1.014    17.367
n1649.out[0] (.names)                                            0.261    17.628
n1650.in[0] (.names)                                             1.014    18.642
n1650.out[0] (.names)                                            0.261    18.903
n1652.in[3] (.names)                                             1.014    19.917
n1652.out[0] (.names)                                            0.261    20.178
n1660.in[1] (.names)                                             1.014    21.192
n1660.out[0] (.names)                                            0.261    21.453
n1662.in[0] (.names)                                             1.014    22.467
n1662.out[0] (.names)                                            0.261    22.728
n1629.in[1] (.names)                                             1.014    23.742
n1629.out[0] (.names)                                            0.261    24.003
n1663.in[0] (.names)                                             1.014    25.016
n1663.out[0] (.names)                                            0.261    25.277
n1664.in[1] (.names)                                             1.014    26.291
n1664.out[0] (.names)                                            0.261    26.552
n1665.in[1] (.names)                                             1.014    27.566
n1665.out[0] (.names)                                            0.261    27.827
n1667.in[1] (.names)                                             1.014    28.841
n1667.out[0] (.names)                                            0.261    29.102
n1668.in[0] (.names)                                             1.014    30.116
n1668.out[0] (.names)                                            0.261    30.377
n1669.in[0] (.names)                                             1.014    31.390
n1669.out[0] (.names)                                            0.261    31.651
n1872.in[0] (.names)                                             1.014    32.665
n1872.out[0] (.names)                                            0.261    32.926
n1873.in[0] (.names)                                             1.014    33.940
n1873.out[0] (.names)                                            0.261    34.201
n1868.in[1] (.names)                                             1.014    35.215
n1868.out[0] (.names)                                            0.261    35.476
n1852.in[0] (.names)                                             1.014    36.490
n1852.out[0] (.names)                                            0.261    36.751
n1874.in[1] (.names)                                             1.014    37.765
n1874.out[0] (.names)                                            0.261    38.026
n1875.in[3] (.names)                                             1.014    39.039
n1875.out[0] (.names)                                            0.261    39.300
n1877.in[1] (.names)                                             1.014    40.314
n1877.out[0] (.names)                                            0.261    40.575
n1265.in[0] (.names)                                             1.014    41.589
n1265.out[0] (.names)                                            0.261    41.850
n1881.in[0] (.names)                                             1.014    42.864
n1881.out[0] (.names)                                            0.261    43.125
n1879.in[0] (.names)                                             1.014    44.139
n1879.out[0] (.names)                                            0.261    44.400
n1880.in[0] (.names)                                             1.014    45.413
n1880.out[0] (.names)                                            0.261    45.674
n1882.in[0] (.names)                                             1.014    46.688
n1882.out[0] (.names)                                            0.261    46.949
n1878.in[1] (.names)                                             1.014    47.963
n1878.out[0] (.names)                                            0.261    48.224
n1225.in[0] (.names)                                             1.014    49.238
n1225.out[0] (.names)                                            0.261    49.499
n1207.in[1] (.names)                                             1.014    50.513
n1207.out[0] (.names)                                            0.261    50.774
n1883.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1883.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n2304.Q[0] (.latch clocked by pclk)
Endpoint  : n1208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2304.clk[0] (.latch)                                            1.014     1.014
n2304.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1771.in[0] (.names)                                             1.014     2.070
n1771.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n1709.in[1] (.names)                                             1.014     4.619
n1709.out[0] (.names)                                            0.261     4.880
n2306.in[1] (.names)                                             1.014     5.894
n2306.out[0] (.names)                                            0.261     6.155
n2312.in[1] (.names)                                             1.014     7.169
n2312.out[0] (.names)                                            0.261     7.430
n2313.in[0] (.names)                                             1.014     8.444
n2313.out[0] (.names)                                            0.261     8.705
n2314.in[1] (.names)                                             1.014     9.719
n2314.out[0] (.names)                                            0.261     9.980
n1545.in[1] (.names)                                             1.014    10.993
n1545.out[0] (.names)                                            0.261    11.254
n1644.in[0] (.names)                                             1.014    12.268
n1644.out[0] (.names)                                            0.261    12.529
n1654.in[0] (.names)                                             1.014    13.543
n1654.out[0] (.names)                                            0.261    13.804
n1655.in[0] (.names)                                             1.014    14.818
n1655.out[0] (.names)                                            0.261    15.079
n1651.in[0] (.names)                                             1.014    16.093
n1651.out[0] (.names)                                            0.261    16.354
n1649.in[0] (.names)                                             1.014    17.367
n1649.out[0] (.names)                                            0.261    17.628
n1650.in[0] (.names)                                             1.014    18.642
n1650.out[0] (.names)                                            0.261    18.903
n1652.in[3] (.names)                                             1.014    19.917
n1652.out[0] (.names)                                            0.261    20.178
n1660.in[1] (.names)                                             1.014    21.192
n1660.out[0] (.names)                                            0.261    21.453
n1662.in[0] (.names)                                             1.014    22.467
n1662.out[0] (.names)                                            0.261    22.728
n1629.in[1] (.names)                                             1.014    23.742
n1629.out[0] (.names)                                            0.261    24.003
n1663.in[0] (.names)                                             1.014    25.016
n1663.out[0] (.names)                                            0.261    25.277
n1664.in[1] (.names)                                             1.014    26.291
n1664.out[0] (.names)                                            0.261    26.552
n1665.in[1] (.names)                                             1.014    27.566
n1665.out[0] (.names)                                            0.261    27.827
n1667.in[1] (.names)                                             1.014    28.841
n1667.out[0] (.names)                                            0.261    29.102
n1668.in[0] (.names)                                             1.014    30.116
n1668.out[0] (.names)                                            0.261    30.377
n1669.in[0] (.names)                                             1.014    31.390
n1669.out[0] (.names)                                            0.261    31.651
n1872.in[0] (.names)                                             1.014    32.665
n1872.out[0] (.names)                                            0.261    32.926
n1873.in[0] (.names)                                             1.014    33.940
n1873.out[0] (.names)                                            0.261    34.201
n1868.in[1] (.names)                                             1.014    35.215
n1868.out[0] (.names)                                            0.261    35.476
n1852.in[0] (.names)                                             1.014    36.490
n1852.out[0] (.names)                                            0.261    36.751
n1874.in[1] (.names)                                             1.014    37.765
n1874.out[0] (.names)                                            0.261    38.026
n1875.in[3] (.names)                                             1.014    39.039
n1875.out[0] (.names)                                            0.261    39.300
n1877.in[1] (.names)                                             1.014    40.314
n1877.out[0] (.names)                                            0.261    40.575
n1265.in[0] (.names)                                             1.014    41.589
n1265.out[0] (.names)                                            0.261    41.850
n1881.in[0] (.names)                                             1.014    42.864
n1881.out[0] (.names)                                            0.261    43.125
n1879.in[0] (.names)                                             1.014    44.139
n1879.out[0] (.names)                                            0.261    44.400
n1880.in[0] (.names)                                             1.014    45.413
n1880.out[0] (.names)                                            0.261    45.674
n1882.in[0] (.names)                                             1.014    46.688
n1882.out[0] (.names)                                            0.261    46.949
n1878.in[1] (.names)                                             1.014    47.963
n1878.out[0] (.names)                                            0.261    48.224
n1225.in[0] (.names)                                             1.014    49.238
n1225.out[0] (.names)                                            0.261    49.499
n1207.in[1] (.names)                                             1.014    50.513
n1207.out[0] (.names)                                            0.261    50.774
n1208.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1208.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n1299.Q[0] (.latch clocked by pclk)
Endpoint  : n1923.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1299.clk[0] (.latch)                                            1.014     1.014
n1299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1697.in[1] (.names)                                             1.014     2.070
n1697.out[0] (.names)                                            0.261     2.331
n1698.in[0] (.names)                                             1.014     3.344
n1698.out[0] (.names)                                            0.261     3.605
n1699.in[0] (.names)                                             1.014     4.619
n1699.out[0] (.names)                                            0.261     4.880
n1700.in[0] (.names)                                             1.014     5.894
n1700.out[0] (.names)                                            0.261     6.155
n1707.in[2] (.names)                                             1.014     7.169
n1707.out[0] (.names)                                            0.261     7.430
n1710.in[1] (.names)                                             1.014     8.444
n1710.out[0] (.names)                                            0.261     8.705
n1711.in[0] (.names)                                             1.014     9.719
n1711.out[0] (.names)                                            0.261     9.980
n1706.in[0] (.names)                                             1.014    10.993
n1706.out[0] (.names)                                            0.261    11.254
n1708.in[0] (.names)                                             1.014    12.268
n1708.out[0] (.names)                                            0.261    12.529
n1727.in[2] (.names)                                             1.014    13.543
n1727.out[0] (.names)                                            0.261    13.804
n1728.in[0] (.names)                                             1.014    14.818
n1728.out[0] (.names)                                            0.261    15.079
n1729.in[0] (.names)                                             1.014    16.093
n1729.out[0] (.names)                                            0.261    16.354
n1733.in[0] (.names)                                             1.014    17.367
n1733.out[0] (.names)                                            0.261    17.628
n1734.in[0] (.names)                                             1.014    18.642
n1734.out[0] (.names)                                            0.261    18.903
n1737.in[1] (.names)                                             1.014    19.917
n1737.out[0] (.names)                                            0.261    20.178
n1744.in[0] (.names)                                             1.014    21.192
n1744.out[0] (.names)                                            0.261    21.453
n1718.in[1] (.names)                                             1.014    22.467
n1718.out[0] (.names)                                            0.261    22.728
n1736.in[0] (.names)                                             1.014    23.742
n1736.out[0] (.names)                                            0.261    24.003
n1745.in[1] (.names)                                             1.014    25.016
n1745.out[0] (.names)                                            0.261    25.277
n1747.in[0] (.names)                                             1.014    26.291
n1747.out[0] (.names)                                            0.261    26.552
n1749.in[1] (.names)                                             1.014    27.566
n1749.out[0] (.names)                                            0.261    27.827
n1751.in[0] (.names)                                             1.014    28.841
n1751.out[0] (.names)                                            0.261    29.102
n1752.in[0] (.names)                                             1.014    30.116
n1752.out[0] (.names)                                            0.261    30.377
n1753.in[1] (.names)                                             1.014    31.390
n1753.out[0] (.names)                                            0.261    31.651
n1754.in[1] (.names)                                             1.014    32.665
n1754.out[0] (.names)                                            0.261    32.926
n1756.in[1] (.names)                                             1.014    33.940
n1756.out[0] (.names)                                            0.261    34.201
n1757.in[0] (.names)                                             1.014    35.215
n1757.out[0] (.names)                                            0.261    35.476
n1915.in[1] (.names)                                             1.014    36.490
n1915.out[0] (.names)                                            0.261    36.751
n1975.in[2] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1994.in[1] (.names)                                             1.014    39.039
n1994.out[0] (.names)                                            0.261    39.300
n1995.in[1] (.names)                                             1.014    40.314
n1995.out[0] (.names)                                            0.261    40.575
n1962.in[2] (.names)                                             1.014    41.589
n1962.out[0] (.names)                                            0.261    41.850
n1996.in[2] (.names)                                             1.014    42.864
n1996.out[0] (.names)                                            0.261    43.125
n1997.in[2] (.names)                                             1.014    44.139
n1997.out[0] (.names)                                            0.261    44.400
n1998.in[1] (.names)                                             1.014    45.413
n1998.out[0] (.names)                                            0.261    45.674
n1999.in[1] (.names)                                             1.014    46.688
n1999.out[0] (.names)                                            0.261    46.949
n1920.in[0] (.names)                                             1.014    47.963
n1920.out[0] (.names)                                            0.261    48.224
n1922.in[0] (.names)                                             1.014    49.238
n1922.out[0] (.names)                                            0.261    49.499
n376.in[0] (.names)                                              1.014    50.513
n376.out[0] (.names)                                             0.261    50.774
n1923.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1923.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n1299.Q[0] (.latch clocked by pclk)
Endpoint  : n1890.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1299.clk[0] (.latch)                                            1.014     1.014
n1299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1697.in[1] (.names)                                             1.014     2.070
n1697.out[0] (.names)                                            0.261     2.331
n1698.in[0] (.names)                                             1.014     3.344
n1698.out[0] (.names)                                            0.261     3.605
n1699.in[0] (.names)                                             1.014     4.619
n1699.out[0] (.names)                                            0.261     4.880
n1700.in[0] (.names)                                             1.014     5.894
n1700.out[0] (.names)                                            0.261     6.155
n1707.in[2] (.names)                                             1.014     7.169
n1707.out[0] (.names)                                            0.261     7.430
n1710.in[1] (.names)                                             1.014     8.444
n1710.out[0] (.names)                                            0.261     8.705
n1711.in[0] (.names)                                             1.014     9.719
n1711.out[0] (.names)                                            0.261     9.980
n1706.in[0] (.names)                                             1.014    10.993
n1706.out[0] (.names)                                            0.261    11.254
n1708.in[0] (.names)                                             1.014    12.268
n1708.out[0] (.names)                                            0.261    12.529
n1727.in[2] (.names)                                             1.014    13.543
n1727.out[0] (.names)                                            0.261    13.804
n1728.in[0] (.names)                                             1.014    14.818
n1728.out[0] (.names)                                            0.261    15.079
n1729.in[0] (.names)                                             1.014    16.093
n1729.out[0] (.names)                                            0.261    16.354
n1733.in[0] (.names)                                             1.014    17.367
n1733.out[0] (.names)                                            0.261    17.628
n1734.in[0] (.names)                                             1.014    18.642
n1734.out[0] (.names)                                            0.261    18.903
n1737.in[1] (.names)                                             1.014    19.917
n1737.out[0] (.names)                                            0.261    20.178
n1744.in[0] (.names)                                             1.014    21.192
n1744.out[0] (.names)                                            0.261    21.453
n1718.in[1] (.names)                                             1.014    22.467
n1718.out[0] (.names)                                            0.261    22.728
n1736.in[0] (.names)                                             1.014    23.742
n1736.out[0] (.names)                                            0.261    24.003
n1745.in[1] (.names)                                             1.014    25.016
n1745.out[0] (.names)                                            0.261    25.277
n1747.in[0] (.names)                                             1.014    26.291
n1747.out[0] (.names)                                            0.261    26.552
n1749.in[1] (.names)                                             1.014    27.566
n1749.out[0] (.names)                                            0.261    27.827
n1751.in[0] (.names)                                             1.014    28.841
n1751.out[0] (.names)                                            0.261    29.102
n1752.in[0] (.names)                                             1.014    30.116
n1752.out[0] (.names)                                            0.261    30.377
n1753.in[1] (.names)                                             1.014    31.390
n1753.out[0] (.names)                                            0.261    31.651
n1754.in[1] (.names)                                             1.014    32.665
n1754.out[0] (.names)                                            0.261    32.926
n1756.in[1] (.names)                                             1.014    33.940
n1756.out[0] (.names)                                            0.261    34.201
n1757.in[0] (.names)                                             1.014    35.215
n1757.out[0] (.names)                                            0.261    35.476
n1915.in[1] (.names)                                             1.014    36.490
n1915.out[0] (.names)                                            0.261    36.751
n1975.in[2] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1994.in[1] (.names)                                             1.014    39.039
n1994.out[0] (.names)                                            0.261    39.300
n1995.in[1] (.names)                                             1.014    40.314
n1995.out[0] (.names)                                            0.261    40.575
n1962.in[2] (.names)                                             1.014    41.589
n1962.out[0] (.names)                                            0.261    41.850
n1996.in[2] (.names)                                             1.014    42.864
n1996.out[0] (.names)                                            0.261    43.125
n1997.in[2] (.names)                                             1.014    44.139
n1997.out[0] (.names)                                            0.261    44.400
n1998.in[1] (.names)                                             1.014    45.413
n1998.out[0] (.names)                                            0.261    45.674
n1999.in[1] (.names)                                             1.014    46.688
n1999.out[0] (.names)                                            0.261    46.949
n1920.in[0] (.names)                                             1.014    47.963
n1920.out[0] (.names)                                            0.261    48.224
n1922.in[0] (.names)                                             1.014    49.238
n1922.out[0] (.names)                                            0.261    49.499
n376.in[0] (.names)                                              1.014    50.513
n376.out[0] (.names)                                             0.261    50.774
n1890.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1890.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n1299.Q[0] (.latch clocked by pclk)
Endpoint  : n377.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1299.clk[0] (.latch)                                            1.014     1.014
n1299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1697.in[1] (.names)                                             1.014     2.070
n1697.out[0] (.names)                                            0.261     2.331
n1698.in[0] (.names)                                             1.014     3.344
n1698.out[0] (.names)                                            0.261     3.605
n1699.in[0] (.names)                                             1.014     4.619
n1699.out[0] (.names)                                            0.261     4.880
n1700.in[0] (.names)                                             1.014     5.894
n1700.out[0] (.names)                                            0.261     6.155
n1707.in[2] (.names)                                             1.014     7.169
n1707.out[0] (.names)                                            0.261     7.430
n1710.in[1] (.names)                                             1.014     8.444
n1710.out[0] (.names)                                            0.261     8.705
n1711.in[0] (.names)                                             1.014     9.719
n1711.out[0] (.names)                                            0.261     9.980
n1706.in[0] (.names)                                             1.014    10.993
n1706.out[0] (.names)                                            0.261    11.254
n1708.in[0] (.names)                                             1.014    12.268
n1708.out[0] (.names)                                            0.261    12.529
n1727.in[2] (.names)                                             1.014    13.543
n1727.out[0] (.names)                                            0.261    13.804
n1728.in[0] (.names)                                             1.014    14.818
n1728.out[0] (.names)                                            0.261    15.079
n1729.in[0] (.names)                                             1.014    16.093
n1729.out[0] (.names)                                            0.261    16.354
n1733.in[0] (.names)                                             1.014    17.367
n1733.out[0] (.names)                                            0.261    17.628
n1734.in[0] (.names)                                             1.014    18.642
n1734.out[0] (.names)                                            0.261    18.903
n1737.in[1] (.names)                                             1.014    19.917
n1737.out[0] (.names)                                            0.261    20.178
n1744.in[0] (.names)                                             1.014    21.192
n1744.out[0] (.names)                                            0.261    21.453
n1718.in[1] (.names)                                             1.014    22.467
n1718.out[0] (.names)                                            0.261    22.728
n1736.in[0] (.names)                                             1.014    23.742
n1736.out[0] (.names)                                            0.261    24.003
n1745.in[1] (.names)                                             1.014    25.016
n1745.out[0] (.names)                                            0.261    25.277
n1747.in[0] (.names)                                             1.014    26.291
n1747.out[0] (.names)                                            0.261    26.552
n1749.in[1] (.names)                                             1.014    27.566
n1749.out[0] (.names)                                            0.261    27.827
n1751.in[0] (.names)                                             1.014    28.841
n1751.out[0] (.names)                                            0.261    29.102
n1752.in[0] (.names)                                             1.014    30.116
n1752.out[0] (.names)                                            0.261    30.377
n1753.in[1] (.names)                                             1.014    31.390
n1753.out[0] (.names)                                            0.261    31.651
n1754.in[1] (.names)                                             1.014    32.665
n1754.out[0] (.names)                                            0.261    32.926
n1756.in[1] (.names)                                             1.014    33.940
n1756.out[0] (.names)                                            0.261    34.201
n1757.in[0] (.names)                                             1.014    35.215
n1757.out[0] (.names)                                            0.261    35.476
n1915.in[1] (.names)                                             1.014    36.490
n1915.out[0] (.names)                                            0.261    36.751
n1975.in[2] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1994.in[1] (.names)                                             1.014    39.039
n1994.out[0] (.names)                                            0.261    39.300
n1995.in[1] (.names)                                             1.014    40.314
n1995.out[0] (.names)                                            0.261    40.575
n1962.in[2] (.names)                                             1.014    41.589
n1962.out[0] (.names)                                            0.261    41.850
n1996.in[2] (.names)                                             1.014    42.864
n1996.out[0] (.names)                                            0.261    43.125
n1997.in[2] (.names)                                             1.014    44.139
n1997.out[0] (.names)                                            0.261    44.400
n1998.in[1] (.names)                                             1.014    45.413
n1998.out[0] (.names)                                            0.261    45.674
n1999.in[1] (.names)                                             1.014    46.688
n1999.out[0] (.names)                                            0.261    46.949
n1920.in[0] (.names)                                             1.014    47.963
n1920.out[0] (.names)                                            0.261    48.224
n1922.in[0] (.names)                                             1.014    49.238
n1922.out[0] (.names)                                            0.261    49.499
n376.in[0] (.names)                                              1.014    50.513
n376.out[0] (.names)                                             0.261    50.774
n377.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n377.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n9330.Q[0] (.latch clocked by pclk)
Endpoint  : n9172.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9330.clk[0] (.latch)                                            1.014     1.014
n9330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9752.in[0] (.names)                                             1.014     2.070
n9752.out[0] (.names)                                            0.261     2.331
n9909.in[2] (.names)                                             1.014     3.344
n9909.out[0] (.names)                                            0.261     3.605
n9910.in[2] (.names)                                             1.014     4.619
n9910.out[0] (.names)                                            0.261     4.880
n9858.in[0] (.names)                                             1.014     5.894
n9858.out[0] (.names)                                            0.261     6.155
n9809.in[0] (.names)                                             1.014     7.169
n9809.out[0] (.names)                                            0.261     7.430
n9811.in[0] (.names)                                             1.014     8.444
n9811.out[0] (.names)                                            0.261     8.705
n9813.in[0] (.names)                                             1.014     9.719
n9813.out[0] (.names)                                            0.261     9.980
n9815.in[1] (.names)                                             1.014    10.993
n9815.out[0] (.names)                                            0.261    11.254
n9820.in[0] (.names)                                             1.014    12.268
n9820.out[0] (.names)                                            0.261    12.529
n9821.in[0] (.names)                                             1.014    13.543
n9821.out[0] (.names)                                            0.261    13.804
n9824.in[1] (.names)                                             1.014    14.818
n9824.out[0] (.names)                                            0.261    15.079
n9825.in[0] (.names)                                             1.014    16.093
n9825.out[0] (.names)                                            0.261    16.354
n9826.in[2] (.names)                                             1.014    17.367
n9826.out[0] (.names)                                            0.261    17.628
n9827.in[0] (.names)                                             1.014    18.642
n9827.out[0] (.names)                                            0.261    18.903
n9828.in[0] (.names)                                             1.014    19.917
n9828.out[0] (.names)                                            0.261    20.178
n9838.in[3] (.names)                                             1.014    21.192
n9838.out[0] (.names)                                            0.261    21.453
n9839.in[0] (.names)                                             1.014    22.467
n9839.out[0] (.names)                                            0.261    22.728
n9841.in[2] (.names)                                             1.014    23.742
n9841.out[0] (.names)                                            0.261    24.003
n9844.in[2] (.names)                                             1.014    25.016
n9844.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9833.in[0] (.names)                                             1.014    28.841
n9833.out[0] (.names)                                            0.261    29.102
n9834.in[1] (.names)                                             1.014    30.116
n9834.out[0] (.names)                                            0.261    30.377
n9837.in[1] (.names)                                             1.014    31.390
n9837.out[0] (.names)                                            0.261    31.651
n9829.in[0] (.names)                                             1.014    32.665
n9829.out[0] (.names)                                            0.261    32.926
n9830.in[0] (.names)                                             1.014    33.940
n9830.out[0] (.names)                                            0.261    34.201
n9797.in[1] (.names)                                             1.014    35.215
n9797.out[0] (.names)                                            0.261    35.476
n9891.in[1] (.names)                                             1.014    36.490
n9891.out[0] (.names)                                            0.261    36.751
n9736.in[0] (.names)                                             1.014    37.765
n9736.out[0] (.names)                                            0.261    38.026
n9737.in[1] (.names)                                             1.014    39.039
n9737.out[0] (.names)                                            0.261    39.300
n9743.in[1] (.names)                                             1.014    40.314
n9743.out[0] (.names)                                            0.261    40.575
n9708.in[0] (.names)                                             1.014    41.589
n9708.out[0] (.names)                                            0.261    41.850
n9702.in[0] (.names)                                             1.014    42.864
n9702.out[0] (.names)                                            0.261    43.125
n9703.in[1] (.names)                                             1.014    44.139
n9703.out[0] (.names)                                            0.261    44.400
n9704.in[2] (.names)                                             1.014    45.413
n9704.out[0] (.names)                                            0.261    45.674
n9381.in[0] (.names)                                             1.014    46.688
n9381.out[0] (.names)                                            0.261    46.949
n9706.in[0] (.names)                                             1.014    47.963
n9706.out[0] (.names)                                            0.261    48.224
n9709.in[1] (.names)                                             1.014    49.238
n9709.out[0] (.names)                                            0.261    49.499
n9171.in[0] (.names)                                             1.014    50.513
n9171.out[0] (.names)                                            0.261    50.774
n9172.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9172.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n16987.Q[0] (.latch clocked by pclk)
Endpoint  : n16264.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16987.clk[0] (.latch)                                           1.014     1.014
n16987.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17045.in[0] (.names)                                            1.014     2.070
n17045.out[0] (.names)                                           0.261     2.331
n17079.in[0] (.names)                                            1.014     3.344
n17079.out[0] (.names)                                           0.261     3.605
n17080.in[0] (.names)                                            1.014     4.619
n17080.out[0] (.names)                                           0.261     4.880
n17047.in[0] (.names)                                            1.014     5.894
n17047.out[0] (.names)                                           0.261     6.155
n17048.in[1] (.names)                                            1.014     7.169
n17048.out[0] (.names)                                           0.261     7.430
n17054.in[0] (.names)                                            1.014     8.444
n17054.out[0] (.names)                                           0.261     8.705
n17055.in[0] (.names)                                            1.014     9.719
n17055.out[0] (.names)                                           0.261     9.980
n17056.in[0] (.names)                                            1.014    10.993
n17056.out[0] (.names)                                           0.261    11.254
n17058.in[0] (.names)                                            1.014    12.268
n17058.out[0] (.names)                                           0.261    12.529
n17059.in[0] (.names)                                            1.014    13.543
n17059.out[0] (.names)                                           0.261    13.804
n17050.in[1] (.names)                                            1.014    14.818
n17050.out[0] (.names)                                           0.261    15.079
n17051.in[0] (.names)                                            1.014    16.093
n17051.out[0] (.names)                                           0.261    16.354
n17052.in[1] (.names)                                            1.014    17.367
n17052.out[0] (.names)                                           0.261    17.628
n17057.in[1] (.names)                                            1.014    18.642
n17057.out[0] (.names)                                           0.261    18.903
n17060.in[0] (.names)                                            1.014    19.917
n17060.out[0] (.names)                                           0.261    20.178
n17061.in[0] (.names)                                            1.014    21.192
n17061.out[0] (.names)                                           0.261    21.453
n17062.in[0] (.names)                                            1.014    22.467
n17062.out[0] (.names)                                           0.261    22.728
n17077.in[1] (.names)                                            1.014    23.742
n17077.out[0] (.names)                                           0.261    24.003
n17082.in[1] (.names)                                            1.014    25.016
n17082.out[0] (.names)                                           0.261    25.277
n17083.in[0] (.names)                                            1.014    26.291
n17083.out[0] (.names)                                           0.261    26.552
n17084.in[0] (.names)                                            1.014    27.566
n17084.out[0] (.names)                                           0.261    27.827
n17133.in[1] (.names)                                            1.014    28.841
n17133.out[0] (.names)                                           0.261    29.102
n17138.in[1] (.names)                                            1.014    30.116
n17138.out[0] (.names)                                           0.261    30.377
n17139.in[0] (.names)                                            1.014    31.390
n17139.out[0] (.names)                                           0.261    31.651
n17454.in[2] (.names)                                            1.014    32.665
n17454.out[0] (.names)                                           0.261    32.926
n17455.in[0] (.names)                                            1.014    33.940
n17455.out[0] (.names)                                           0.261    34.201
n17457.in[0] (.names)                                            1.014    35.215
n17457.out[0] (.names)                                           0.261    35.476
n17458.in[0] (.names)                                            1.014    36.490
n17458.out[0] (.names)                                           0.261    36.751
n17459.in[0] (.names)                                            1.014    37.765
n17459.out[0] (.names)                                           0.261    38.026
n16237.in[0] (.names)                                            1.014    39.039
n16237.out[0] (.names)                                           0.261    39.300
n17456.in[0] (.names)                                            1.014    40.314
n17456.out[0] (.names)                                           0.261    40.575
n17460.in[2] (.names)                                            1.014    41.589
n17460.out[0] (.names)                                           0.261    41.850
n17461.in[0] (.names)                                            1.014    42.864
n17461.out[0] (.names)                                           0.261    43.125
n17462.in[0] (.names)                                            1.014    44.139
n17462.out[0] (.names)                                           0.261    44.400
n17463.in[1] (.names)                                            1.014    45.413
n17463.out[0] (.names)                                           0.261    45.674
n16257.in[1] (.names)                                            1.014    46.688
n16257.out[0] (.names)                                           0.261    46.949
n17464.in[0] (.names)                                            1.014    47.963
n17464.out[0] (.names)                                           0.261    48.224
n17466.in[2] (.names)                                            1.014    49.238
n17466.out[0] (.names)                                           0.261    49.499
n16263.in[0] (.names)                                            1.014    50.513
n16263.out[0] (.names)                                           0.261    50.774
n16264.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16264.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n14892.Q[0] (.latch clocked by pclk)
Endpoint  : n14617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14892.clk[0] (.latch)                                           1.014     1.014
n14892.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14894.in[0] (.names)                                            1.014     2.070
n14894.out[0] (.names)                                           0.261     2.331
n14895.in[0] (.names)                                            1.014     3.344
n14895.out[0] (.names)                                           0.261     3.605
n14896.in[1] (.names)                                            1.014     4.619
n14896.out[0] (.names)                                           0.261     4.880
n14897.in[2] (.names)                                            1.014     5.894
n14897.out[0] (.names)                                           0.261     6.155
n14898.in[0] (.names)                                            1.014     7.169
n14898.out[0] (.names)                                           0.261     7.430
n15319.in[3] (.names)                                            1.014     8.444
n15319.out[0] (.names)                                           0.261     8.705
n15320.in[2] (.names)                                            1.014     9.719
n15320.out[0] (.names)                                           0.261     9.980
n15321.in[0] (.names)                                            1.014    10.993
n15321.out[0] (.names)                                           0.261    11.254
n15322.in[0] (.names)                                            1.014    12.268
n15322.out[0] (.names)                                           0.261    12.529
n15323.in[0] (.names)                                            1.014    13.543
n15323.out[0] (.names)                                           0.261    13.804
n15324.in[0] (.names)                                            1.014    14.818
n15324.out[0] (.names)                                           0.261    15.079
n15326.in[0] (.names)                                            1.014    16.093
n15326.out[0] (.names)                                           0.261    16.354
n15261.in[0] (.names)                                            1.014    17.367
n15261.out[0] (.names)                                           0.261    17.628
n15327.in[2] (.names)                                            1.014    18.642
n15327.out[0] (.names)                                           0.261    18.903
n15328.in[1] (.names)                                            1.014    19.917
n15328.out[0] (.names)                                           0.261    20.178
n15329.in[3] (.names)                                            1.014    21.192
n15329.out[0] (.names)                                           0.261    21.453
n15336.in[1] (.names)                                            1.014    22.467
n15336.out[0] (.names)                                           0.261    22.728
n15299.in[0] (.names)                                            1.014    23.742
n15299.out[0] (.names)                                           0.261    24.003
n15341.in[2] (.names)                                            1.014    25.016
n15341.out[0] (.names)                                           0.261    25.277
n15303.in[3] (.names)                                            1.014    26.291
n15303.out[0] (.names)                                           0.261    26.552
n15258.in[1] (.names)                                            1.014    27.566
n15258.out[0] (.names)                                           0.261    27.827
n15366.in[0] (.names)                                            1.014    28.841
n15366.out[0] (.names)                                           0.261    29.102
n15368.in[0] (.names)                                            1.014    30.116
n15368.out[0] (.names)                                           0.261    30.377
n15300.in[0] (.names)                                            1.014    31.390
n15300.out[0] (.names)                                           0.261    31.651
n15302.in[0] (.names)                                            1.014    32.665
n15302.out[0] (.names)                                           0.261    32.926
n15304.in[0] (.names)                                            1.014    33.940
n15304.out[0] (.names)                                           0.261    34.201
n15306.in[1] (.names)                                            1.014    35.215
n15306.out[0] (.names)                                           0.261    35.476
n14595.in[0] (.names)                                            1.014    36.490
n14595.out[0] (.names)                                           0.261    36.751
n14599.in[2] (.names)                                            1.014    37.765
n14599.out[0] (.names)                                           0.261    38.026
n14600.in[1] (.names)                                            1.014    39.039
n14600.out[0] (.names)                                           0.261    39.300
n14601.in[0] (.names)                                            1.014    40.314
n14601.out[0] (.names)                                           0.261    40.575
n14618.in[3] (.names)                                            1.014    41.589
n14618.out[0] (.names)                                           0.261    41.850
n14619.in[1] (.names)                                            1.014    42.864
n14619.out[0] (.names)                                           0.261    43.125
n14621.in[0] (.names)                                            1.014    44.139
n14621.out[0] (.names)                                           0.261    44.400
n14622.in[0] (.names)                                            1.014    45.413
n14622.out[0] (.names)                                           0.261    45.674
n246.in[0] (.names)                                              1.014    46.688
n246.out[0] (.names)                                             0.261    46.949
n14615.in[0] (.names)                                            1.014    47.963
n14615.out[0] (.names)                                           0.261    48.224
n14624.in[0] (.names)                                            1.014    49.238
n14624.out[0] (.names)                                           0.261    49.499
n14489.in[0] (.names)                                            1.014    50.513
n14489.out[0] (.names)                                           0.261    50.774
n14617.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14617.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n14892.Q[0] (.latch clocked by pclk)
Endpoint  : n14490.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14892.clk[0] (.latch)                                           1.014     1.014
n14892.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14894.in[0] (.names)                                            1.014     2.070
n14894.out[0] (.names)                                           0.261     2.331
n14895.in[0] (.names)                                            1.014     3.344
n14895.out[0] (.names)                                           0.261     3.605
n14896.in[1] (.names)                                            1.014     4.619
n14896.out[0] (.names)                                           0.261     4.880
n14897.in[2] (.names)                                            1.014     5.894
n14897.out[0] (.names)                                           0.261     6.155
n14898.in[0] (.names)                                            1.014     7.169
n14898.out[0] (.names)                                           0.261     7.430
n15319.in[3] (.names)                                            1.014     8.444
n15319.out[0] (.names)                                           0.261     8.705
n15320.in[2] (.names)                                            1.014     9.719
n15320.out[0] (.names)                                           0.261     9.980
n15321.in[0] (.names)                                            1.014    10.993
n15321.out[0] (.names)                                           0.261    11.254
n15322.in[0] (.names)                                            1.014    12.268
n15322.out[0] (.names)                                           0.261    12.529
n15323.in[0] (.names)                                            1.014    13.543
n15323.out[0] (.names)                                           0.261    13.804
n15324.in[0] (.names)                                            1.014    14.818
n15324.out[0] (.names)                                           0.261    15.079
n15326.in[0] (.names)                                            1.014    16.093
n15326.out[0] (.names)                                           0.261    16.354
n15261.in[0] (.names)                                            1.014    17.367
n15261.out[0] (.names)                                           0.261    17.628
n15327.in[2] (.names)                                            1.014    18.642
n15327.out[0] (.names)                                           0.261    18.903
n15328.in[1] (.names)                                            1.014    19.917
n15328.out[0] (.names)                                           0.261    20.178
n15329.in[3] (.names)                                            1.014    21.192
n15329.out[0] (.names)                                           0.261    21.453
n15336.in[1] (.names)                                            1.014    22.467
n15336.out[0] (.names)                                           0.261    22.728
n15299.in[0] (.names)                                            1.014    23.742
n15299.out[0] (.names)                                           0.261    24.003
n15341.in[2] (.names)                                            1.014    25.016
n15341.out[0] (.names)                                           0.261    25.277
n15303.in[3] (.names)                                            1.014    26.291
n15303.out[0] (.names)                                           0.261    26.552
n15258.in[1] (.names)                                            1.014    27.566
n15258.out[0] (.names)                                           0.261    27.827
n15366.in[0] (.names)                                            1.014    28.841
n15366.out[0] (.names)                                           0.261    29.102
n15368.in[0] (.names)                                            1.014    30.116
n15368.out[0] (.names)                                           0.261    30.377
n15300.in[0] (.names)                                            1.014    31.390
n15300.out[0] (.names)                                           0.261    31.651
n15302.in[0] (.names)                                            1.014    32.665
n15302.out[0] (.names)                                           0.261    32.926
n15304.in[0] (.names)                                            1.014    33.940
n15304.out[0] (.names)                                           0.261    34.201
n15306.in[1] (.names)                                            1.014    35.215
n15306.out[0] (.names)                                           0.261    35.476
n14595.in[0] (.names)                                            1.014    36.490
n14595.out[0] (.names)                                           0.261    36.751
n14599.in[2] (.names)                                            1.014    37.765
n14599.out[0] (.names)                                           0.261    38.026
n14600.in[1] (.names)                                            1.014    39.039
n14600.out[0] (.names)                                           0.261    39.300
n14601.in[0] (.names)                                            1.014    40.314
n14601.out[0] (.names)                                           0.261    40.575
n14618.in[3] (.names)                                            1.014    41.589
n14618.out[0] (.names)                                           0.261    41.850
n14619.in[1] (.names)                                            1.014    42.864
n14619.out[0] (.names)                                           0.261    43.125
n14621.in[0] (.names)                                            1.014    44.139
n14621.out[0] (.names)                                           0.261    44.400
n14622.in[0] (.names)                                            1.014    45.413
n14622.out[0] (.names)                                           0.261    45.674
n246.in[0] (.names)                                              1.014    46.688
n246.out[0] (.names)                                             0.261    46.949
n14615.in[0] (.names)                                            1.014    47.963
n14615.out[0] (.names)                                           0.261    48.224
n14624.in[0] (.names)                                            1.014    49.238
n14624.out[0] (.names)                                           0.261    49.499
n14489.in[0] (.names)                                            1.014    50.513
n14489.out[0] (.names)                                           0.261    50.774
n14490.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14490.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n14250.Q[0] (.latch clocked by pclk)
Endpoint  : n11910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14250.clk[0] (.latch)                                           1.014     1.014
n14250.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14242.in[0] (.names)                                            1.014     2.070
n14242.out[0] (.names)                                           0.261     2.331
n14243.in[1] (.names)                                            1.014     3.344
n14243.out[0] (.names)                                           0.261     3.605
n14240.in[0] (.names)                                            1.014     4.619
n14240.out[0] (.names)                                           0.261     4.880
n14244.in[0] (.names)                                            1.014     5.894
n14244.out[0] (.names)                                           0.261     6.155
n14054.in[0] (.names)                                            1.014     7.169
n14054.out[0] (.names)                                           0.261     7.430
n14008.in[2] (.names)                                            1.014     8.444
n14008.out[0] (.names)                                           0.261     8.705
n14255.in[0] (.names)                                            1.014     9.719
n14255.out[0] (.names)                                           0.261     9.980
n14256.in[1] (.names)                                            1.014    10.993
n14256.out[0] (.names)                                           0.261    11.254
n14257.in[1] (.names)                                            1.014    12.268
n14257.out[0] (.names)                                           0.261    12.529
n14258.in[0] (.names)                                            1.014    13.543
n14258.out[0] (.names)                                           0.261    13.804
n14259.in[0] (.names)                                            1.014    14.818
n14259.out[0] (.names)                                           0.261    15.079
n14260.in[0] (.names)                                            1.014    16.093
n14260.out[0] (.names)                                           0.261    16.354
n14261.in[0] (.names)                                            1.014    17.367
n14261.out[0] (.names)                                           0.261    17.628
n14263.in[0] (.names)                                            1.014    18.642
n14263.out[0] (.names)                                           0.261    18.903
n14264.in[0] (.names)                                            1.014    19.917
n14264.out[0] (.names)                                           0.261    20.178
n14265.in[0] (.names)                                            1.014    21.192
n14265.out[0] (.names)                                           0.261    21.453
n14267.in[0] (.names)                                            1.014    22.467
n14267.out[0] (.names)                                           0.261    22.728
n14269.in[0] (.names)                                            1.014    23.742
n14269.out[0] (.names)                                           0.261    24.003
n14271.in[2] (.names)                                            1.014    25.016
n14271.out[0] (.names)                                           0.261    25.277
n14272.in[1] (.names)                                            1.014    26.291
n14272.out[0] (.names)                                           0.261    26.552
n14273.in[1] (.names)                                            1.014    27.566
n14273.out[0] (.names)                                           0.261    27.827
n13966.in[0] (.names)                                            1.014    28.841
n13966.out[0] (.names)                                           0.261    29.102
n14274.in[0] (.names)                                            1.014    30.116
n14274.out[0] (.names)                                           0.261    30.377
n14279.in[3] (.names)                                            1.014    31.390
n14279.out[0] (.names)                                           0.261    31.651
n14292.in[1] (.names)                                            1.014    32.665
n14292.out[0] (.names)                                           0.261    32.926
n14294.in[2] (.names)                                            1.014    33.940
n14294.out[0] (.names)                                           0.261    34.201
n13417.in[1] (.names)                                            1.014    35.215
n13417.out[0] (.names)                                           0.261    35.476
n13418.in[1] (.names)                                            1.014    36.490
n13418.out[0] (.names)                                           0.261    36.751
n13419.in[1] (.names)                                            1.014    37.765
n13419.out[0] (.names)                                           0.261    38.026
n13423.in[1] (.names)                                            1.014    39.039
n13423.out[0] (.names)                                           0.261    39.300
n13425.in[0] (.names)                                            1.014    40.314
n13425.out[0] (.names)                                           0.261    40.575
n13420.in[3] (.names)                                            1.014    41.589
n13420.out[0] (.names)                                           0.261    41.850
n13422.in[0] (.names)                                            1.014    42.864
n13422.out[0] (.names)                                           0.261    43.125
n13427.in[2] (.names)                                            1.014    44.139
n13427.out[0] (.names)                                           0.261    44.400
n13428.in[0] (.names)                                            1.014    45.413
n13428.out[0] (.names)                                           0.261    45.674
n13429.in[0] (.names)                                            1.014    46.688
n13429.out[0] (.names)                                           0.261    46.949
n13430.in[1] (.names)                                            1.014    47.963
n13430.out[0] (.names)                                           0.261    48.224
n13431.in[0] (.names)                                            1.014    49.238
n13431.out[0] (.names)                                           0.261    49.499
n11909.in[1] (.names)                                            1.014    50.513
n11909.out[0] (.names)                                           0.261    50.774
n11910.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11910.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n13941.Q[0] (.latch clocked by pclk)
Endpoint  : n11896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13941.clk[0] (.latch)                                           1.014     1.014
n13941.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13942.in[0] (.names)                                            1.014     2.070
n13942.out[0] (.names)                                           0.261     2.331
n13943.in[0] (.names)                                            1.014     3.344
n13943.out[0] (.names)                                           0.261     3.605
n13944.in[0] (.names)                                            1.014     4.619
n13944.out[0] (.names)                                           0.261     4.880
n13938.in[0] (.names)                                            1.014     5.894
n13938.out[0] (.names)                                           0.261     6.155
n13652.in[0] (.names)                                            1.014     7.169
n13652.out[0] (.names)                                           0.261     7.430
n13798.in[1] (.names)                                            1.014     8.444
n13798.out[0] (.names)                                           0.261     8.705
n13849.in[1] (.names)                                            1.014     9.719
n13849.out[0] (.names)                                           0.261     9.980
n13850.in[2] (.names)                                            1.014    10.993
n13850.out[0] (.names)                                           0.261    11.254
n13854.in[1] (.names)                                            1.014    12.268
n13854.out[0] (.names)                                           0.261    12.529
n13809.in[1] (.names)                                            1.014    13.543
n13809.out[0] (.names)                                           0.261    13.804
n13851.in[2] (.names)                                            1.014    14.818
n13851.out[0] (.names)                                           0.261    15.079
n13852.in[1] (.names)                                            1.014    16.093
n13852.out[0] (.names)                                           0.261    16.354
n13853.in[0] (.names)                                            1.014    17.367
n13853.out[0] (.names)                                           0.261    17.628
n13812.in[0] (.names)                                            1.014    18.642
n13812.out[0] (.names)                                           0.261    18.903
n13814.in[2] (.names)                                            1.014    19.917
n13814.out[0] (.names)                                           0.261    20.178
n13817.in[0] (.names)                                            1.014    21.192
n13817.out[0] (.names)                                           0.261    21.453
n13819.in[0] (.names)                                            1.014    22.467
n13819.out[0] (.names)                                           0.261    22.728
n13821.in[0] (.names)                                            1.014    23.742
n13821.out[0] (.names)                                           0.261    24.003
n13822.in[0] (.names)                                            1.014    25.016
n13822.out[0] (.names)                                           0.261    25.277
n13823.in[0] (.names)                                            1.014    26.291
n13823.out[0] (.names)                                           0.261    26.552
n13824.in[0] (.names)                                            1.014    27.566
n13824.out[0] (.names)                                           0.261    27.827
n13825.in[0] (.names)                                            1.014    28.841
n13825.out[0] (.names)                                           0.261    29.102
n13826.in[1] (.names)                                            1.014    30.116
n13826.out[0] (.names)                                           0.261    30.377
n13828.in[0] (.names)                                            1.014    31.390
n13828.out[0] (.names)                                           0.261    31.651
n13829.in[0] (.names)                                            1.014    32.665
n13829.out[0] (.names)                                           0.261    32.926
n13835.in[3] (.names)                                            1.014    33.940
n13835.out[0] (.names)                                           0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13839.in[2] (.names)                                            1.014    36.490
n13839.out[0] (.names)                                           0.261    36.751
n13842.in[0] (.names)                                            1.014    37.765
n13842.out[0] (.names)                                           0.261    38.026
n13840.in[0] (.names)                                            1.014    39.039
n13840.out[0] (.names)                                           0.261    39.300
n13841.in[0] (.names)                                            1.014    40.314
n13841.out[0] (.names)                                           0.261    40.575
n13843.in[1] (.names)                                            1.014    41.589
n13843.out[0] (.names)                                           0.261    41.850
n13846.in[0] (.names)                                            1.014    42.864
n13846.out[0] (.names)                                           0.261    43.125
n11781.in[0] (.names)                                            1.014    44.139
n11781.out[0] (.names)                                           0.261    44.400
n13844.in[0] (.names)                                            1.014    45.413
n13844.out[0] (.names)                                           0.261    45.674
n13845.in[2] (.names)                                            1.014    46.688
n13845.out[0] (.names)                                           0.261    46.949
n13847.in[2] (.names)                                            1.014    47.963
n13847.out[0] (.names)                                           0.261    48.224
n12822.in[1] (.names)                                            1.014    49.238
n12822.out[0] (.names)                                           0.261    49.499
n11895.in[0] (.names)                                            1.014    50.513
n11895.out[0] (.names)                                           0.261    50.774
n11896.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11896.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n11870.Q[0] (.latch clocked by pclk)
Endpoint  : n11904.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11870.clk[0] (.latch)                                           1.014     1.014
n11870.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13573.in[0] (.names)                                            1.014     2.070
n13573.out[0] (.names)                                           0.261     2.331
n13567.in[0] (.names)                                            1.014     3.344
n13567.out[0] (.names)                                           0.261     3.605
n13565.in[0] (.names)                                            1.014     4.619
n13565.out[0] (.names)                                           0.261     4.880
n13566.in[0] (.names)                                            1.014     5.894
n13566.out[0] (.names)                                           0.261     6.155
n13570.in[3] (.names)                                            1.014     7.169
n13570.out[0] (.names)                                           0.261     7.430
n13568.in[1] (.names)                                            1.014     8.444
n13568.out[0] (.names)                                           0.261     8.705
n13574.in[3] (.names)                                            1.014     9.719
n13574.out[0] (.names)                                           0.261     9.980
n13576.in[1] (.names)                                            1.014    10.993
n13576.out[0] (.names)                                           0.261    11.254
n13581.in[1] (.names)                                            1.014    12.268
n13581.out[0] (.names)                                           0.261    12.529
n13582.in[0] (.names)                                            1.014    13.543
n13582.out[0] (.names)                                           0.261    13.804
n13584.in[1] (.names)                                            1.014    14.818
n13584.out[0] (.names)                                           0.261    15.079
n13585.in[3] (.names)                                            1.014    16.093
n13585.out[0] (.names)                                           0.261    16.354
n13586.in[2] (.names)                                            1.014    17.367
n13586.out[0] (.names)                                           0.261    17.628
n13587.in[1] (.names)                                            1.014    18.642
n13587.out[0] (.names)                                           0.261    18.903
n13588.in[0] (.names)                                            1.014    19.917
n13588.out[0] (.names)                                           0.261    20.178
n13589.in[0] (.names)                                            1.014    21.192
n13589.out[0] (.names)                                           0.261    21.453
n13590.in[0] (.names)                                            1.014    22.467
n13590.out[0] (.names)                                           0.261    22.728
n13591.in[1] (.names)                                            1.014    23.742
n13591.out[0] (.names)                                           0.261    24.003
n13592.in[0] (.names)                                            1.014    25.016
n13592.out[0] (.names)                                           0.261    25.277
n13594.in[1] (.names)                                            1.014    26.291
n13594.out[0] (.names)                                           0.261    26.552
n13595.in[0] (.names)                                            1.014    27.566
n13595.out[0] (.names)                                           0.261    27.827
n13625.in[0] (.names)                                            1.014    28.841
n13625.out[0] (.names)                                           0.261    29.102
n13619.in[0] (.names)                                            1.014    30.116
n13619.out[0] (.names)                                           0.261    30.377
n13621.in[0] (.names)                                            1.014    31.390
n13621.out[0] (.names)                                           0.261    31.651
n13636.in[0] (.names)                                            1.014    32.665
n13636.out[0] (.names)                                           0.261    32.926
n13637.in[2] (.names)                                            1.014    33.940
n13637.out[0] (.names)                                           0.261    34.201
n13638.in[1] (.names)                                            1.014    35.215
n13638.out[0] (.names)                                           0.261    35.476
n13639.in[0] (.names)                                            1.014    36.490
n13639.out[0] (.names)                                           0.261    36.751
n13640.in[0] (.names)                                            1.014    37.765
n13640.out[0] (.names)                                           0.261    38.026
n14362.in[1] (.names)                                            1.014    39.039
n14362.out[0] (.names)                                           0.261    39.300
n11873.in[1] (.names)                                            1.014    40.314
n11873.out[0] (.names)                                           0.261    40.575
n14360.in[0] (.names)                                            1.014    41.589
n14360.out[0] (.names)                                           0.261    41.850
n14365.in[0] (.names)                                            1.014    42.864
n14365.out[0] (.names)                                           0.261    43.125
n14366.in[1] (.names)                                            1.014    44.139
n14366.out[0] (.names)                                           0.261    44.400
n14367.in[0] (.names)                                            1.014    45.413
n14367.out[0] (.names)                                           0.261    45.674
n11893.in[0] (.names)                                            1.014    46.688
n11893.out[0] (.names)                                           0.261    46.949
n14368.in[0] (.names)                                            1.014    47.963
n14368.out[0] (.names)                                           0.261    48.224
n199.in[0] (.names)                                              1.014    49.238
n199.out[0] (.names)                                             0.261    49.499
n11903.in[0] (.names)                                            1.014    50.513
n11903.out[0] (.names)                                           0.261    50.774
n11904.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11904.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n9350.Q[0] (.latch clocked by pclk)
Endpoint  : n10421.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9350.clk[0] (.latch)                                            1.014     1.014
n9350.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9998.in[0] (.names)                                             1.014     2.070
n9998.out[0] (.names)                                            0.261     2.331
n9999.in[0] (.names)                                             1.014     3.344
n9999.out[0] (.names)                                            0.261     3.605
n10000.in[0] (.names)                                            1.014     4.619
n10000.out[0] (.names)                                           0.261     4.880
n10001.in[0] (.names)                                            1.014     5.894
n10001.out[0] (.names)                                           0.261     6.155
n9942.in[0] (.names)                                             1.014     7.169
n9942.out[0] (.names)                                            0.261     7.430
n9982.in[0] (.names)                                             1.014     8.444
n9982.out[0] (.names)                                            0.261     8.705
n9921.in[0] (.names)                                             1.014     9.719
n9921.out[0] (.names)                                            0.261     9.980
n9922.in[0] (.names)                                             1.014    10.993
n9922.out[0] (.names)                                            0.261    11.254
n9924.in[1] (.names)                                             1.014    12.268
n9924.out[0] (.names)                                            0.261    12.529
n9928.in[2] (.names)                                             1.014    13.543
n9928.out[0] (.names)                                            0.261    13.804
n9929.in[0] (.names)                                             1.014    14.818
n9929.out[0] (.names)                                            0.261    15.079
n9930.in[0] (.names)                                             1.014    16.093
n9930.out[0] (.names)                                            0.261    16.354
n9931.in[0] (.names)                                             1.014    17.367
n9931.out[0] (.names)                                            0.261    17.628
n9932.in[1] (.names)                                             1.014    18.642
n9932.out[0] (.names)                                            0.261    18.903
n9933.in[0] (.names)                                             1.014    19.917
n9933.out[0] (.names)                                            0.261    20.178
n9935.in[0] (.names)                                             1.014    21.192
n9935.out[0] (.names)                                            0.261    21.453
n9989.in[0] (.names)                                             1.014    22.467
n9989.out[0] (.names)                                            0.261    22.728
n9990.in[0] (.names)                                             1.014    23.742
n9990.out[0] (.names)                                            0.261    24.003
n9991.in[0] (.names)                                             1.014    25.016
n9991.out[0] (.names)                                            0.261    25.277
n9992.in[1] (.names)                                             1.014    26.291
n9992.out[0] (.names)                                            0.261    26.552
n9993.in[0] (.names)                                             1.014    27.566
n9993.out[0] (.names)                                            0.261    27.827
n9994.in[0] (.names)                                             1.014    28.841
n9994.out[0] (.names)                                            0.261    29.102
n9996.in[0] (.names)                                             1.014    30.116
n9996.out[0] (.names)                                            0.261    30.377
n10003.in[1] (.names)                                            1.014    31.390
n10003.out[0] (.names)                                           0.261    31.651
n10004.in[2] (.names)                                            1.014    32.665
n10004.out[0] (.names)                                           0.261    32.926
n10006.in[2] (.names)                                            1.014    33.940
n10006.out[0] (.names)                                           0.261    34.201
n10007.in[0] (.names)                                            1.014    35.215
n10007.out[0] (.names)                                           0.261    35.476
n10008.in[0] (.names)                                            1.014    36.490
n10008.out[0] (.names)                                           0.261    36.751
n10009.in[2] (.names)                                            1.014    37.765
n10009.out[0] (.names)                                           0.261    38.026
n10010.in[0] (.names)                                            1.014    39.039
n10010.out[0] (.names)                                           0.261    39.300
n10011.in[0] (.names)                                            1.014    40.314
n10011.out[0] (.names)                                           0.261    40.575
n10013.in[1] (.names)                                            1.014    41.589
n10013.out[0] (.names)                                           0.261    41.850
n10429.in[3] (.names)                                            1.014    42.864
n10429.out[0] (.names)                                           0.261    43.125
n10430.in[0] (.names)                                            1.014    44.139
n10430.out[0] (.names)                                           0.261    44.400
n10431.in[0] (.names)                                            1.014    45.413
n10431.out[0] (.names)                                           0.261    45.674
n9331.in[0] (.names)                                             1.014    46.688
n9331.out[0] (.names)                                            0.261    46.949
n10422.in[0] (.names)                                            1.014    47.963
n10422.out[0] (.names)                                           0.261    48.224
n10420.in[1] (.names)                                            1.014    49.238
n10420.out[0] (.names)                                           0.261    49.499
n9329.in[0] (.names)                                             1.014    50.513
n9329.out[0] (.names)                                            0.261    50.774
n10421.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10421.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n9350.Q[0] (.latch clocked by pclk)
Endpoint  : n9330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9350.clk[0] (.latch)                                            1.014     1.014
n9350.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9998.in[0] (.names)                                             1.014     2.070
n9998.out[0] (.names)                                            0.261     2.331
n9999.in[0] (.names)                                             1.014     3.344
n9999.out[0] (.names)                                            0.261     3.605
n10000.in[0] (.names)                                            1.014     4.619
n10000.out[0] (.names)                                           0.261     4.880
n10001.in[0] (.names)                                            1.014     5.894
n10001.out[0] (.names)                                           0.261     6.155
n9942.in[0] (.names)                                             1.014     7.169
n9942.out[0] (.names)                                            0.261     7.430
n9982.in[0] (.names)                                             1.014     8.444
n9982.out[0] (.names)                                            0.261     8.705
n9921.in[0] (.names)                                             1.014     9.719
n9921.out[0] (.names)                                            0.261     9.980
n9922.in[0] (.names)                                             1.014    10.993
n9922.out[0] (.names)                                            0.261    11.254
n9924.in[1] (.names)                                             1.014    12.268
n9924.out[0] (.names)                                            0.261    12.529
n9928.in[2] (.names)                                             1.014    13.543
n9928.out[0] (.names)                                            0.261    13.804
n9929.in[0] (.names)                                             1.014    14.818
n9929.out[0] (.names)                                            0.261    15.079
n9930.in[0] (.names)                                             1.014    16.093
n9930.out[0] (.names)                                            0.261    16.354
n9931.in[0] (.names)                                             1.014    17.367
n9931.out[0] (.names)                                            0.261    17.628
n9932.in[1] (.names)                                             1.014    18.642
n9932.out[0] (.names)                                            0.261    18.903
n9933.in[0] (.names)                                             1.014    19.917
n9933.out[0] (.names)                                            0.261    20.178
n9935.in[0] (.names)                                             1.014    21.192
n9935.out[0] (.names)                                            0.261    21.453
n9989.in[0] (.names)                                             1.014    22.467
n9989.out[0] (.names)                                            0.261    22.728
n9990.in[0] (.names)                                             1.014    23.742
n9990.out[0] (.names)                                            0.261    24.003
n9991.in[0] (.names)                                             1.014    25.016
n9991.out[0] (.names)                                            0.261    25.277
n9992.in[1] (.names)                                             1.014    26.291
n9992.out[0] (.names)                                            0.261    26.552
n9993.in[0] (.names)                                             1.014    27.566
n9993.out[0] (.names)                                            0.261    27.827
n9994.in[0] (.names)                                             1.014    28.841
n9994.out[0] (.names)                                            0.261    29.102
n9996.in[0] (.names)                                             1.014    30.116
n9996.out[0] (.names)                                            0.261    30.377
n10003.in[1] (.names)                                            1.014    31.390
n10003.out[0] (.names)                                           0.261    31.651
n10004.in[2] (.names)                                            1.014    32.665
n10004.out[0] (.names)                                           0.261    32.926
n10006.in[2] (.names)                                            1.014    33.940
n10006.out[0] (.names)                                           0.261    34.201
n10007.in[0] (.names)                                            1.014    35.215
n10007.out[0] (.names)                                           0.261    35.476
n10008.in[0] (.names)                                            1.014    36.490
n10008.out[0] (.names)                                           0.261    36.751
n10009.in[2] (.names)                                            1.014    37.765
n10009.out[0] (.names)                                           0.261    38.026
n10010.in[0] (.names)                                            1.014    39.039
n10010.out[0] (.names)                                           0.261    39.300
n10011.in[0] (.names)                                            1.014    40.314
n10011.out[0] (.names)                                           0.261    40.575
n10013.in[1] (.names)                                            1.014    41.589
n10013.out[0] (.names)                                           0.261    41.850
n10429.in[3] (.names)                                            1.014    42.864
n10429.out[0] (.names)                                           0.261    43.125
n10430.in[0] (.names)                                            1.014    44.139
n10430.out[0] (.names)                                           0.261    44.400
n10431.in[0] (.names)                                            1.014    45.413
n10431.out[0] (.names)                                           0.261    45.674
n9331.in[0] (.names)                                             1.014    46.688
n9331.out[0] (.names)                                            0.261    46.949
n10422.in[0] (.names)                                            1.014    47.963
n10422.out[0] (.names)                                           0.261    48.224
n10420.in[1] (.names)                                            1.014    49.238
n10420.out[0] (.names)                                           0.261    49.499
n9329.in[0] (.names)                                             1.014    50.513
n9329.out[0] (.names)                                            0.261    50.774
n9330.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9330.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n9330.Q[0] (.latch clocked by pclk)
Endpoint  : n9338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9330.clk[0] (.latch)                                            1.014     1.014
n9330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9752.in[0] (.names)                                             1.014     2.070
n9752.out[0] (.names)                                            0.261     2.331
n9909.in[2] (.names)                                             1.014     3.344
n9909.out[0] (.names)                                            0.261     3.605
n9910.in[2] (.names)                                             1.014     4.619
n9910.out[0] (.names)                                            0.261     4.880
n9858.in[0] (.names)                                             1.014     5.894
n9858.out[0] (.names)                                            0.261     6.155
n9809.in[0] (.names)                                             1.014     7.169
n9809.out[0] (.names)                                            0.261     7.430
n9811.in[0] (.names)                                             1.014     8.444
n9811.out[0] (.names)                                            0.261     8.705
n9813.in[0] (.names)                                             1.014     9.719
n9813.out[0] (.names)                                            0.261     9.980
n9815.in[1] (.names)                                             1.014    10.993
n9815.out[0] (.names)                                            0.261    11.254
n9820.in[0] (.names)                                             1.014    12.268
n9820.out[0] (.names)                                            0.261    12.529
n9821.in[0] (.names)                                             1.014    13.543
n9821.out[0] (.names)                                            0.261    13.804
n9824.in[1] (.names)                                             1.014    14.818
n9824.out[0] (.names)                                            0.261    15.079
n9825.in[0] (.names)                                             1.014    16.093
n9825.out[0] (.names)                                            0.261    16.354
n9826.in[2] (.names)                                             1.014    17.367
n9826.out[0] (.names)                                            0.261    17.628
n9827.in[0] (.names)                                             1.014    18.642
n9827.out[0] (.names)                                            0.261    18.903
n9828.in[0] (.names)                                             1.014    19.917
n9828.out[0] (.names)                                            0.261    20.178
n9838.in[3] (.names)                                             1.014    21.192
n9838.out[0] (.names)                                            0.261    21.453
n9839.in[0] (.names)                                             1.014    22.467
n9839.out[0] (.names)                                            0.261    22.728
n9841.in[2] (.names)                                             1.014    23.742
n9841.out[0] (.names)                                            0.261    24.003
n9844.in[2] (.names)                                             1.014    25.016
n9844.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9833.in[0] (.names)                                             1.014    28.841
n9833.out[0] (.names)                                            0.261    29.102
n9834.in[1] (.names)                                             1.014    30.116
n9834.out[0] (.names)                                            0.261    30.377
n9837.in[1] (.names)                                             1.014    31.390
n9837.out[0] (.names)                                            0.261    31.651
n9829.in[0] (.names)                                             1.014    32.665
n9829.out[0] (.names)                                            0.261    32.926
n9830.in[0] (.names)                                             1.014    33.940
n9830.out[0] (.names)                                            0.261    34.201
n9797.in[1] (.names)                                             1.014    35.215
n9797.out[0] (.names)                                            0.261    35.476
n9891.in[1] (.names)                                             1.014    36.490
n9891.out[0] (.names)                                            0.261    36.751
n9736.in[0] (.names)                                             1.014    37.765
n9736.out[0] (.names)                                            0.261    38.026
n9737.in[1] (.names)                                             1.014    39.039
n9737.out[0] (.names)                                            0.261    39.300
n9743.in[1] (.names)                                             1.014    40.314
n9743.out[0] (.names)                                            0.261    40.575
n9708.in[0] (.names)                                             1.014    41.589
n9708.out[0] (.names)                                            0.261    41.850
n9702.in[0] (.names)                                             1.014    42.864
n9702.out[0] (.names)                                            0.261    43.125
n9703.in[1] (.names)                                             1.014    44.139
n9703.out[0] (.names)                                            0.261    44.400
n9704.in[2] (.names)                                             1.014    45.413
n9704.out[0] (.names)                                            0.261    45.674
n9381.in[0] (.names)                                             1.014    46.688
n9381.out[0] (.names)                                            0.261    46.949
n9706.in[0] (.names)                                             1.014    47.963
n9706.out[0] (.names)                                            0.261    48.224
n9707.in[2] (.names)                                             1.014    49.238
n9707.out[0] (.names)                                            0.261    49.499
n9337.in[1] (.names)                                             1.014    50.513
n9337.out[0] (.names)                                            0.261    50.774
n9338.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9338.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n9370.Q[0] (.latch clocked by pclk)
Endpoint  : n185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9370.clk[0] (.latch)                                            1.014     1.014
n9370.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10295.in[0] (.names)                                            1.014     2.070
n10295.out[0] (.names)                                           0.261     2.331
n10296.in[0] (.names)                                            1.014     3.344
n10296.out[0] (.names)                                           0.261     3.605
n10297.in[0] (.names)                                            1.014     4.619
n10297.out[0] (.names)                                           0.261     4.880
n10298.in[1] (.names)                                            1.014     5.894
n10298.out[0] (.names)                                           0.261     6.155
n10299.in[0] (.names)                                            1.014     7.169
n10299.out[0] (.names)                                           0.261     7.430
n10301.in[0] (.names)                                            1.014     8.444
n10301.out[0] (.names)                                           0.261     8.705
n10302.in[0] (.names)                                            1.014     9.719
n10302.out[0] (.names)                                           0.261     9.980
n10303.in[0] (.names)                                            1.014    10.993
n10303.out[0] (.names)                                           0.261    11.254
n10304.in[0] (.names)                                            1.014    12.268
n10304.out[0] (.names)                                           0.261    12.529
n9417.in[1] (.names)                                             1.014    13.543
n9417.out[0] (.names)                                            0.261    13.804
n9418.in[2] (.names)                                             1.014    14.818
n9418.out[0] (.names)                                            0.261    15.079
n9419.in[0] (.names)                                             1.014    16.093
n9419.out[0] (.names)                                            0.261    16.354
n9421.in[1] (.names)                                             1.014    17.367
n9421.out[0] (.names)                                            0.261    17.628
n9426.in[2] (.names)                                             1.014    18.642
n9426.out[0] (.names)                                            0.261    18.903
n9427.in[3] (.names)                                             1.014    19.917
n9427.out[0] (.names)                                            0.261    20.178
n9409.in[0] (.names)                                             1.014    21.192
n9409.out[0] (.names)                                            0.261    21.453
n9410.in[1] (.names)                                             1.014    22.467
n9410.out[0] (.names)                                            0.261    22.728
n9506.in[3] (.names)                                             1.014    23.742
n9506.out[0] (.names)                                            0.261    24.003
n9508.in[0] (.names)                                             1.014    25.016
n9508.out[0] (.names)                                            0.261    25.277
n9513.in[1] (.names)                                             1.014    26.291
n9513.out[0] (.names)                                            0.261    26.552
n9514.in[1] (.names)                                             1.014    27.566
n9514.out[0] (.names)                                            0.261    27.827
n9526.in[1] (.names)                                             1.014    28.841
n9526.out[0] (.names)                                            0.261    29.102
n9517.in[0] (.names)                                             1.014    30.116
n9517.out[0] (.names)                                            0.261    30.377
n9516.in[2] (.names)                                             1.014    31.390
n9516.out[0] (.names)                                            0.261    31.651
n9509.in[1] (.names)                                             1.014    32.665
n9509.out[0] (.names)                                            0.261    32.926
n9510.in[1] (.names)                                             1.014    33.940
n9510.out[0] (.names)                                            0.261    34.201
n9511.in[0] (.names)                                             1.014    35.215
n9511.out[0] (.names)                                            0.261    35.476
n9507.in[1] (.names)                                             1.014    36.490
n9507.out[0] (.names)                                            0.261    36.751
n9512.in[0] (.names)                                             1.014    37.765
n9512.out[0] (.names)                                            0.261    38.026
n9518.in[0] (.names)                                             1.014    39.039
n9518.out[0] (.names)                                            0.261    39.300
n9519.in[0] (.names)                                             1.014    40.314
n9519.out[0] (.names)                                            0.261    40.575
n9339.in[1] (.names)                                             1.014    41.589
n9339.out[0] (.names)                                            0.261    41.850
n9529.in[2] (.names)                                             1.014    42.864
n9529.out[0] (.names)                                            0.261    43.125
n9530.in[0] (.names)                                             1.014    44.139
n9530.out[0] (.names)                                            0.261    44.400
n9531.in[1] (.names)                                             1.014    45.413
n9531.out[0] (.names)                                            0.261    45.674
n9532.in[0] (.names)                                             1.014    46.688
n9532.out[0] (.names)                                            0.261    46.949
n9533.in[0] (.names)                                             1.014    47.963
n9533.out[0] (.names)                                            0.261    48.224
n9534.in[0] (.names)                                             1.014    49.238
n9534.out[0] (.names)                                            0.261    49.499
n263.in[1] (.names)                                              1.014    50.513
n263.out[0] (.names)                                             0.261    50.774
n185.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n185.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n9330.Q[0] (.latch clocked by pclk)
Endpoint  : n9696.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9330.clk[0] (.latch)                                            1.014     1.014
n9330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9752.in[0] (.names)                                             1.014     2.070
n9752.out[0] (.names)                                            0.261     2.331
n9909.in[2] (.names)                                             1.014     3.344
n9909.out[0] (.names)                                            0.261     3.605
n9910.in[2] (.names)                                             1.014     4.619
n9910.out[0] (.names)                                            0.261     4.880
n9858.in[0] (.names)                                             1.014     5.894
n9858.out[0] (.names)                                            0.261     6.155
n9809.in[0] (.names)                                             1.014     7.169
n9809.out[0] (.names)                                            0.261     7.430
n9811.in[0] (.names)                                             1.014     8.444
n9811.out[0] (.names)                                            0.261     8.705
n9813.in[0] (.names)                                             1.014     9.719
n9813.out[0] (.names)                                            0.261     9.980
n9815.in[1] (.names)                                             1.014    10.993
n9815.out[0] (.names)                                            0.261    11.254
n9820.in[0] (.names)                                             1.014    12.268
n9820.out[0] (.names)                                            0.261    12.529
n9821.in[0] (.names)                                             1.014    13.543
n9821.out[0] (.names)                                            0.261    13.804
n9824.in[1] (.names)                                             1.014    14.818
n9824.out[0] (.names)                                            0.261    15.079
n9825.in[0] (.names)                                             1.014    16.093
n9825.out[0] (.names)                                            0.261    16.354
n9826.in[2] (.names)                                             1.014    17.367
n9826.out[0] (.names)                                            0.261    17.628
n9827.in[0] (.names)                                             1.014    18.642
n9827.out[0] (.names)                                            0.261    18.903
n9828.in[0] (.names)                                             1.014    19.917
n9828.out[0] (.names)                                            0.261    20.178
n9838.in[3] (.names)                                             1.014    21.192
n9838.out[0] (.names)                                            0.261    21.453
n9839.in[0] (.names)                                             1.014    22.467
n9839.out[0] (.names)                                            0.261    22.728
n9841.in[2] (.names)                                             1.014    23.742
n9841.out[0] (.names)                                            0.261    24.003
n9844.in[2] (.names)                                             1.014    25.016
n9844.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9833.in[0] (.names)                                             1.014    28.841
n9833.out[0] (.names)                                            0.261    29.102
n9834.in[1] (.names)                                             1.014    30.116
n9834.out[0] (.names)                                            0.261    30.377
n9837.in[1] (.names)                                             1.014    31.390
n9837.out[0] (.names)                                            0.261    31.651
n9829.in[0] (.names)                                             1.014    32.665
n9829.out[0] (.names)                                            0.261    32.926
n9830.in[0] (.names)                                             1.014    33.940
n9830.out[0] (.names)                                            0.261    34.201
n9797.in[1] (.names)                                             1.014    35.215
n9797.out[0] (.names)                                            0.261    35.476
n9891.in[1] (.names)                                             1.014    36.490
n9891.out[0] (.names)                                            0.261    36.751
n9736.in[0] (.names)                                             1.014    37.765
n9736.out[0] (.names)                                            0.261    38.026
n9737.in[1] (.names)                                             1.014    39.039
n9737.out[0] (.names)                                            0.261    39.300
n9743.in[1] (.names)                                             1.014    40.314
n9743.out[0] (.names)                                            0.261    40.575
n9708.in[0] (.names)                                             1.014    41.589
n9708.out[0] (.names)                                            0.261    41.850
n9702.in[0] (.names)                                             1.014    42.864
n9702.out[0] (.names)                                            0.261    43.125
n9703.in[1] (.names)                                             1.014    44.139
n9703.out[0] (.names)                                            0.261    44.400
n9704.in[2] (.names)                                             1.014    45.413
n9704.out[0] (.names)                                            0.261    45.674
n9381.in[0] (.names)                                             1.014    46.688
n9381.out[0] (.names)                                            0.261    46.949
n9706.in[0] (.names)                                             1.014    47.963
n9706.out[0] (.names)                                            0.261    48.224
n9709.in[1] (.names)                                             1.014    49.238
n9709.out[0] (.names)                                            0.261    49.499
n9171.in[0] (.names)                                             1.014    50.513
n9171.out[0] (.names)                                            0.261    50.774
n9696.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9696.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n14428.Q[0] (.latch clocked by pclk)
Endpoint  : out:n173.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14428.clk[0] (.latch)                                           1.014     1.014
n14428.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15463.in[0] (.names)                                            1.014     2.070
n15463.out[0] (.names)                                           0.261     2.331
n15464.in[3] (.names)                                            1.014     3.344
n15464.out[0] (.names)                                           0.261     3.605
n15465.in[2] (.names)                                            1.014     4.619
n15465.out[0] (.names)                                           0.261     4.880
n15686.in[0] (.names)                                            1.014     5.894
n15686.out[0] (.names)                                           0.261     6.155
n15688.in[0] (.names)                                            1.014     7.169
n15688.out[0] (.names)                                           0.261     7.430
n15681.in[1] (.names)                                            1.014     8.444
n15681.out[0] (.names)                                           0.261     8.705
n15555.in[0] (.names)                                            1.014     9.719
n15555.out[0] (.names)                                           0.261     9.980
n15610.in[2] (.names)                                            1.014    10.993
n15610.out[0] (.names)                                           0.261    11.254
n15613.in[2] (.names)                                            1.014    12.268
n15613.out[0] (.names)                                           0.261    12.529
n15614.in[1] (.names)                                            1.014    13.543
n15614.out[0] (.names)                                           0.261    13.804
n15616.in[3] (.names)                                            1.014    14.818
n15616.out[0] (.names)                                           0.261    15.079
n15617.in[0] (.names)                                            1.014    16.093
n15617.out[0] (.names)                                           0.261    16.354
n15619.in[1] (.names)                                            1.014    17.367
n15619.out[0] (.names)                                           0.261    17.628
n15620.in[1] (.names)                                            1.014    18.642
n15620.out[0] (.names)                                           0.261    18.903
n15622.in[1] (.names)                                            1.014    19.917
n15622.out[0] (.names)                                           0.261    20.178
n15624.in[0] (.names)                                            1.014    21.192
n15624.out[0] (.names)                                           0.261    21.453
n15625.in[0] (.names)                                            1.014    22.467
n15625.out[0] (.names)                                           0.261    22.728
n15626.in[1] (.names)                                            1.014    23.742
n15626.out[0] (.names)                                           0.261    24.003
n15636.in[2] (.names)                                            1.014    25.016
n15636.out[0] (.names)                                           0.261    25.277
n15637.in[0] (.names)                                            1.014    26.291
n15637.out[0] (.names)                                           0.261    26.552
n15638.in[0] (.names)                                            1.014    27.566
n15638.out[0] (.names)                                           0.261    27.827
n15582.in[0] (.names)                                            1.014    28.841
n15582.out[0] (.names)                                           0.261    29.102
n15639.in[0] (.names)                                            1.014    30.116
n15639.out[0] (.names)                                           0.261    30.377
n15640.in[0] (.names)                                            1.014    31.390
n15640.out[0] (.names)                                           0.261    31.651
n15642.in[1] (.names)                                            1.014    32.665
n15642.out[0] (.names)                                           0.261    32.926
n15570.in[1] (.names)                                            1.014    33.940
n15570.out[0] (.names)                                           0.261    34.201
n15645.in[0] (.names)                                            1.014    35.215
n15645.out[0] (.names)                                           0.261    35.476
n15646.in[1] (.names)                                            1.014    36.490
n15646.out[0] (.names)                                           0.261    36.751
n15587.in[0] (.names)                                            1.014    37.765
n15587.out[0] (.names)                                           0.261    38.026
n15647.in[0] (.names)                                            1.014    39.039
n15647.out[0] (.names)                                           0.261    39.300
n15648.in[1] (.names)                                            1.014    40.314
n15648.out[0] (.names)                                           0.261    40.575
n15649.in[0] (.names)                                            1.014    41.589
n15649.out[0] (.names)                                           0.261    41.850
n15650.in[0] (.names)                                            1.014    42.864
n15650.out[0] (.names)                                           0.261    43.125
n15651.in[1] (.names)                                            1.014    44.139
n15651.out[0] (.names)                                           0.261    44.400
n15652.in[2] (.names)                                            1.014    45.413
n15652.out[0] (.names)                                           0.261    45.674
n15654.in[0] (.names)                                            1.014    46.688
n15654.out[0] (.names)                                           0.261    46.949
n14499.in[0] (.names)                                            1.014    47.963
n14499.out[0] (.names)                                           0.261    48.224
n173.in[0] (.names)                                              1.014    49.238
n173.out[0] (.names)                                             0.261    49.499
out:n173.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 34
Startpoint: n11580.Q[0] (.latch clocked by pclk)
Endpoint  : out:n229.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11580.clk[0] (.latch)                                           1.014     1.014
n11580.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11557.in[0] (.names)                                            1.014     2.070
n11557.out[0] (.names)                                           0.261     2.331
n11558.in[0] (.names)                                            1.014     3.344
n11558.out[0] (.names)                                           0.261     3.605
n11559.in[2] (.names)                                            1.014     4.619
n11559.out[0] (.names)                                           0.261     4.880
n11563.in[3] (.names)                                            1.014     5.894
n11563.out[0] (.names)                                           0.261     6.155
n11581.in[0] (.names)                                            1.014     7.169
n11581.out[0] (.names)                                           0.261     7.430
n11321.in[0] (.names)                                            1.014     8.444
n11321.out[0] (.names)                                           0.261     8.705
n11323.in[0] (.names)                                            1.014     9.719
n11323.out[0] (.names)                                           0.261     9.980
n11550.in[2] (.names)                                            1.014    10.993
n11550.out[0] (.names)                                           0.261    11.254
n11552.in[1] (.names)                                            1.014    12.268
n11552.out[0] (.names)                                           0.261    12.529
n11553.in[1] (.names)                                            1.014    13.543
n11553.out[0] (.names)                                           0.261    13.804
n11554.in[2] (.names)                                            1.014    14.818
n11554.out[0] (.names)                                           0.261    15.079
n11555.in[0] (.names)                                            1.014    16.093
n11555.out[0] (.names)                                           0.261    16.354
n11556.in[0] (.names)                                            1.014    17.367
n11556.out[0] (.names)                                           0.261    17.628
n11495.in[0] (.names)                                            1.014    18.642
n11495.out[0] (.names)                                           0.261    18.903
n11326.in[0] (.names)                                            1.014    19.917
n11326.out[0] (.names)                                           0.261    20.178
n11496.in[2] (.names)                                            1.014    21.192
n11496.out[0] (.names)                                           0.261    21.453
n11510.in[0] (.names)                                            1.014    22.467
n11510.out[0] (.names)                                           0.261    22.728
n11512.in[2] (.names)                                            1.014    23.742
n11512.out[0] (.names)                                           0.261    24.003
n11524.in[1] (.names)                                            1.014    25.016
n11524.out[0] (.names)                                           0.261    25.277
n11526.in[0] (.names)                                            1.014    26.291
n11526.out[0] (.names)                                           0.261    26.552
n11527.in[0] (.names)                                            1.014    27.566
n11527.out[0] (.names)                                           0.261    27.827
n11529.in[1] (.names)                                            1.014    28.841
n11529.out[0] (.names)                                           0.261    29.102
n11533.in[1] (.names)                                            1.014    30.116
n11533.out[0] (.names)                                           0.261    30.377
n11530.in[0] (.names)                                            1.014    31.390
n11530.out[0] (.names)                                           0.261    31.651
n11531.in[0] (.names)                                            1.014    32.665
n11531.out[0] (.names)                                           0.261    32.926
n11537.in[0] (.names)                                            1.014    33.940
n11537.out[0] (.names)                                           0.261    34.201
n11538.in[1] (.names)                                            1.014    35.215
n11538.out[0] (.names)                                           0.261    35.476
n11539.in[2] (.names)                                            1.014    36.490
n11539.out[0] (.names)                                           0.261    36.751
n11540.in[0] (.names)                                            1.014    37.765
n11540.out[0] (.names)                                           0.261    38.026
n11541.in[0] (.names)                                            1.014    39.039
n11541.out[0] (.names)                                           0.261    39.300
n11542.in[0] (.names)                                            1.014    40.314
n11542.out[0] (.names)                                           0.261    40.575
n11543.in[1] (.names)                                            1.014    41.589
n11543.out[0] (.names)                                           0.261    41.850
n11544.in[0] (.names)                                            1.014    42.864
n11544.out[0] (.names)                                           0.261    43.125
n11545.in[1] (.names)                                            1.014    44.139
n11545.out[0] (.names)                                           0.261    44.400
n11546.in[0] (.names)                                            1.014    45.413
n11546.out[0] (.names)                                           0.261    45.674
n11549.in[1] (.names)                                            1.014    46.688
n11549.out[0] (.names)                                           0.261    46.949
n10570.in[0] (.names)                                            1.014    47.963
n10570.out[0] (.names)                                           0.261    48.224
n229.in[0] (.names)                                              1.014    49.238
n229.out[0] (.names)                                             0.261    49.499
out:n229.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 35
Startpoint: n11870.Q[0] (.latch clocked by pclk)
Endpoint  : out:n199.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11870.clk[0] (.latch)                                           1.014     1.014
n11870.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13573.in[0] (.names)                                            1.014     2.070
n13573.out[0] (.names)                                           0.261     2.331
n13567.in[0] (.names)                                            1.014     3.344
n13567.out[0] (.names)                                           0.261     3.605
n13565.in[0] (.names)                                            1.014     4.619
n13565.out[0] (.names)                                           0.261     4.880
n13566.in[0] (.names)                                            1.014     5.894
n13566.out[0] (.names)                                           0.261     6.155
n13570.in[3] (.names)                                            1.014     7.169
n13570.out[0] (.names)                                           0.261     7.430
n13568.in[1] (.names)                                            1.014     8.444
n13568.out[0] (.names)                                           0.261     8.705
n13574.in[3] (.names)                                            1.014     9.719
n13574.out[0] (.names)                                           0.261     9.980
n13576.in[1] (.names)                                            1.014    10.993
n13576.out[0] (.names)                                           0.261    11.254
n13581.in[1] (.names)                                            1.014    12.268
n13581.out[0] (.names)                                           0.261    12.529
n13582.in[0] (.names)                                            1.014    13.543
n13582.out[0] (.names)                                           0.261    13.804
n13584.in[1] (.names)                                            1.014    14.818
n13584.out[0] (.names)                                           0.261    15.079
n13585.in[3] (.names)                                            1.014    16.093
n13585.out[0] (.names)                                           0.261    16.354
n13586.in[2] (.names)                                            1.014    17.367
n13586.out[0] (.names)                                           0.261    17.628
n13587.in[1] (.names)                                            1.014    18.642
n13587.out[0] (.names)                                           0.261    18.903
n13588.in[0] (.names)                                            1.014    19.917
n13588.out[0] (.names)                                           0.261    20.178
n13589.in[0] (.names)                                            1.014    21.192
n13589.out[0] (.names)                                           0.261    21.453
n13590.in[0] (.names)                                            1.014    22.467
n13590.out[0] (.names)                                           0.261    22.728
n13591.in[1] (.names)                                            1.014    23.742
n13591.out[0] (.names)                                           0.261    24.003
n13592.in[0] (.names)                                            1.014    25.016
n13592.out[0] (.names)                                           0.261    25.277
n13594.in[1] (.names)                                            1.014    26.291
n13594.out[0] (.names)                                           0.261    26.552
n13595.in[0] (.names)                                            1.014    27.566
n13595.out[0] (.names)                                           0.261    27.827
n13625.in[0] (.names)                                            1.014    28.841
n13625.out[0] (.names)                                           0.261    29.102
n13619.in[0] (.names)                                            1.014    30.116
n13619.out[0] (.names)                                           0.261    30.377
n13621.in[0] (.names)                                            1.014    31.390
n13621.out[0] (.names)                                           0.261    31.651
n13636.in[0] (.names)                                            1.014    32.665
n13636.out[0] (.names)                                           0.261    32.926
n13637.in[2] (.names)                                            1.014    33.940
n13637.out[0] (.names)                                           0.261    34.201
n13638.in[1] (.names)                                            1.014    35.215
n13638.out[0] (.names)                                           0.261    35.476
n13639.in[0] (.names)                                            1.014    36.490
n13639.out[0] (.names)                                           0.261    36.751
n13640.in[0] (.names)                                            1.014    37.765
n13640.out[0] (.names)                                           0.261    38.026
n14362.in[1] (.names)                                            1.014    39.039
n14362.out[0] (.names)                                           0.261    39.300
n11873.in[1] (.names)                                            1.014    40.314
n11873.out[0] (.names)                                           0.261    40.575
n14360.in[0] (.names)                                            1.014    41.589
n14360.out[0] (.names)                                           0.261    41.850
n14365.in[0] (.names)                                            1.014    42.864
n14365.out[0] (.names)                                           0.261    43.125
n14366.in[1] (.names)                                            1.014    44.139
n14366.out[0] (.names)                                           0.261    44.400
n14367.in[0] (.names)                                            1.014    45.413
n14367.out[0] (.names)                                           0.261    45.674
n11893.in[0] (.names)                                            1.014    46.688
n11893.out[0] (.names)                                           0.261    46.949
n14368.in[0] (.names)                                            1.014    47.963
n14368.out[0] (.names)                                           0.261    48.224
n199.in[0] (.names)                                              1.014    49.238
n199.out[0] (.names)                                             0.261    49.499
out:n199.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 36
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n637.in[0] (.names)                                              1.014    12.268
n637.out[0] (.names)                                             0.261    12.529
n640.in[2] (.names)                                              1.014    13.543
n640.out[0] (.names)                                             0.261    13.804
n641.in[0] (.names)                                              1.014    14.818
n641.out[0] (.names)                                             0.261    15.079
n642.in[0] (.names)                                              1.014    16.093
n642.out[0] (.names)                                             0.261    16.354
n643.in[2] (.names)                                              1.014    17.367
n643.out[0] (.names)                                             0.261    17.628
n603.in[0] (.names)                                              1.014    18.642
n603.out[0] (.names)                                             0.261    18.903
n596.in[2] (.names)                                              1.014    19.917
n596.out[0] (.names)                                             0.261    20.178
n645.in[1] (.names)                                              1.014    21.192
n645.out[0] (.names)                                             0.261    21.453
n647.in[1] (.names)                                              1.014    22.467
n647.out[0] (.names)                                             0.261    22.728
n648.in[0] (.names)                                              1.014    23.742
n648.out[0] (.names)                                             0.261    24.003
n434.in[0] (.names)                                              1.014    25.016
n434.out[0] (.names)                                             0.261    25.277
n435.in[0] (.names)                                              1.014    26.291
n435.out[0] (.names)                                             0.261    26.552
n436.in[0] (.names)                                              1.014    27.566
n436.out[0] (.names)                                             0.261    27.827
n442.in[2] (.names)                                              1.014    28.841
n442.out[0] (.names)                                             0.261    29.102
n443.in[0] (.names)                                              1.014    30.116
n443.out[0] (.names)                                             0.261    30.377
n445.in[1] (.names)                                              1.014    31.390
n445.out[0] (.names)                                             0.261    31.651
n449.in[0] (.names)                                              1.014    32.665
n449.out[0] (.names)                                             0.261    32.926
n450.in[0] (.names)                                              1.014    33.940
n450.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n560.in[2] (.names)                                              1.014    36.490
n560.out[0] (.names)                                             0.261    36.751
n571.in[0] (.names)                                              1.014    37.765
n571.out[0] (.names)                                             0.261    38.026
n572.in[0] (.names)                                              1.014    39.039
n572.out[0] (.names)                                             0.261    39.300
n573.in[0] (.names)                                              1.014    40.314
n573.out[0] (.names)                                             0.261    40.575
n574.in[0] (.names)                                              1.014    41.589
n574.out[0] (.names)                                             0.261    41.850
n581.in[1] (.names)                                              1.014    42.864
n581.out[0] (.names)                                             0.261    43.125
n582.in[0] (.names)                                              1.014    44.139
n582.out[0] (.names)                                             0.261    44.400
n387.in[1] (.names)                                              1.014    45.413
n387.out[0] (.names)                                             0.261    45.674
n585.in[1] (.names)                                              1.014    46.688
n585.out[0] (.names)                                             0.261    46.949
n586.in[0] (.names)                                              1.014    47.963
n586.out[0] (.names)                                             0.261    48.224
n296.in[1] (.names)                                              1.014    49.238
n296.out[0] (.names)                                             0.261    49.499
n297.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n297.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n240.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n637.in[0] (.names)                                              1.014    12.268
n637.out[0] (.names)                                             0.261    12.529
n640.in[2] (.names)                                              1.014    13.543
n640.out[0] (.names)                                             0.261    13.804
n641.in[0] (.names)                                              1.014    14.818
n641.out[0] (.names)                                             0.261    15.079
n642.in[0] (.names)                                              1.014    16.093
n642.out[0] (.names)                                             0.261    16.354
n643.in[2] (.names)                                              1.014    17.367
n643.out[0] (.names)                                             0.261    17.628
n603.in[0] (.names)                                              1.014    18.642
n603.out[0] (.names)                                             0.261    18.903
n596.in[2] (.names)                                              1.014    19.917
n596.out[0] (.names)                                             0.261    20.178
n645.in[1] (.names)                                              1.014    21.192
n645.out[0] (.names)                                             0.261    21.453
n647.in[1] (.names)                                              1.014    22.467
n647.out[0] (.names)                                             0.261    22.728
n648.in[0] (.names)                                              1.014    23.742
n648.out[0] (.names)                                             0.261    24.003
n434.in[0] (.names)                                              1.014    25.016
n434.out[0] (.names)                                             0.261    25.277
n498.in[2] (.names)                                              1.014    26.291
n498.out[0] (.names)                                             0.261    26.552
n505.in[2] (.names)                                              1.014    27.566
n505.out[0] (.names)                                             0.261    27.827
n508.in[1] (.names)                                              1.014    28.841
n508.out[0] (.names)                                             0.261    29.102
n509.in[0] (.names)                                              1.014    30.116
n509.out[0] (.names)                                             0.261    30.377
n511.in[0] (.names)                                              1.014    31.390
n511.out[0] (.names)                                             0.261    31.651
n515.in[0] (.names)                                              1.014    32.665
n515.out[0] (.names)                                             0.261    32.926
n513.in[0] (.names)                                              1.014    33.940
n513.out[0] (.names)                                             0.261    34.201
n514.in[0] (.names)                                              1.014    35.215
n514.out[0] (.names)                                             0.261    35.476
n516.in[0] (.names)                                              1.014    36.490
n516.out[0] (.names)                                             0.261    36.751
n499.in[0] (.names)                                              1.014    37.765
n499.out[0] (.names)                                             0.261    38.026
n309.in[0] (.names)                                              1.014    39.039
n309.out[0] (.names)                                             0.261    39.300
n524.in[2] (.names)                                              1.014    40.314
n524.out[0] (.names)                                             0.261    40.575
n525.in[2] (.names)                                              1.014    41.589
n525.out[0] (.names)                                             0.261    41.850
n527.in[1] (.names)                                              1.014    42.864
n527.out[0] (.names)                                             0.261    43.125
n528.in[0] (.names)                                              1.014    44.139
n528.out[0] (.names)                                             0.261    44.400
n529.in[0] (.names)                                              1.014    45.413
n529.out[0] (.names)                                             0.261    45.674
n530.in[1] (.names)                                              1.014    46.688
n530.out[0] (.names)                                             0.261    46.949
n502.in[0] (.names)                                              1.014    47.963
n502.out[0] (.names)                                             0.261    48.224
n239.in[0] (.names)                                              1.014    49.238
n239.out[0] (.names)                                             0.261    49.499
n240.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n240.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n322.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n749.in[2] (.names)                                              1.014    12.268
n749.out[0] (.names)                                             0.261    12.529
n750.in[0] (.names)                                              1.014    13.543
n750.out[0] (.names)                                             0.261    13.804
n751.in[0] (.names)                                              1.014    14.818
n751.out[0] (.names)                                             0.261    15.079
n752.in[0] (.names)                                              1.014    16.093
n752.out[0] (.names)                                             0.261    16.354
n726.in[0] (.names)                                              1.014    17.367
n726.out[0] (.names)                                             0.261    17.628
n723.in[1] (.names)                                              1.014    18.642
n723.out[0] (.names)                                             0.261    18.903
n724.in[0] (.names)                                              1.014    19.917
n724.out[0] (.names)                                             0.261    20.178
n696.in[2] (.names)                                              1.014    21.192
n696.out[0] (.names)                                             0.261    21.453
n697.in[3] (.names)                                              1.014    22.467
n697.out[0] (.names)                                             0.261    22.728
n698.in[1] (.names)                                              1.014    23.742
n698.out[0] (.names)                                             0.261    24.003
n700.in[0] (.names)                                              1.014    25.016
n700.out[0] (.names)                                             0.261    25.277
n621.in[0] (.names)                                              1.014    26.291
n621.out[0] (.names)                                             0.261    26.552
n703.in[0] (.names)                                              1.014    27.566
n703.out[0] (.names)                                             0.261    27.827
n706.in[2] (.names)                                              1.014    28.841
n706.out[0] (.names)                                             0.261    29.102
n708.in[0] (.names)                                              1.014    30.116
n708.out[0] (.names)                                             0.261    30.377
n666.in[1] (.names)                                              1.014    31.390
n666.out[0] (.names)                                             0.261    31.651
n1121.in[1] (.names)                                             1.014    32.665
n1121.out[0] (.names)                                            0.261    32.926
n1122.in[1] (.names)                                             1.014    33.940
n1122.out[0] (.names)                                            0.261    34.201
n1123.in[0] (.names)                                             1.014    35.215
n1123.out[0] (.names)                                            0.261    35.476
n1128.in[0] (.names)                                             1.014    36.490
n1128.out[0] (.names)                                            0.261    36.751
n1124.in[0] (.names)                                             1.014    37.765
n1124.out[0] (.names)                                            0.261    38.026
n1163.in[2] (.names)                                             1.014    39.039
n1163.out[0] (.names)                                            0.261    39.300
n1164.in[1] (.names)                                             1.014    40.314
n1164.out[0] (.names)                                            0.261    40.575
n1165.in[2] (.names)                                             1.014    41.589
n1165.out[0] (.names)                                            0.261    41.850
n1166.in[0] (.names)                                             1.014    42.864
n1166.out[0] (.names)                                            0.261    43.125
n1167.in[0] (.names)                                             1.014    44.139
n1167.out[0] (.names)                                            0.261    44.400
n1169.in[1] (.names)                                             1.014    45.413
n1169.out[0] (.names)                                            0.261    45.674
n1177.in[0] (.names)                                             1.014    46.688
n1177.out[0] (.names)                                            0.261    46.949
n312.in[0] (.names)                                              1.014    47.963
n312.out[0] (.names)                                             0.261    48.224
n321.in[0] (.names)                                              1.014    49.238
n321.out[0] (.names)                                             0.261    49.499
n322.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n322.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n5184.Q[0] (.latch clocked by pclk)
Endpoint  : n5210.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5184.clk[0] (.latch)                                            1.014     1.014
n5184.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5268.in[0] (.names)                                             1.014     2.070
n5268.out[0] (.names)                                            0.261     2.331
n5269.in[1] (.names)                                             1.014     3.344
n5269.out[0] (.names)                                            0.261     3.605
n5277.in[1] (.names)                                             1.014     4.619
n5277.out[0] (.names)                                            0.261     4.880
n5278.in[0] (.names)                                             1.014     5.894
n5278.out[0] (.names)                                            0.261     6.155
n5294.in[1] (.names)                                             1.014     7.169
n5294.out[0] (.names)                                            0.261     7.430
n5297.in[0] (.names)                                             1.014     8.444
n5297.out[0] (.names)                                            0.261     8.705
n5298.in[1] (.names)                                             1.014     9.719
n5298.out[0] (.names)                                            0.261     9.980
n5299.in[1] (.names)                                             1.014    10.993
n5299.out[0] (.names)                                            0.261    11.254
n5300.in[0] (.names)                                             1.014    12.268
n5300.out[0] (.names)                                            0.261    12.529
n5301.in[0] (.names)                                             1.014    13.543
n5301.out[0] (.names)                                            0.261    13.804
n5302.in[0] (.names)                                             1.014    14.818
n5302.out[0] (.names)                                            0.261    15.079
n5303.in[0] (.names)                                             1.014    16.093
n5303.out[0] (.names)                                            0.261    16.354
n5304.in[2] (.names)                                             1.014    17.367
n5304.out[0] (.names)                                            0.261    17.628
n5250.in[0] (.names)                                             1.014    18.642
n5250.out[0] (.names)                                            0.261    18.903
n5305.in[0] (.names)                                             1.014    19.917
n5305.out[0] (.names)                                            0.261    20.178
n5260.in[0] (.names)                                             1.014    21.192
n5260.out[0] (.names)                                            0.261    21.453
n5279.in[1] (.names)                                             1.014    22.467
n5279.out[0] (.names)                                            0.261    22.728
n5281.in[0] (.names)                                             1.014    23.742
n5281.out[0] (.names)                                            0.261    24.003
n5282.in[0] (.names)                                             1.014    25.016
n5282.out[0] (.names)                                            0.261    25.277
n5283.in[3] (.names)                                             1.014    26.291
n5283.out[0] (.names)                                            0.261    26.552
n5285.in[1] (.names)                                             1.014    27.566
n5285.out[0] (.names)                                            0.261    27.827
n5286.in[0] (.names)                                             1.014    28.841
n5286.out[0] (.names)                                            0.261    29.102
n5288.in[0] (.names)                                             1.014    30.116
n5288.out[0] (.names)                                            0.261    30.377
n5290.in[0] (.names)                                             1.014    31.390
n5290.out[0] (.names)                                            0.261    31.651
n6393.in[1] (.names)                                             1.014    32.665
n6393.out[0] (.names)                                            0.261    32.926
n6395.in[1] (.names)                                             1.014    33.940
n6395.out[0] (.names)                                            0.261    34.201
n6399.in[0] (.names)                                             1.014    35.215
n6399.out[0] (.names)                                            0.261    35.476
n6400.in[1] (.names)                                             1.014    36.490
n6400.out[0] (.names)                                            0.261    36.751
n6403.in[1] (.names)                                             1.014    37.765
n6403.out[0] (.names)                                            0.261    38.026
n6404.in[0] (.names)                                             1.014    39.039
n6404.out[0] (.names)                                            0.261    39.300
n6405.in[0] (.names)                                             1.014    40.314
n6405.out[0] (.names)                                            0.261    40.575
n6406.in[0] (.names)                                             1.014    41.589
n6406.out[0] (.names)                                            0.261    41.850
n6409.in[0] (.names)                                             1.014    42.864
n6409.out[0] (.names)                                            0.261    43.125
n6410.in[0] (.names)                                             1.014    44.139
n6410.out[0] (.names)                                            0.261    44.400
n6218.in[0] (.names)                                             1.014    45.413
n6218.out[0] (.names)                                            0.261    45.674
n6412.in[0] (.names)                                             1.014    46.688
n6412.out[0] (.names)                                            0.261    46.949
n6413.in[0] (.names)                                             1.014    47.963
n6413.out[0] (.names)                                            0.261    48.224
n5209.in[0] (.names)                                             1.014    49.238
n5209.out[0] (.names)                                            0.261    49.499
n5210.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5210.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n5308.Q[0] (.latch clocked by pclk)
Endpoint  : n5374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5308.clk[0] (.latch)                                            1.014     1.014
n5308.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5315.in[0] (.names)                                             1.014     2.070
n5315.out[0] (.names)                                            0.261     2.331
n5312.in[0] (.names)                                             1.014     3.344
n5312.out[0] (.names)                                            0.261     3.605
n5310.in[0] (.names)                                             1.014     4.619
n5310.out[0] (.names)                                            0.261     4.880
n5311.in[0] (.names)                                             1.014     5.894
n5311.out[0] (.names)                                            0.261     6.155
n5321.in[0] (.names)                                             1.014     7.169
n5321.out[0] (.names)                                            0.261     7.430
n5650.in[2] (.names)                                             1.014     8.444
n5650.out[0] (.names)                                            0.261     8.705
n5652.in[0] (.names)                                             1.014     9.719
n5652.out[0] (.names)                                            0.261     9.980
n5657.in[0] (.names)                                             1.014    10.993
n5657.out[0] (.names)                                            0.261    11.254
n5658.in[0] (.names)                                             1.014    12.268
n5658.out[0] (.names)                                            0.261    12.529
n5662.in[1] (.names)                                             1.014    13.543
n5662.out[0] (.names)                                            0.261    13.804
n5655.in[0] (.names)                                             1.014    14.818
n5655.out[0] (.names)                                            0.261    15.079
n5656.in[0] (.names)                                             1.014    16.093
n5656.out[0] (.names)                                            0.261    16.354
n5661.in[1] (.names)                                             1.014    17.367
n5661.out[0] (.names)                                            0.261    17.628
n5663.in[1] (.names)                                             1.014    18.642
n5663.out[0] (.names)                                            0.261    18.903
n5664.in[0] (.names)                                             1.014    19.917
n5664.out[0] (.names)                                            0.261    20.178
n5651.in[1] (.names)                                             1.014    21.192
n5651.out[0] (.names)                                            0.261    21.453
n5430.in[0] (.names)                                             1.014    22.467
n5430.out[0] (.names)                                            0.261    22.728
n5431.in[1] (.names)                                             1.014    23.742
n5431.out[0] (.names)                                            0.261    24.003
n5432.in[1] (.names)                                             1.014    25.016
n5432.out[0] (.names)                                            0.261    25.277
n5433.in[0] (.names)                                             1.014    26.291
n5433.out[0] (.names)                                            0.261    26.552
n5435.in[2] (.names)                                             1.014    27.566
n5435.out[0] (.names)                                            0.261    27.827
n5425.in[0] (.names)                                             1.014    28.841
n5425.out[0] (.names)                                            0.261    29.102
n5434.in[0] (.names)                                             1.014    30.116
n5434.out[0] (.names)                                            0.261    30.377
n5436.in[1] (.names)                                             1.014    31.390
n5436.out[0] (.names)                                            0.261    31.651
n5438.in[0] (.names)                                             1.014    32.665
n5438.out[0] (.names)                                            0.261    32.926
n5336.in[0] (.names)                                             1.014    33.940
n5336.out[0] (.names)                                            0.261    34.201
n5338.in[2] (.names)                                             1.014    35.215
n5338.out[0] (.names)                                            0.261    35.476
n5340.in[1] (.names)                                             1.014    36.490
n5340.out[0] (.names)                                            0.261    36.751
n5367.in[1] (.names)                                             1.014    37.765
n5367.out[0] (.names)                                            0.261    38.026
n5368.in[0] (.names)                                             1.014    39.039
n5368.out[0] (.names)                                            0.261    39.300
n5369.in[0] (.names)                                             1.014    40.314
n5369.out[0] (.names)                                            0.261    40.575
n5325.in[0] (.names)                                             1.014    41.589
n5325.out[0] (.names)                                            0.261    41.850
n5328.in[0] (.names)                                             1.014    42.864
n5328.out[0] (.names)                                            0.261    43.125
n5333.in[1] (.names)                                             1.014    44.139
n5333.out[0] (.names)                                            0.261    44.400
n5371.in[0] (.names)                                             1.014    45.413
n5371.out[0] (.names)                                            0.261    45.674
n4830.in[2] (.names)                                             1.014    46.688
n4830.out[0] (.names)                                            0.261    46.949
n5189.in[1] (.names)                                             1.014    47.963
n5189.out[0] (.names)                                            0.261    48.224
n5375.in[0] (.names)                                             1.014    49.238
n5375.out[0] (.names)                                            0.261    49.499
n5374.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5374.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n5308.Q[0] (.latch clocked by pclk)
Endpoint  : n5381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5308.clk[0] (.latch)                                            1.014     1.014
n5308.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5315.in[0] (.names)                                             1.014     2.070
n5315.out[0] (.names)                                            0.261     2.331
n5312.in[0] (.names)                                             1.014     3.344
n5312.out[0] (.names)                                            0.261     3.605
n5310.in[0] (.names)                                             1.014     4.619
n5310.out[0] (.names)                                            0.261     4.880
n5311.in[0] (.names)                                             1.014     5.894
n5311.out[0] (.names)                                            0.261     6.155
n5321.in[0] (.names)                                             1.014     7.169
n5321.out[0] (.names)                                            0.261     7.430
n5650.in[2] (.names)                                             1.014     8.444
n5650.out[0] (.names)                                            0.261     8.705
n5652.in[0] (.names)                                             1.014     9.719
n5652.out[0] (.names)                                            0.261     9.980
n5657.in[0] (.names)                                             1.014    10.993
n5657.out[0] (.names)                                            0.261    11.254
n5658.in[0] (.names)                                             1.014    12.268
n5658.out[0] (.names)                                            0.261    12.529
n5662.in[1] (.names)                                             1.014    13.543
n5662.out[0] (.names)                                            0.261    13.804
n5655.in[0] (.names)                                             1.014    14.818
n5655.out[0] (.names)                                            0.261    15.079
n5656.in[0] (.names)                                             1.014    16.093
n5656.out[0] (.names)                                            0.261    16.354
n5661.in[1] (.names)                                             1.014    17.367
n5661.out[0] (.names)                                            0.261    17.628
n5663.in[1] (.names)                                             1.014    18.642
n5663.out[0] (.names)                                            0.261    18.903
n5664.in[0] (.names)                                             1.014    19.917
n5664.out[0] (.names)                                            0.261    20.178
n5651.in[1] (.names)                                             1.014    21.192
n5651.out[0] (.names)                                            0.261    21.453
n5430.in[0] (.names)                                             1.014    22.467
n5430.out[0] (.names)                                            0.261    22.728
n5431.in[1] (.names)                                             1.014    23.742
n5431.out[0] (.names)                                            0.261    24.003
n5432.in[1] (.names)                                             1.014    25.016
n5432.out[0] (.names)                                            0.261    25.277
n5433.in[0] (.names)                                             1.014    26.291
n5433.out[0] (.names)                                            0.261    26.552
n5435.in[2] (.names)                                             1.014    27.566
n5435.out[0] (.names)                                            0.261    27.827
n5425.in[0] (.names)                                             1.014    28.841
n5425.out[0] (.names)                                            0.261    29.102
n5434.in[0] (.names)                                             1.014    30.116
n5434.out[0] (.names)                                            0.261    30.377
n5436.in[1] (.names)                                             1.014    31.390
n5436.out[0] (.names)                                            0.261    31.651
n5438.in[0] (.names)                                             1.014    32.665
n5438.out[0] (.names)                                            0.261    32.926
n5336.in[0] (.names)                                             1.014    33.940
n5336.out[0] (.names)                                            0.261    34.201
n5338.in[2] (.names)                                             1.014    35.215
n5338.out[0] (.names)                                            0.261    35.476
n5340.in[1] (.names)                                             1.014    36.490
n5340.out[0] (.names)                                            0.261    36.751
n5367.in[1] (.names)                                             1.014    37.765
n5367.out[0] (.names)                                            0.261    38.026
n5368.in[0] (.names)                                             1.014    39.039
n5368.out[0] (.names)                                            0.261    39.300
n5369.in[0] (.names)                                             1.014    40.314
n5369.out[0] (.names)                                            0.261    40.575
n5325.in[0] (.names)                                             1.014    41.589
n5325.out[0] (.names)                                            0.261    41.850
n5328.in[0] (.names)                                             1.014    42.864
n5328.out[0] (.names)                                            0.261    43.125
n5333.in[1] (.names)                                             1.014    44.139
n5333.out[0] (.names)                                            0.261    44.400
n5371.in[0] (.names)                                             1.014    45.413
n5371.out[0] (.names)                                            0.261    45.674
n4830.in[2] (.names)                                             1.014    46.688
n4830.out[0] (.names)                                            0.261    46.949
n5189.in[1] (.names)                                             1.014    47.963
n5189.out[0] (.names)                                            0.261    48.224
n5375.in[0] (.names)                                             1.014    49.238
n5375.out[0] (.names)                                            0.261    49.499
n5381.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5381.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n5308.Q[0] (.latch clocked by pclk)
Endpoint  : n5385.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5308.clk[0] (.latch)                                            1.014     1.014
n5308.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5315.in[0] (.names)                                             1.014     2.070
n5315.out[0] (.names)                                            0.261     2.331
n5312.in[0] (.names)                                             1.014     3.344
n5312.out[0] (.names)                                            0.261     3.605
n5310.in[0] (.names)                                             1.014     4.619
n5310.out[0] (.names)                                            0.261     4.880
n5311.in[0] (.names)                                             1.014     5.894
n5311.out[0] (.names)                                            0.261     6.155
n5321.in[0] (.names)                                             1.014     7.169
n5321.out[0] (.names)                                            0.261     7.430
n5650.in[2] (.names)                                             1.014     8.444
n5650.out[0] (.names)                                            0.261     8.705
n5652.in[0] (.names)                                             1.014     9.719
n5652.out[0] (.names)                                            0.261     9.980
n5657.in[0] (.names)                                             1.014    10.993
n5657.out[0] (.names)                                            0.261    11.254
n5658.in[0] (.names)                                             1.014    12.268
n5658.out[0] (.names)                                            0.261    12.529
n5662.in[1] (.names)                                             1.014    13.543
n5662.out[0] (.names)                                            0.261    13.804
n5655.in[0] (.names)                                             1.014    14.818
n5655.out[0] (.names)                                            0.261    15.079
n5656.in[0] (.names)                                             1.014    16.093
n5656.out[0] (.names)                                            0.261    16.354
n5661.in[1] (.names)                                             1.014    17.367
n5661.out[0] (.names)                                            0.261    17.628
n5663.in[1] (.names)                                             1.014    18.642
n5663.out[0] (.names)                                            0.261    18.903
n5664.in[0] (.names)                                             1.014    19.917
n5664.out[0] (.names)                                            0.261    20.178
n5651.in[1] (.names)                                             1.014    21.192
n5651.out[0] (.names)                                            0.261    21.453
n5430.in[0] (.names)                                             1.014    22.467
n5430.out[0] (.names)                                            0.261    22.728
n5431.in[1] (.names)                                             1.014    23.742
n5431.out[0] (.names)                                            0.261    24.003
n5432.in[1] (.names)                                             1.014    25.016
n5432.out[0] (.names)                                            0.261    25.277
n5433.in[0] (.names)                                             1.014    26.291
n5433.out[0] (.names)                                            0.261    26.552
n5435.in[2] (.names)                                             1.014    27.566
n5435.out[0] (.names)                                            0.261    27.827
n5425.in[0] (.names)                                             1.014    28.841
n5425.out[0] (.names)                                            0.261    29.102
n5434.in[0] (.names)                                             1.014    30.116
n5434.out[0] (.names)                                            0.261    30.377
n5436.in[1] (.names)                                             1.014    31.390
n5436.out[0] (.names)                                            0.261    31.651
n5438.in[0] (.names)                                             1.014    32.665
n5438.out[0] (.names)                                            0.261    32.926
n5336.in[0] (.names)                                             1.014    33.940
n5336.out[0] (.names)                                            0.261    34.201
n5338.in[2] (.names)                                             1.014    35.215
n5338.out[0] (.names)                                            0.261    35.476
n5340.in[1] (.names)                                             1.014    36.490
n5340.out[0] (.names)                                            0.261    36.751
n5367.in[1] (.names)                                             1.014    37.765
n5367.out[0] (.names)                                            0.261    38.026
n5368.in[0] (.names)                                             1.014    39.039
n5368.out[0] (.names)                                            0.261    39.300
n5369.in[0] (.names)                                             1.014    40.314
n5369.out[0] (.names)                                            0.261    40.575
n5325.in[0] (.names)                                             1.014    41.589
n5325.out[0] (.names)                                            0.261    41.850
n5328.in[0] (.names)                                             1.014    42.864
n5328.out[0] (.names)                                            0.261    43.125
n5333.in[1] (.names)                                             1.014    44.139
n5333.out[0] (.names)                                            0.261    44.400
n5377.in[2] (.names)                                             1.014    45.413
n5377.out[0] (.names)                                            0.261    45.674
n5380.in[1] (.names)                                             1.014    46.688
n5380.out[0] (.names)                                            0.261    46.949
n5382.in[1] (.names)                                             1.014    47.963
n5382.out[0] (.names)                                            0.261    48.224
n5384.in[2] (.names)                                             1.014    49.238
n5384.out[0] (.names)                                            0.261    49.499
n5385.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5385.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n7239.Q[0] (.latch clocked by pclk)
Endpoint  : n7229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7239.clk[0] (.latch)                                            1.014     1.014
n7239.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7248.in[0] (.names)                                             1.014     2.070
n7248.out[0] (.names)                                            0.261     2.331
n7249.in[0] (.names)                                             1.014     3.344
n7249.out[0] (.names)                                            0.261     3.605
n7250.in[0] (.names)                                             1.014     4.619
n7250.out[0] (.names)                                            0.261     4.880
n7253.in[1] (.names)                                             1.014     5.894
n7253.out[0] (.names)                                            0.261     6.155
n7254.in[0] (.names)                                             1.014     7.169
n7254.out[0] (.names)                                            0.261     7.430
n7336.in[1] (.names)                                             1.014     8.444
n7336.out[0] (.names)                                            0.261     8.705
n7339.in[1] (.names)                                             1.014     9.719
n7339.out[0] (.names)                                            0.261     9.980
n7340.in[0] (.names)                                             1.014    10.993
n7340.out[0] (.names)                                            0.261    11.254
n7341.in[1] (.names)                                             1.014    12.268
n7341.out[0] (.names)                                            0.261    12.529
n7343.in[1] (.names)                                             1.014    13.543
n7343.out[0] (.names)                                            0.261    13.804
n7344.in[0] (.names)                                             1.014    14.818
n7344.out[0] (.names)                                            0.261    15.079
n7345.in[0] (.names)                                             1.014    16.093
n7345.out[0] (.names)                                            0.261    16.354
n7346.in[0] (.names)                                             1.014    17.367
n7346.out[0] (.names)                                            0.261    17.628
n7347.in[0] (.names)                                             1.014    18.642
n7347.out[0] (.names)                                            0.261    18.903
n7290.in[1] (.names)                                             1.014    19.917
n7290.out[0] (.names)                                            0.261    20.178
n7291.in[0] (.names)                                             1.014    21.192
n7291.out[0] (.names)                                            0.261    21.453
n7292.in[0] (.names)                                             1.014    22.467
n7292.out[0] (.names)                                            0.261    22.728
n7293.in[0] (.names)                                             1.014    23.742
n7293.out[0] (.names)                                            0.261    24.003
n7294.in[0] (.names)                                             1.014    25.016
n7294.out[0] (.names)                                            0.261    25.277
n7295.in[0] (.names)                                             1.014    26.291
n7295.out[0] (.names)                                            0.261    26.552
n7300.in[2] (.names)                                             1.014    27.566
n7300.out[0] (.names)                                            0.261    27.827
n7311.in[0] (.names)                                             1.014    28.841
n7311.out[0] (.names)                                            0.261    29.102
n7251.in[0] (.names)                                             1.014    30.116
n7251.out[0] (.names)                                            0.261    30.377
n7314.in[1] (.names)                                             1.014    31.390
n7314.out[0] (.names)                                            0.261    31.651
n7315.in[1] (.names)                                             1.014    32.665
n7315.out[0] (.names)                                            0.261    32.926
n7316.in[0] (.names)                                             1.014    33.940
n7316.out[0] (.names)                                            0.261    34.201
n7317.in[0] (.names)                                             1.014    35.215
n7317.out[0] (.names)                                            0.261    35.476
n7318.in[0] (.names)                                             1.014    36.490
n7318.out[0] (.names)                                            0.261    36.751
n7319.in[1] (.names)                                             1.014    37.765
n7319.out[0] (.names)                                            0.261    38.026
n7325.in[0] (.names)                                             1.014    39.039
n7325.out[0] (.names)                                            0.261    39.300
n7326.in[0] (.names)                                             1.014    40.314
n7326.out[0] (.names)                                            0.261    40.575
n7327.in[0] (.names)                                             1.014    41.589
n7327.out[0] (.names)                                            0.261    41.850
n7328.in[0] (.names)                                             1.014    42.864
n7328.out[0] (.names)                                            0.261    43.125
n7244.in[1] (.names)                                             1.014    44.139
n7244.out[0] (.names)                                            0.261    44.400
n7331.in[1] (.names)                                             1.014    45.413
n7331.out[0] (.names)                                            0.261    45.674
n7332.in[0] (.names)                                             1.014    46.688
n7332.out[0] (.names)                                            0.261    46.949
n7162.in[0] (.names)                                             1.014    47.963
n7162.out[0] (.names)                                            0.261    48.224
n7228.in[0] (.names)                                             1.014    49.238
n7228.out[0] (.names)                                            0.261    49.499
n7229.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7229.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n8489.Q[0] (.latch clocked by pclk)
Endpoint  : n8338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8489.clk[0] (.latch)                                            1.014     1.014
n8489.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8490.in[0] (.names)                                             1.014     2.070
n8490.out[0] (.names)                                            0.261     2.331
n8491.in[0] (.names)                                             1.014     3.344
n8491.out[0] (.names)                                            0.261     3.605
n8493.in[0] (.names)                                             1.014     4.619
n8493.out[0] (.names)                                            0.261     4.880
n8494.in[0] (.names)                                             1.014     5.894
n8494.out[0] (.names)                                            0.261     6.155
n8498.in[1] (.names)                                             1.014     7.169
n8498.out[0] (.names)                                            0.261     7.430
n8499.in[0] (.names)                                             1.014     8.444
n8499.out[0] (.names)                                            0.261     8.705
n8453.in[0] (.names)                                             1.014     9.719
n8453.out[0] (.names)                                            0.261     9.980
n8407.in[1] (.names)                                             1.014    10.993
n8407.out[0] (.names)                                            0.261    11.254
n8308.in[1] (.names)                                             1.014    12.268
n8308.out[0] (.names)                                            0.261    12.529
n8327.in[1] (.names)                                             1.014    13.543
n8327.out[0] (.names)                                            0.261    13.804
n8328.in[0] (.names)                                             1.014    14.818
n8328.out[0] (.names)                                            0.261    15.079
n8331.in[0] (.names)                                             1.014    16.093
n8331.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8322.in[0] (.names)                                             1.014    18.642
n8322.out[0] (.names)                                            0.261    18.903
n8324.in[0] (.names)                                             1.014    19.917
n8324.out[0] (.names)                                            0.261    20.178
n8334.in[0] (.names)                                             1.014    21.192
n8334.out[0] (.names)                                            0.261    21.453
n8336.in[1] (.names)                                             1.014    22.467
n8336.out[0] (.names)                                            0.261    22.728
n8339.in[0] (.names)                                             1.014    23.742
n8339.out[0] (.names)                                            0.261    24.003
n8325.in[0] (.names)                                             1.014    25.016
n8325.out[0] (.names)                                            0.261    25.277
n8371.in[2] (.names)                                             1.014    26.291
n8371.out[0] (.names)                                            0.261    26.552
n8341.in[1] (.names)                                             1.014    27.566
n8341.out[0] (.names)                                            0.261    27.827
n8376.in[0] (.names)                                             1.014    28.841
n8376.out[0] (.names)                                            0.261    29.102
n8378.in[0] (.names)                                             1.014    30.116
n8378.out[0] (.names)                                            0.261    30.377
n243.in[1] (.names)                                              1.014    31.390
n243.out[0] (.names)                                             0.261    31.651
n8340.in[1] (.names)                                             1.014    32.665
n8340.out[0] (.names)                                            0.261    32.926
n8362.in[1] (.names)                                             1.014    33.940
n8362.out[0] (.names)                                            0.261    34.201
n8364.in[1] (.names)                                             1.014    35.215
n8364.out[0] (.names)                                            0.261    35.476
n8348.in[1] (.names)                                             1.014    36.490
n8348.out[0] (.names)                                            0.261    36.751
n8350.in[0] (.names)                                             1.014    37.765
n8350.out[0] (.names)                                            0.261    38.026
n8342.in[2] (.names)                                             1.014    39.039
n8342.out[0] (.names)                                            0.261    39.300
n8344.in[1] (.names)                                             1.014    40.314
n8344.out[0] (.names)                                            0.261    40.575
n8346.in[1] (.names)                                             1.014    41.589
n8346.out[0] (.names)                                            0.261    41.850
n8347.in[0] (.names)                                             1.014    42.864
n8347.out[0] (.names)                                            0.261    43.125
n335.in[0] (.names)                                              1.014    44.139
n335.out[0] (.names)                                             0.261    44.400
n8357.in[0] (.names)                                             1.014    45.413
n8357.out[0] (.names)                                            0.261    45.674
n8358.in[0] (.names)                                             1.014    46.688
n8358.out[0] (.names)                                            0.261    46.949
n8359.in[0] (.names)                                             1.014    47.963
n8359.out[0] (.names)                                            0.261    48.224
n8337.in[1] (.names)                                             1.014    49.238
n8337.out[0] (.names)                                            0.261    49.499
n8338.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8338.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n8489.Q[0] (.latch clocked by pclk)
Endpoint  : n3056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8489.clk[0] (.latch)                                            1.014     1.014
n8489.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8490.in[0] (.names)                                             1.014     2.070
n8490.out[0] (.names)                                            0.261     2.331
n8491.in[0] (.names)                                             1.014     3.344
n8491.out[0] (.names)                                            0.261     3.605
n8493.in[0] (.names)                                             1.014     4.619
n8493.out[0] (.names)                                            0.261     4.880
n8494.in[0] (.names)                                             1.014     5.894
n8494.out[0] (.names)                                            0.261     6.155
n8498.in[1] (.names)                                             1.014     7.169
n8498.out[0] (.names)                                            0.261     7.430
n8499.in[0] (.names)                                             1.014     8.444
n8499.out[0] (.names)                                            0.261     8.705
n8453.in[0] (.names)                                             1.014     9.719
n8453.out[0] (.names)                                            0.261     9.980
n8407.in[1] (.names)                                             1.014    10.993
n8407.out[0] (.names)                                            0.261    11.254
n8308.in[1] (.names)                                             1.014    12.268
n8308.out[0] (.names)                                            0.261    12.529
n8327.in[1] (.names)                                             1.014    13.543
n8327.out[0] (.names)                                            0.261    13.804
n8328.in[0] (.names)                                             1.014    14.818
n8328.out[0] (.names)                                            0.261    15.079
n8331.in[0] (.names)                                             1.014    16.093
n8331.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8322.in[0] (.names)                                             1.014    18.642
n8322.out[0] (.names)                                            0.261    18.903
n8324.in[0] (.names)                                             1.014    19.917
n8324.out[0] (.names)                                            0.261    20.178
n8334.in[0] (.names)                                             1.014    21.192
n8334.out[0] (.names)                                            0.261    21.453
n8336.in[1] (.names)                                             1.014    22.467
n8336.out[0] (.names)                                            0.261    22.728
n8339.in[0] (.names)                                             1.014    23.742
n8339.out[0] (.names)                                            0.261    24.003
n8325.in[0] (.names)                                             1.014    25.016
n8325.out[0] (.names)                                            0.261    25.277
n8371.in[2] (.names)                                             1.014    26.291
n8371.out[0] (.names)                                            0.261    26.552
n8341.in[1] (.names)                                             1.014    27.566
n8341.out[0] (.names)                                            0.261    27.827
n8376.in[0] (.names)                                             1.014    28.841
n8376.out[0] (.names)                                            0.261    29.102
n8378.in[0] (.names)                                             1.014    30.116
n8378.out[0] (.names)                                            0.261    30.377
n243.in[1] (.names)                                              1.014    31.390
n243.out[0] (.names)                                             0.261    31.651
n8340.in[1] (.names)                                             1.014    32.665
n8340.out[0] (.names)                                            0.261    32.926
n8362.in[1] (.names)                                             1.014    33.940
n8362.out[0] (.names)                                            0.261    34.201
n8364.in[1] (.names)                                             1.014    35.215
n8364.out[0] (.names)                                            0.261    35.476
n8348.in[1] (.names)                                             1.014    36.490
n8348.out[0] (.names)                                            0.261    36.751
n8350.in[0] (.names)                                             1.014    37.765
n8350.out[0] (.names)                                            0.261    38.026
n8342.in[2] (.names)                                             1.014    39.039
n8342.out[0] (.names)                                            0.261    39.300
n8344.in[1] (.names)                                             1.014    40.314
n8344.out[0] (.names)                                            0.261    40.575
n8346.in[1] (.names)                                             1.014    41.589
n8346.out[0] (.names)                                            0.261    41.850
n8347.in[0] (.names)                                             1.014    42.864
n8347.out[0] (.names)                                            0.261    43.125
n8355.in[2] (.names)                                             1.014    44.139
n8355.out[0] (.names)                                            0.261    44.400
n8356.in[2] (.names)                                             1.014    45.413
n8356.out[0] (.names)                                            0.261    45.674
n8360.in[0] (.names)                                             1.014    46.688
n8360.out[0] (.names)                                            0.261    46.949
n8361.in[0] (.names)                                             1.014    47.963
n8361.out[0] (.names)                                            0.261    48.224
n3264.in[1] (.names)                                             1.014    49.238
n3264.out[0] (.names)                                            0.261    49.499
n3056.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3056.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n8645.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9008.in[2] (.names)                                             1.014     3.344
n9008.out[0] (.names)                                            0.261     3.605
n9011.in[0] (.names)                                             1.014     4.619
n9011.out[0] (.names)                                            0.261     4.880
n9012.in[0] (.names)                                             1.014     5.894
n9012.out[0] (.names)                                            0.261     6.155
n9013.in[1] (.names)                                             1.014     7.169
n9013.out[0] (.names)                                            0.261     7.430
n9015.in[0] (.names)                                             1.014     8.444
n9015.out[0] (.names)                                            0.261     8.705
n9016.in[0] (.names)                                             1.014     9.719
n9016.out[0] (.names)                                            0.261     9.980
n9017.in[0] (.names)                                             1.014    10.993
n9017.out[0] (.names)                                            0.261    11.254
n9077.in[0] (.names)                                             1.014    12.268
n9077.out[0] (.names)                                            0.261    12.529
n9078.in[0] (.names)                                             1.014    13.543
n9078.out[0] (.names)                                            0.261    13.804
n9082.in[0] (.names)                                             1.014    14.818
n9082.out[0] (.names)                                            0.261    15.079
n9046.in[0] (.names)                                             1.014    16.093
n9046.out[0] (.names)                                            0.261    16.354
n9047.in[1] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n9062.in[0] (.names)                                             1.014    19.917
n9062.out[0] (.names)                                            0.261    20.178
n9060.in[0] (.names)                                             1.014    21.192
n9060.out[0] (.names)                                            0.261    21.453
n9061.in[0] (.names)                                             1.014    22.467
n9061.out[0] (.names)                                            0.261    22.728
n9085.in[1] (.names)                                             1.014    23.742
n9085.out[0] (.names)                                            0.261    24.003
n9120.in[0] (.names)                                             1.014    25.016
n9120.out[0] (.names)                                            0.261    25.277
n9121.in[0] (.names)                                             1.014    26.291
n9121.out[0] (.names)                                            0.261    26.552
n9084.in[0] (.names)                                             1.014    27.566
n9084.out[0] (.names)                                            0.261    27.827
n9087.in[0] (.names)                                             1.014    28.841
n9087.out[0] (.names)                                            0.261    29.102
n9092.in[1] (.names)                                             1.014    30.116
n9092.out[0] (.names)                                            0.261    30.377
n9094.in[1] (.names)                                             1.014    31.390
n9094.out[0] (.names)                                            0.261    31.651
n9088.in[0] (.names)                                             1.014    32.665
n9088.out[0] (.names)                                            0.261    32.926
n9075.in[0] (.names)                                             1.014    33.940
n9075.out[0] (.names)                                            0.261    34.201
n9097.in[1] (.names)                                             1.014    35.215
n9097.out[0] (.names)                                            0.261    35.476
n9098.in[0] (.names)                                             1.014    36.490
n9098.out[0] (.names)                                            0.261    36.751
n9099.in[0] (.names)                                             1.014    37.765
n9099.out[0] (.names)                                            0.261    38.026
n9024.in[0] (.names)                                             1.014    39.039
n9024.out[0] (.names)                                            0.261    39.300
n9089.in[2] (.names)                                             1.014    40.314
n9089.out[0] (.names)                                            0.261    40.575
n9104.in[1] (.names)                                             1.014    41.589
n9104.out[0] (.names)                                            0.261    41.850
n9105.in[0] (.names)                                             1.014    42.864
n9105.out[0] (.names)                                            0.261    43.125
n9106.in[0] (.names)                                             1.014    44.139
n9106.out[0] (.names)                                            0.261    44.400
n9109.in[0] (.names)                                             1.014    45.413
n9109.out[0] (.names)                                            0.261    45.674
n9110.in[0] (.names)                                             1.014    46.688
n9110.out[0] (.names)                                            0.261    46.949
n9112.in[2] (.names)                                             1.014    47.963
n9112.out[0] (.names)                                            0.261    48.224
n8644.in[1] (.names)                                             1.014    49.238
n8644.out[0] (.names)                                            0.261    49.499
n8645.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8645.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n9370.Q[0] (.latch clocked by pclk)
Endpoint  : n9500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9370.clk[0] (.latch)                                            1.014     1.014
n9370.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10295.in[0] (.names)                                            1.014     2.070
n10295.out[0] (.names)                                           0.261     2.331
n10296.in[0] (.names)                                            1.014     3.344
n10296.out[0] (.names)                                           0.261     3.605
n10297.in[0] (.names)                                            1.014     4.619
n10297.out[0] (.names)                                           0.261     4.880
n10298.in[1] (.names)                                            1.014     5.894
n10298.out[0] (.names)                                           0.261     6.155
n10299.in[0] (.names)                                            1.014     7.169
n10299.out[0] (.names)                                           0.261     7.430
n10301.in[0] (.names)                                            1.014     8.444
n10301.out[0] (.names)                                           0.261     8.705
n10302.in[0] (.names)                                            1.014     9.719
n10302.out[0] (.names)                                           0.261     9.980
n10303.in[0] (.names)                                            1.014    10.993
n10303.out[0] (.names)                                           0.261    11.254
n10304.in[0] (.names)                                            1.014    12.268
n10304.out[0] (.names)                                           0.261    12.529
n9417.in[1] (.names)                                             1.014    13.543
n9417.out[0] (.names)                                            0.261    13.804
n9418.in[2] (.names)                                             1.014    14.818
n9418.out[0] (.names)                                            0.261    15.079
n9419.in[0] (.names)                                             1.014    16.093
n9419.out[0] (.names)                                            0.261    16.354
n9421.in[1] (.names)                                             1.014    17.367
n9421.out[0] (.names)                                            0.261    17.628
n9426.in[2] (.names)                                             1.014    18.642
n9426.out[0] (.names)                                            0.261    18.903
n9427.in[3] (.names)                                             1.014    19.917
n9427.out[0] (.names)                                            0.261    20.178
n9409.in[0] (.names)                                             1.014    21.192
n9409.out[0] (.names)                                            0.261    21.453
n9410.in[1] (.names)                                             1.014    22.467
n9410.out[0] (.names)                                            0.261    22.728
n9506.in[3] (.names)                                             1.014    23.742
n9506.out[0] (.names)                                            0.261    24.003
n9508.in[0] (.names)                                             1.014    25.016
n9508.out[0] (.names)                                            0.261    25.277
n9513.in[1] (.names)                                             1.014    26.291
n9513.out[0] (.names)                                            0.261    26.552
n9514.in[1] (.names)                                             1.014    27.566
n9514.out[0] (.names)                                            0.261    27.827
n9526.in[1] (.names)                                             1.014    28.841
n9526.out[0] (.names)                                            0.261    29.102
n9517.in[0] (.names)                                             1.014    30.116
n9517.out[0] (.names)                                            0.261    30.377
n9516.in[2] (.names)                                             1.014    31.390
n9516.out[0] (.names)                                            0.261    31.651
n9509.in[1] (.names)                                             1.014    32.665
n9509.out[0] (.names)                                            0.261    32.926
n9510.in[1] (.names)                                             1.014    33.940
n9510.out[0] (.names)                                            0.261    34.201
n9511.in[0] (.names)                                             1.014    35.215
n9511.out[0] (.names)                                            0.261    35.476
n9507.in[1] (.names)                                             1.014    36.490
n9507.out[0] (.names)                                            0.261    36.751
n9512.in[0] (.names)                                             1.014    37.765
n9512.out[0] (.names)                                            0.261    38.026
n9518.in[0] (.names)                                             1.014    39.039
n9518.out[0] (.names)                                            0.261    39.300
n9519.in[0] (.names)                                             1.014    40.314
n9519.out[0] (.names)                                            0.261    40.575
n9339.in[1] (.names)                                             1.014    41.589
n9339.out[0] (.names)                                            0.261    41.850
n9529.in[2] (.names)                                             1.014    42.864
n9529.out[0] (.names)                                            0.261    43.125
n9530.in[0] (.names)                                             1.014    44.139
n9530.out[0] (.names)                                            0.261    44.400
n9531.in[1] (.names)                                             1.014    45.413
n9531.out[0] (.names)                                            0.261    45.674
n9532.in[0] (.names)                                             1.014    46.688
n9532.out[0] (.names)                                            0.261    46.949
n9533.in[0] (.names)                                             1.014    47.963
n9533.out[0] (.names)                                            0.261    48.224
n9534.in[0] (.names)                                             1.014    49.238
n9534.out[0] (.names)                                            0.261    49.499
n9500.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9500.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n6741.Q[0] (.latch clocked by pclk)
Endpoint  : n339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6741.clk[0] (.latch)                                            1.014     1.014
n6741.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7905.in[0] (.names)                                             1.014     2.070
n7905.out[0] (.names)                                            0.261     2.331
n7908.in[0] (.names)                                             1.014     3.344
n7908.out[0] (.names)                                            0.261     3.605
n7882.in[0] (.names)                                             1.014     4.619
n7882.out[0] (.names)                                            0.261     4.880
n7891.in[0] (.names)                                             1.014     5.894
n7891.out[0] (.names)                                            0.261     6.155
n7892.in[0] (.names)                                             1.014     7.169
n7892.out[0] (.names)                                            0.261     7.430
n7909.in[0] (.names)                                             1.014     8.444
n7909.out[0] (.names)                                            0.261     8.705
n7910.in[1] (.names)                                             1.014     9.719
n7910.out[0] (.names)                                            0.261     9.980
n7911.in[1] (.names)                                             1.014    10.993
n7911.out[0] (.names)                                            0.261    11.254
n7912.in[0] (.names)                                             1.014    12.268
n7912.out[0] (.names)                                            0.261    12.529
n7897.in[0] (.names)                                             1.014    13.543
n7897.out[0] (.names)                                            0.261    13.804
n7884.in[0] (.names)                                             1.014    14.818
n7884.out[0] (.names)                                            0.261    15.079
n7885.in[0] (.names)                                             1.014    16.093
n7885.out[0] (.names)                                            0.261    16.354
n7889.in[0] (.names)                                             1.014    17.367
n7889.out[0] (.names)                                            0.261    17.628
n7890.in[0] (.names)                                             1.014    18.642
n7890.out[0] (.names)                                            0.261    18.903
n7902.in[1] (.names)                                             1.014    19.917
n7902.out[0] (.names)                                            0.261    20.178
n7903.in[1] (.names)                                             1.014    21.192
n7903.out[0] (.names)                                            0.261    21.453
n7893.in[0] (.names)                                             1.014    22.467
n7893.out[0] (.names)                                            0.261    22.728
n7639.in[0] (.names)                                             1.014    23.742
n7639.out[0] (.names)                                            0.261    24.003
n7640.in[0] (.names)                                             1.014    25.016
n7640.out[0] (.names)                                            0.261    25.277
n7642.in[1] (.names)                                             1.014    26.291
n7642.out[0] (.names)                                            0.261    26.552
n7638.in[0] (.names)                                             1.014    27.566
n7638.out[0] (.names)                                            0.261    27.827
n7643.in[0] (.names)                                             1.014    28.841
n7643.out[0] (.names)                                            0.261    29.102
n7644.in[0] (.names)                                             1.014    30.116
n7644.out[0] (.names)                                            0.261    30.377
n7647.in[0] (.names)                                             1.014    31.390
n7647.out[0] (.names)                                            0.261    31.651
n7648.in[0] (.names)                                             1.014    32.665
n7648.out[0] (.names)                                            0.261    32.926
n7649.in[0] (.names)                                             1.014    33.940
n7649.out[0] (.names)                                            0.261    34.201
n7650.in[0] (.names)                                             1.014    35.215
n7650.out[0] (.names)                                            0.261    35.476
n7651.in[1] (.names)                                             1.014    36.490
n7651.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7654.in[0] (.names)                                             1.014    39.039
n7654.out[0] (.names)                                            0.261    39.300
n7655.in[0] (.names)                                             1.014    40.314
n7655.out[0] (.names)                                            0.261    40.575
n7656.in[1] (.names)                                             1.014    41.589
n7656.out[0] (.names)                                            0.261    41.850
n7658.in[0] (.names)                                             1.014    42.864
n7658.out[0] (.names)                                            0.261    43.125
n7659.in[0] (.names)                                             1.014    44.139
n7659.out[0] (.names)                                            0.261    44.400
n7660.in[0] (.names)                                             1.014    45.413
n7660.out[0] (.names)                                            0.261    45.674
n7661.in[1] (.names)                                             1.014    46.688
n7661.out[0] (.names)                                            0.261    46.949
n7172.in[1] (.names)                                             1.014    47.963
n7172.out[0] (.names)                                            0.261    48.224
n338.in[0] (.names)                                              1.014    49.238
n338.out[0] (.names)                                             0.261    49.499
n339.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n339.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n9350.Q[0] (.latch clocked by pclk)
Endpoint  : n10423.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9350.clk[0] (.latch)                                            1.014     1.014
n9350.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9998.in[0] (.names)                                             1.014     2.070
n9998.out[0] (.names)                                            0.261     2.331
n9999.in[0] (.names)                                             1.014     3.344
n9999.out[0] (.names)                                            0.261     3.605
n10000.in[0] (.names)                                            1.014     4.619
n10000.out[0] (.names)                                           0.261     4.880
n10001.in[0] (.names)                                            1.014     5.894
n10001.out[0] (.names)                                           0.261     6.155
n9942.in[0] (.names)                                             1.014     7.169
n9942.out[0] (.names)                                            0.261     7.430
n9982.in[0] (.names)                                             1.014     8.444
n9982.out[0] (.names)                                            0.261     8.705
n9921.in[0] (.names)                                             1.014     9.719
n9921.out[0] (.names)                                            0.261     9.980
n9922.in[0] (.names)                                             1.014    10.993
n9922.out[0] (.names)                                            0.261    11.254
n9924.in[1] (.names)                                             1.014    12.268
n9924.out[0] (.names)                                            0.261    12.529
n9928.in[2] (.names)                                             1.014    13.543
n9928.out[0] (.names)                                            0.261    13.804
n9929.in[0] (.names)                                             1.014    14.818
n9929.out[0] (.names)                                            0.261    15.079
n9930.in[0] (.names)                                             1.014    16.093
n9930.out[0] (.names)                                            0.261    16.354
n9931.in[0] (.names)                                             1.014    17.367
n9931.out[0] (.names)                                            0.261    17.628
n9932.in[1] (.names)                                             1.014    18.642
n9932.out[0] (.names)                                            0.261    18.903
n9933.in[0] (.names)                                             1.014    19.917
n9933.out[0] (.names)                                            0.261    20.178
n9935.in[0] (.names)                                             1.014    21.192
n9935.out[0] (.names)                                            0.261    21.453
n9989.in[0] (.names)                                             1.014    22.467
n9989.out[0] (.names)                                            0.261    22.728
n9990.in[0] (.names)                                             1.014    23.742
n9990.out[0] (.names)                                            0.261    24.003
n9991.in[0] (.names)                                             1.014    25.016
n9991.out[0] (.names)                                            0.261    25.277
n9992.in[1] (.names)                                             1.014    26.291
n9992.out[0] (.names)                                            0.261    26.552
n9993.in[0] (.names)                                             1.014    27.566
n9993.out[0] (.names)                                            0.261    27.827
n9994.in[0] (.names)                                             1.014    28.841
n9994.out[0] (.names)                                            0.261    29.102
n9996.in[0] (.names)                                             1.014    30.116
n9996.out[0] (.names)                                            0.261    30.377
n10003.in[1] (.names)                                            1.014    31.390
n10003.out[0] (.names)                                           0.261    31.651
n10004.in[2] (.names)                                            1.014    32.665
n10004.out[0] (.names)                                           0.261    32.926
n10006.in[2] (.names)                                            1.014    33.940
n10006.out[0] (.names)                                           0.261    34.201
n10007.in[0] (.names)                                            1.014    35.215
n10007.out[0] (.names)                                           0.261    35.476
n10008.in[0] (.names)                                            1.014    36.490
n10008.out[0] (.names)                                           0.261    36.751
n10009.in[2] (.names)                                            1.014    37.765
n10009.out[0] (.names)                                           0.261    38.026
n10010.in[0] (.names)                                            1.014    39.039
n10010.out[0] (.names)                                           0.261    39.300
n10011.in[0] (.names)                                            1.014    40.314
n10011.out[0] (.names)                                           0.261    40.575
n10013.in[1] (.names)                                            1.014    41.589
n10013.out[0] (.names)                                           0.261    41.850
n10429.in[3] (.names)                                            1.014    42.864
n10429.out[0] (.names)                                           0.261    43.125
n10430.in[0] (.names)                                            1.014    44.139
n10430.out[0] (.names)                                           0.261    44.400
n10431.in[0] (.names)                                            1.014    45.413
n10431.out[0] (.names)                                           0.261    45.674
n9331.in[0] (.names)                                             1.014    46.688
n9331.out[0] (.names)                                            0.261    46.949
n10422.in[0] (.names)                                            1.014    47.963
n10422.out[0] (.names)                                           0.261    48.224
n10420.in[1] (.names)                                            1.014    49.238
n10420.out[0] (.names)                                           0.261    49.499
n10423.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10423.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n2304.Q[0] (.latch clocked by pclk)
Endpoint  : n1226.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2304.clk[0] (.latch)                                            1.014     1.014
n2304.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1771.in[0] (.names)                                             1.014     2.070
n1771.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n1709.in[1] (.names)                                             1.014     4.619
n1709.out[0] (.names)                                            0.261     4.880
n2306.in[1] (.names)                                             1.014     5.894
n2306.out[0] (.names)                                            0.261     6.155
n2312.in[1] (.names)                                             1.014     7.169
n2312.out[0] (.names)                                            0.261     7.430
n2313.in[0] (.names)                                             1.014     8.444
n2313.out[0] (.names)                                            0.261     8.705
n2314.in[1] (.names)                                             1.014     9.719
n2314.out[0] (.names)                                            0.261     9.980
n1545.in[1] (.names)                                             1.014    10.993
n1545.out[0] (.names)                                            0.261    11.254
n1644.in[0] (.names)                                             1.014    12.268
n1644.out[0] (.names)                                            0.261    12.529
n1654.in[0] (.names)                                             1.014    13.543
n1654.out[0] (.names)                                            0.261    13.804
n1655.in[0] (.names)                                             1.014    14.818
n1655.out[0] (.names)                                            0.261    15.079
n1651.in[0] (.names)                                             1.014    16.093
n1651.out[0] (.names)                                            0.261    16.354
n1649.in[0] (.names)                                             1.014    17.367
n1649.out[0] (.names)                                            0.261    17.628
n1650.in[0] (.names)                                             1.014    18.642
n1650.out[0] (.names)                                            0.261    18.903
n1652.in[3] (.names)                                             1.014    19.917
n1652.out[0] (.names)                                            0.261    20.178
n1660.in[1] (.names)                                             1.014    21.192
n1660.out[0] (.names)                                            0.261    21.453
n1662.in[0] (.names)                                             1.014    22.467
n1662.out[0] (.names)                                            0.261    22.728
n1629.in[1] (.names)                                             1.014    23.742
n1629.out[0] (.names)                                            0.261    24.003
n1663.in[0] (.names)                                             1.014    25.016
n1663.out[0] (.names)                                            0.261    25.277
n1664.in[1] (.names)                                             1.014    26.291
n1664.out[0] (.names)                                            0.261    26.552
n1665.in[1] (.names)                                             1.014    27.566
n1665.out[0] (.names)                                            0.261    27.827
n1667.in[1] (.names)                                             1.014    28.841
n1667.out[0] (.names)                                            0.261    29.102
n1668.in[0] (.names)                                             1.014    30.116
n1668.out[0] (.names)                                            0.261    30.377
n1669.in[0] (.names)                                             1.014    31.390
n1669.out[0] (.names)                                            0.261    31.651
n1872.in[0] (.names)                                             1.014    32.665
n1872.out[0] (.names)                                            0.261    32.926
n1873.in[0] (.names)                                             1.014    33.940
n1873.out[0] (.names)                                            0.261    34.201
n1868.in[1] (.names)                                             1.014    35.215
n1868.out[0] (.names)                                            0.261    35.476
n1852.in[0] (.names)                                             1.014    36.490
n1852.out[0] (.names)                                            0.261    36.751
n1874.in[1] (.names)                                             1.014    37.765
n1874.out[0] (.names)                                            0.261    38.026
n1875.in[3] (.names)                                             1.014    39.039
n1875.out[0] (.names)                                            0.261    39.300
n1877.in[1] (.names)                                             1.014    40.314
n1877.out[0] (.names)                                            0.261    40.575
n1265.in[0] (.names)                                             1.014    41.589
n1265.out[0] (.names)                                            0.261    41.850
n1881.in[0] (.names)                                             1.014    42.864
n1881.out[0] (.names)                                            0.261    43.125
n1879.in[0] (.names)                                             1.014    44.139
n1879.out[0] (.names)                                            0.261    44.400
n1880.in[0] (.names)                                             1.014    45.413
n1880.out[0] (.names)                                            0.261    45.674
n1882.in[0] (.names)                                             1.014    46.688
n1882.out[0] (.names)                                            0.261    46.949
n1878.in[1] (.names)                                             1.014    47.963
n1878.out[0] (.names)                                            0.261    48.224
n1225.in[0] (.names)                                             1.014    49.238
n1225.out[0] (.names)                                            0.261    49.499
n1226.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1226.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n389.Q[0] (.latch clocked by pclk)
Endpoint  : n367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n389.clk[0] (.latch)                                             1.014     1.014
n389.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2884.in[1] (.names)                                             1.014     2.070
n2884.out[0] (.names)                                            0.261     2.331
n3012.in[2] (.names)                                             1.014     3.344
n3012.out[0] (.names)                                            0.261     3.605
n3010.in[2] (.names)                                             1.014     4.619
n3010.out[0] (.names)                                            0.261     4.880
n3011.in[0] (.names)                                             1.014     5.894
n3011.out[0] (.names)                                            0.261     6.155
n3013.in[0] (.names)                                             1.014     7.169
n3013.out[0] (.names)                                            0.261     7.430
n2980.in[0] (.names)                                             1.014     8.444
n2980.out[0] (.names)                                            0.261     8.705
n3016.in[0] (.names)                                             1.014     9.719
n3016.out[0] (.names)                                            0.261     9.980
n3021.in[1] (.names)                                             1.014    10.993
n3021.out[0] (.names)                                            0.261    11.254
n3023.in[2] (.names)                                             1.014    12.268
n3023.out[0] (.names)                                            0.261    12.529
n3025.in[0] (.names)                                             1.014    13.543
n3025.out[0] (.names)                                            0.261    13.804
n3028.in[2] (.names)                                             1.014    14.818
n3028.out[0] (.names)                                            0.261    15.079
n3029.in[0] (.names)                                             1.014    16.093
n3029.out[0] (.names)                                            0.261    16.354
n2887.in[1] (.names)                                             1.014    17.367
n2887.out[0] (.names)                                            0.261    17.628
n3024.in[0] (.names)                                             1.014    18.642
n3024.out[0] (.names)                                            0.261    18.903
n3026.in[1] (.names)                                             1.014    19.917
n3026.out[0] (.names)                                            0.261    20.178
n3027.in[1] (.names)                                             1.014    21.192
n3027.out[0] (.names)                                            0.261    21.453
n2992.in[1] (.names)                                             1.014    22.467
n2992.out[0] (.names)                                            0.261    22.728
n3223.in[1] (.names)                                             1.014    23.742
n3223.out[0] (.names)                                            0.261    24.003
n3202.in[0] (.names)                                             1.014    25.016
n3202.out[0] (.names)                                            0.261    25.277
n3203.in[2] (.names)                                             1.014    26.291
n3203.out[0] (.names)                                            0.261    26.552
n3208.in[2] (.names)                                             1.014    27.566
n3208.out[0] (.names)                                            0.261    27.827
n3209.in[1] (.names)                                             1.014    28.841
n3209.out[0] (.names)                                            0.261    29.102
n3210.in[0] (.names)                                             1.014    30.116
n3210.out[0] (.names)                                            0.261    30.377
n3216.in[1] (.names)                                             1.014    31.390
n3216.out[0] (.names)                                            0.261    31.651
n3217.in[0] (.names)                                             1.014    32.665
n3217.out[0] (.names)                                            0.261    32.926
n3218.in[1] (.names)                                             1.014    33.940
n3218.out[0] (.names)                                            0.261    34.201
n3219.in[0] (.names)                                             1.014    35.215
n3219.out[0] (.names)                                            0.261    35.476
n3213.in[0] (.names)                                             1.014    36.490
n3213.out[0] (.names)                                            0.261    36.751
n3220.in[0] (.names)                                             1.014    37.765
n3220.out[0] (.names)                                            0.261    38.026
n3229.in[2] (.names)                                             1.014    39.039
n3229.out[0] (.names)                                            0.261    39.300
n3231.in[3] (.names)                                             1.014    40.314
n3231.out[0] (.names)                                            0.261    40.575
n3233.in[0] (.names)                                             1.014    41.589
n3233.out[0] (.names)                                            0.261    41.850
n3234.in[0] (.names)                                             1.014    42.864
n3234.out[0] (.names)                                            0.261    43.125
n3198.in[0] (.names)                                             1.014    44.139
n3198.out[0] (.names)                                            0.261    44.400
n3235.in[0] (.names)                                             1.014    45.413
n3235.out[0] (.names)                                            0.261    45.674
n3237.in[1] (.names)                                             1.014    46.688
n3237.out[0] (.names)                                            0.261    46.949
n3238.in[0] (.names)                                             1.014    47.963
n3238.out[0] (.names)                                            0.261    48.224
n366.in[0] (.names)                                              1.014    49.238
n366.out[0] (.names)                                             0.261    49.499
n367.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n367.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n484.Q[0] (.latch clocked by pclk)
Endpoint  : n1216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n484.clk[0] (.latch)                                             1.014     1.014
n484.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2323.in[0] (.names)                                             1.014     2.070
n2323.out[0] (.names)                                            0.261     2.331
n2324.in[0] (.names)                                             1.014     3.344
n2324.out[0] (.names)                                            0.261     3.605
n2330.in[1] (.names)                                             1.014     4.619
n2330.out[0] (.names)                                            0.261     4.880
n2331.in[0] (.names)                                             1.014     5.894
n2331.out[0] (.names)                                            0.261     6.155
n2325.in[0] (.names)                                             1.014     7.169
n2325.out[0] (.names)                                            0.261     7.430
n2329.in[0] (.names)                                             1.014     8.444
n2329.out[0] (.names)                                            0.261     8.705
n2332.in[0] (.names)                                             1.014     9.719
n2332.out[0] (.names)                                            0.261     9.980
n2336.in[1] (.names)                                             1.014    10.993
n2336.out[0] (.names)                                            0.261    11.254
n2320.in[0] (.names)                                             1.014    12.268
n2320.out[0] (.names)                                            0.261    12.529
n2341.in[0] (.names)                                             1.014    13.543
n2341.out[0] (.names)                                            0.261    13.804
n2343.in[0] (.names)                                             1.014    14.818
n2343.out[0] (.names)                                            0.261    15.079
n2367.in[0] (.names)                                             1.014    16.093
n2367.out[0] (.names)                                            0.261    16.354
n2369.in[0] (.names)                                             1.014    17.367
n2369.out[0] (.names)                                            0.261    17.628
n2371.in[2] (.names)                                             1.014    18.642
n2371.out[0] (.names)                                            0.261    18.903
n2345.in[2] (.names)                                             1.014    19.917
n2345.out[0] (.names)                                            0.261    20.178
n2374.in[2] (.names)                                             1.014    21.192
n2374.out[0] (.names)                                            0.261    21.453
n2375.in[2] (.names)                                             1.014    22.467
n2375.out[0] (.names)                                            0.261    22.728
n2363.in[0] (.names)                                             1.014    23.742
n2363.out[0] (.names)                                            0.261    24.003
n2370.in[0] (.names)                                             1.014    25.016
n2370.out[0] (.names)                                            0.261    25.277
n2372.in[1] (.names)                                             1.014    26.291
n2372.out[0] (.names)                                            0.261    26.552
n2348.in[0] (.names)                                             1.014    27.566
n2348.out[0] (.names)                                            0.261    27.827
n2349.in[1] (.names)                                             1.014    28.841
n2349.out[0] (.names)                                            0.261    29.102
n2350.in[1] (.names)                                             1.014    30.116
n2350.out[0] (.names)                                            0.261    30.377
n2351.in[1] (.names)                                             1.014    31.390
n2351.out[0] (.names)                                            0.261    31.651
n2352.in[0] (.names)                                             1.014    32.665
n2352.out[0] (.names)                                            0.261    32.926
n2354.in[0] (.names)                                             1.014    33.940
n2354.out[0] (.names)                                            0.261    34.201
n2355.in[1] (.names)                                             1.014    35.215
n2355.out[0] (.names)                                            0.261    35.476
n2356.in[1] (.names)                                             1.014    36.490
n2356.out[0] (.names)                                            0.261    36.751
n2357.in[0] (.names)                                             1.014    37.765
n2357.out[0] (.names)                                            0.261    38.026
n2358.in[0] (.names)                                             1.014    39.039
n2358.out[0] (.names)                                            0.261    39.300
n2361.in[1] (.names)                                             1.014    40.314
n2361.out[0] (.names)                                            0.261    40.575
n2362.in[0] (.names)                                             1.014    41.589
n2362.out[0] (.names)                                            0.261    41.850
n1255.in[0] (.names)                                             1.014    42.864
n1255.out[0] (.names)                                            0.261    43.125
n2365.in[0] (.names)                                             1.014    44.139
n2365.out[0] (.names)                                            0.261    44.400
n1300.in[0] (.names)                                             1.014    45.413
n1300.out[0] (.names)                                            0.261    45.674
n2364.in[0] (.names)                                             1.014    46.688
n2364.out[0] (.names)                                            0.261    46.949
n2366.in[0] (.names)                                             1.014    47.963
n2366.out[0] (.names)                                            0.261    48.224
n1215.in[1] (.names)                                             1.014    49.238
n1215.out[0] (.names)                                            0.261    49.499
n1216.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1216.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n1299.Q[0] (.latch clocked by pclk)
Endpoint  : n1284.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1299.clk[0] (.latch)                                            1.014     1.014
n1299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1697.in[1] (.names)                                             1.014     2.070
n1697.out[0] (.names)                                            0.261     2.331
n1698.in[0] (.names)                                             1.014     3.344
n1698.out[0] (.names)                                            0.261     3.605
n1699.in[0] (.names)                                             1.014     4.619
n1699.out[0] (.names)                                            0.261     4.880
n1700.in[0] (.names)                                             1.014     5.894
n1700.out[0] (.names)                                            0.261     6.155
n1707.in[2] (.names)                                             1.014     7.169
n1707.out[0] (.names)                                            0.261     7.430
n1710.in[1] (.names)                                             1.014     8.444
n1710.out[0] (.names)                                            0.261     8.705
n1711.in[0] (.names)                                             1.014     9.719
n1711.out[0] (.names)                                            0.261     9.980
n1706.in[0] (.names)                                             1.014    10.993
n1706.out[0] (.names)                                            0.261    11.254
n1708.in[0] (.names)                                             1.014    12.268
n1708.out[0] (.names)                                            0.261    12.529
n1727.in[2] (.names)                                             1.014    13.543
n1727.out[0] (.names)                                            0.261    13.804
n1728.in[0] (.names)                                             1.014    14.818
n1728.out[0] (.names)                                            0.261    15.079
n1729.in[0] (.names)                                             1.014    16.093
n1729.out[0] (.names)                                            0.261    16.354
n1733.in[0] (.names)                                             1.014    17.367
n1733.out[0] (.names)                                            0.261    17.628
n1734.in[0] (.names)                                             1.014    18.642
n1734.out[0] (.names)                                            0.261    18.903
n1737.in[1] (.names)                                             1.014    19.917
n1737.out[0] (.names)                                            0.261    20.178
n1744.in[0] (.names)                                             1.014    21.192
n1744.out[0] (.names)                                            0.261    21.453
n1718.in[1] (.names)                                             1.014    22.467
n1718.out[0] (.names)                                            0.261    22.728
n1736.in[0] (.names)                                             1.014    23.742
n1736.out[0] (.names)                                            0.261    24.003
n1745.in[1] (.names)                                             1.014    25.016
n1745.out[0] (.names)                                            0.261    25.277
n1747.in[0] (.names)                                             1.014    26.291
n1747.out[0] (.names)                                            0.261    26.552
n1749.in[1] (.names)                                             1.014    27.566
n1749.out[0] (.names)                                            0.261    27.827
n1751.in[0] (.names)                                             1.014    28.841
n1751.out[0] (.names)                                            0.261    29.102
n1752.in[0] (.names)                                             1.014    30.116
n1752.out[0] (.names)                                            0.261    30.377
n1753.in[1] (.names)                                             1.014    31.390
n1753.out[0] (.names)                                            0.261    31.651
n1754.in[1] (.names)                                             1.014    32.665
n1754.out[0] (.names)                                            0.261    32.926
n1756.in[1] (.names)                                             1.014    33.940
n1756.out[0] (.names)                                            0.261    34.201
n1757.in[0] (.names)                                             1.014    35.215
n1757.out[0] (.names)                                            0.261    35.476
n1915.in[1] (.names)                                             1.014    36.490
n1915.out[0] (.names)                                            0.261    36.751
n1975.in[2] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1994.in[1] (.names)                                             1.014    39.039
n1994.out[0] (.names)                                            0.261    39.300
n1995.in[1] (.names)                                             1.014    40.314
n1995.out[0] (.names)                                            0.261    40.575
n1962.in[2] (.names)                                             1.014    41.589
n1962.out[0] (.names)                                            0.261    41.850
n1996.in[2] (.names)                                             1.014    42.864
n1996.out[0] (.names)                                            0.261    43.125
n1997.in[2] (.names)                                             1.014    44.139
n1997.out[0] (.names)                                            0.261    44.400
n1998.in[1] (.names)                                             1.014    45.413
n1998.out[0] (.names)                                            0.261    45.674
n1999.in[1] (.names)                                             1.014    46.688
n1999.out[0] (.names)                                            0.261    46.949
n1920.in[0] (.names)                                             1.014    47.963
n1920.out[0] (.names)                                            0.261    48.224
n1283.in[1] (.names)                                             1.014    49.238
n1283.out[0] (.names)                                            0.261    49.499
n1284.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1284.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n1369.Q[0] (.latch clocked by pclk)
Endpoint  : n1239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1369.clk[0] (.latch)                                            1.014     1.014
n1369.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1372.in[0] (.names)                                             1.014     2.070
n1372.out[0] (.names)                                            0.261     2.331
n1359.in[0] (.names)                                             1.014     3.344
n1359.out[0] (.names)                                            0.261     3.605
n1360.in[0] (.names)                                             1.014     4.619
n1360.out[0] (.names)                                            0.261     4.880
n1363.in[3] (.names)                                             1.014     5.894
n1363.out[0] (.names)                                            0.261     6.155
n1364.in[0] (.names)                                             1.014     7.169
n1364.out[0] (.names)                                            0.261     7.430
n1365.in[1] (.names)                                             1.014     8.444
n1365.out[0] (.names)                                            0.261     8.705
n1366.in[0] (.names)                                             1.014     9.719
n1366.out[0] (.names)                                            0.261     9.980
n1367.in[0] (.names)                                             1.014    10.993
n1367.out[0] (.names)                                            0.261    11.254
n1492.in[0] (.names)                                             1.014    12.268
n1492.out[0] (.names)                                            0.261    12.529
n1494.in[2] (.names)                                             1.014    13.543
n1494.out[0] (.names)                                            0.261    13.804
n1495.in[1] (.names)                                             1.014    14.818
n1495.out[0] (.names)                                            0.261    15.079
n1496.in[3] (.names)                                             1.014    16.093
n1496.out[0] (.names)                                            0.261    16.354
n1498.in[2] (.names)                                             1.014    17.367
n1498.out[0] (.names)                                            0.261    17.628
n1354.in[1] (.names)                                             1.014    18.642
n1354.out[0] (.names)                                            0.261    18.903
n1355.in[1] (.names)                                             1.014    19.917
n1355.out[0] (.names)                                            0.261    20.178
n1356.in[0] (.names)                                             1.014    21.192
n1356.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1624.in[1] (.names)                                             1.014    23.742
n1624.out[0] (.names)                                            0.261    24.003
n1625.in[1] (.names)                                             1.014    25.016
n1625.out[0] (.names)                                            0.261    25.277
n1626.in[0] (.names)                                             1.014    26.291
n1626.out[0] (.names)                                            0.261    26.552
n1627.in[0] (.names)                                             1.014    27.566
n1627.out[0] (.names)                                            0.261    27.827
n1628.in[1] (.names)                                             1.014    28.841
n1628.out[0] (.names)                                            0.261    29.102
n1630.in[2] (.names)                                             1.014    30.116
n1630.out[0] (.names)                                            0.261    30.377
n1631.in[0] (.names)                                             1.014    31.390
n1631.out[0] (.names)                                            0.261    31.651
n1632.in[0] (.names)                                             1.014    32.665
n1632.out[0] (.names)                                            0.261    32.926
n1633.in[2] (.names)                                             1.014    33.940
n1633.out[0] (.names)                                            0.261    34.201
n1634.in[0] (.names)                                             1.014    35.215
n1634.out[0] (.names)                                            0.261    35.476
n1638.in[0] (.names)                                             1.014    36.490
n1638.out[0] (.names)                                            0.261    36.751
n1639.in[1] (.names)                                             1.014    37.765
n1639.out[0] (.names)                                            0.261    38.026
n1636.in[0] (.names)                                             1.014    39.039
n1636.out[0] (.names)                                            0.261    39.300
n1637.in[0] (.names)                                             1.014    40.314
n1637.out[0] (.names)                                            0.261    40.575
n1640.in[1] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1328.in[0] (.names)                                             1.014    42.864
n1328.out[0] (.names)                                            0.261    43.125
n1641.in[0] (.names)                                             1.014    44.139
n1641.out[0] (.names)                                            0.261    44.400
n358.in[0] (.names)                                              1.014    45.413
n358.out[0] (.names)                                             0.261    45.674
n1642.in[2] (.names)                                             1.014    46.688
n1642.out[0] (.names)                                            0.261    46.949
n1190.in[1] (.names)                                             1.014    47.963
n1190.out[0] (.names)                                            0.261    48.224
n1238.in[0] (.names)                                             1.014    49.238
n1238.out[0] (.names)                                            0.261    49.499
n1239.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1239.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n1369.Q[0] (.latch clocked by pclk)
Endpoint  : n1643.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1369.clk[0] (.latch)                                            1.014     1.014
n1369.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1372.in[0] (.names)                                             1.014     2.070
n1372.out[0] (.names)                                            0.261     2.331
n1359.in[0] (.names)                                             1.014     3.344
n1359.out[0] (.names)                                            0.261     3.605
n1360.in[0] (.names)                                             1.014     4.619
n1360.out[0] (.names)                                            0.261     4.880
n1363.in[3] (.names)                                             1.014     5.894
n1363.out[0] (.names)                                            0.261     6.155
n1364.in[0] (.names)                                             1.014     7.169
n1364.out[0] (.names)                                            0.261     7.430
n1365.in[1] (.names)                                             1.014     8.444
n1365.out[0] (.names)                                            0.261     8.705
n1366.in[0] (.names)                                             1.014     9.719
n1366.out[0] (.names)                                            0.261     9.980
n1367.in[0] (.names)                                             1.014    10.993
n1367.out[0] (.names)                                            0.261    11.254
n1492.in[0] (.names)                                             1.014    12.268
n1492.out[0] (.names)                                            0.261    12.529
n1494.in[2] (.names)                                             1.014    13.543
n1494.out[0] (.names)                                            0.261    13.804
n1495.in[1] (.names)                                             1.014    14.818
n1495.out[0] (.names)                                            0.261    15.079
n1496.in[3] (.names)                                             1.014    16.093
n1496.out[0] (.names)                                            0.261    16.354
n1498.in[2] (.names)                                             1.014    17.367
n1498.out[0] (.names)                                            0.261    17.628
n1354.in[1] (.names)                                             1.014    18.642
n1354.out[0] (.names)                                            0.261    18.903
n1355.in[1] (.names)                                             1.014    19.917
n1355.out[0] (.names)                                            0.261    20.178
n1356.in[0] (.names)                                             1.014    21.192
n1356.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1624.in[1] (.names)                                             1.014    23.742
n1624.out[0] (.names)                                            0.261    24.003
n1625.in[1] (.names)                                             1.014    25.016
n1625.out[0] (.names)                                            0.261    25.277
n1626.in[0] (.names)                                             1.014    26.291
n1626.out[0] (.names)                                            0.261    26.552
n1627.in[0] (.names)                                             1.014    27.566
n1627.out[0] (.names)                                            0.261    27.827
n1628.in[1] (.names)                                             1.014    28.841
n1628.out[0] (.names)                                            0.261    29.102
n1630.in[2] (.names)                                             1.014    30.116
n1630.out[0] (.names)                                            0.261    30.377
n1631.in[0] (.names)                                             1.014    31.390
n1631.out[0] (.names)                                            0.261    31.651
n1632.in[0] (.names)                                             1.014    32.665
n1632.out[0] (.names)                                            0.261    32.926
n1633.in[2] (.names)                                             1.014    33.940
n1633.out[0] (.names)                                            0.261    34.201
n1634.in[0] (.names)                                             1.014    35.215
n1634.out[0] (.names)                                            0.261    35.476
n1638.in[0] (.names)                                             1.014    36.490
n1638.out[0] (.names)                                            0.261    36.751
n1639.in[1] (.names)                                             1.014    37.765
n1639.out[0] (.names)                                            0.261    38.026
n1636.in[0] (.names)                                             1.014    39.039
n1636.out[0] (.names)                                            0.261    39.300
n1637.in[0] (.names)                                             1.014    40.314
n1637.out[0] (.names)                                            0.261    40.575
n1640.in[1] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1328.in[0] (.names)                                             1.014    42.864
n1328.out[0] (.names)                                            0.261    43.125
n1641.in[0] (.names)                                             1.014    44.139
n1641.out[0] (.names)                                            0.261    44.400
n358.in[0] (.names)                                              1.014    45.413
n358.out[0] (.names)                                             0.261    45.674
n1642.in[2] (.names)                                             1.014    46.688
n1642.out[0] (.names)                                            0.261    46.949
n1190.in[1] (.names)                                             1.014    47.963
n1190.out[0] (.names)                                            0.261    48.224
n1238.in[0] (.names)                                             1.014    49.238
n1238.out[0] (.names)                                            0.261    49.499
n1643.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1643.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n1369.Q[0] (.latch clocked by pclk)
Endpoint  : n1333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1369.clk[0] (.latch)                                            1.014     1.014
n1369.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1372.in[0] (.names)                                             1.014     2.070
n1372.out[0] (.names)                                            0.261     2.331
n1359.in[0] (.names)                                             1.014     3.344
n1359.out[0] (.names)                                            0.261     3.605
n1360.in[0] (.names)                                             1.014     4.619
n1360.out[0] (.names)                                            0.261     4.880
n1363.in[3] (.names)                                             1.014     5.894
n1363.out[0] (.names)                                            0.261     6.155
n1364.in[0] (.names)                                             1.014     7.169
n1364.out[0] (.names)                                            0.261     7.430
n1365.in[1] (.names)                                             1.014     8.444
n1365.out[0] (.names)                                            0.261     8.705
n1366.in[0] (.names)                                             1.014     9.719
n1366.out[0] (.names)                                            0.261     9.980
n1367.in[0] (.names)                                             1.014    10.993
n1367.out[0] (.names)                                            0.261    11.254
n1492.in[0] (.names)                                             1.014    12.268
n1492.out[0] (.names)                                            0.261    12.529
n1494.in[2] (.names)                                             1.014    13.543
n1494.out[0] (.names)                                            0.261    13.804
n1495.in[1] (.names)                                             1.014    14.818
n1495.out[0] (.names)                                            0.261    15.079
n1496.in[3] (.names)                                             1.014    16.093
n1496.out[0] (.names)                                            0.261    16.354
n1498.in[2] (.names)                                             1.014    17.367
n1498.out[0] (.names)                                            0.261    17.628
n1354.in[1] (.names)                                             1.014    18.642
n1354.out[0] (.names)                                            0.261    18.903
n1355.in[1] (.names)                                             1.014    19.917
n1355.out[0] (.names)                                            0.261    20.178
n1356.in[0] (.names)                                             1.014    21.192
n1356.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1824.in[0] (.names)                                             1.014    23.742
n1824.out[0] (.names)                                            0.261    24.003
n1825.in[1] (.names)                                             1.014    25.016
n1825.out[0] (.names)                                            0.261    25.277
n1819.in[0] (.names)                                             1.014    26.291
n1819.out[0] (.names)                                            0.261    26.552
n1816.in[0] (.names)                                             1.014    27.566
n1816.out[0] (.names)                                            0.261    27.827
n1818.in[0] (.names)                                             1.014    28.841
n1818.out[0] (.names)                                            0.261    29.102
n1821.in[1] (.names)                                             1.014    30.116
n1821.out[0] (.names)                                            0.261    30.377
n1684.in[2] (.names)                                             1.014    31.390
n1684.out[0] (.names)                                            0.261    31.651
n1685.in[2] (.names)                                             1.014    32.665
n1685.out[0] (.names)                                            0.261    32.926
n1691.in[1] (.names)                                             1.014    33.940
n1691.out[0] (.names)                                            0.261    34.201
n1689.in[0] (.names)                                             1.014    35.215
n1689.out[0] (.names)                                            0.261    35.476
n1690.in[0] (.names)                                             1.014    36.490
n1690.out[0] (.names)                                            0.261    36.751
n1692.in[2] (.names)                                             1.014    37.765
n1692.out[0] (.names)                                            0.261    38.026
n1693.in[2] (.names)                                             1.014    39.039
n1693.out[0] (.names)                                            0.261    39.300
n1315.in[0] (.names)                                             1.014    40.314
n1315.out[0] (.names)                                            0.261    40.575
n1694.in[0] (.names)                                             1.014    41.589
n1694.out[0] (.names)                                            0.261    41.850
n1837.in[0] (.names)                                             1.014    42.864
n1837.out[0] (.names)                                            0.261    43.125
n1839.in[0] (.names)                                             1.014    44.139
n1839.out[0] (.names)                                            0.261    44.400
n1835.in[0] (.names)                                             1.014    45.413
n1835.out[0] (.names)                                            0.261    45.674
n1836.in[0] (.names)                                             1.014    46.688
n1836.out[0] (.names)                                            0.261    46.949
n370.in[0] (.names)                                              1.014    47.963
n370.out[0] (.names)                                             0.261    48.224
n1332.in[0] (.names)                                             1.014    49.238
n1332.out[0] (.names)                                            0.261    49.499
n1333.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1333.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n2006.Q[0] (.latch clocked by pclk)
Endpoint  : n1296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2006.clk[0] (.latch)                                            1.014     1.014
n2006.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2007.in[0] (.names)                                             1.014     2.070
n2007.out[0] (.names)                                            0.261     2.331
n2008.in[0] (.names)                                             1.014     3.344
n2008.out[0] (.names)                                            0.261     3.605
n2001.in[0] (.names)                                             1.014     4.619
n2001.out[0] (.names)                                            0.261     4.880
n2070.in[0] (.names)                                             1.014     5.894
n2070.out[0] (.names)                                            0.261     6.155
n2071.in[0] (.names)                                             1.014     7.169
n2071.out[0] (.names)                                            0.261     7.430
n2072.in[0] (.names)                                             1.014     8.444
n2072.out[0] (.names)                                            0.261     8.705
n2073.in[2] (.names)                                             1.014     9.719
n2073.out[0] (.names)                                            0.261     9.980
n2069.in[1] (.names)                                             1.014    10.993
n2069.out[0] (.names)                                            0.261    11.254
n2074.in[0] (.names)                                             1.014    12.268
n2074.out[0] (.names)                                            0.261    12.529
n2009.in[0] (.names)                                             1.014    13.543
n2009.out[0] (.names)                                            0.261    13.804
n2013.in[3] (.names)                                             1.014    14.818
n2013.out[0] (.names)                                            0.261    15.079
n2015.in[2] (.names)                                             1.014    16.093
n2015.out[0] (.names)                                            0.261    16.354
n2017.in[1] (.names)                                             1.014    17.367
n2017.out[0] (.names)                                            0.261    17.628
n2018.in[0] (.names)                                             1.014    18.642
n2018.out[0] (.names)                                            0.261    18.903
n2019.in[1] (.names)                                             1.014    19.917
n2019.out[0] (.names)                                            0.261    20.178
n2021.in[2] (.names)                                             1.014    21.192
n2021.out[0] (.names)                                            0.261    21.453
n2023.in[0] (.names)                                             1.014    22.467
n2023.out[0] (.names)                                            0.261    22.728
n2024.in[0] (.names)                                             1.014    23.742
n2024.out[0] (.names)                                            0.261    24.003
n2027.in[0] (.names)                                             1.014    25.016
n2027.out[0] (.names)                                            0.261    25.277
n2028.in[0] (.names)                                             1.014    26.291
n2028.out[0] (.names)                                            0.261    26.552
n2047.in[1] (.names)                                             1.014    27.566
n2047.out[0] (.names)                                            0.261    27.827
n2052.in[2] (.names)                                             1.014    28.841
n2052.out[0] (.names)                                            0.261    29.102
n2029.in[0] (.names)                                             1.014    30.116
n2029.out[0] (.names)                                            0.261    30.377
n2030.in[0] (.names)                                             1.014    31.390
n2030.out[0] (.names)                                            0.261    31.651
n2037.in[0] (.names)                                             1.014    32.665
n2037.out[0] (.names)                                            0.261    32.926
n2033.in[0] (.names)                                             1.014    33.940
n2033.out[0] (.names)                                            0.261    34.201
n2034.in[0] (.names)                                             1.014    35.215
n2034.out[0] (.names)                                            0.261    35.476
n2038.in[1] (.names)                                             1.014    36.490
n2038.out[0] (.names)                                            0.261    36.751
n2041.in[1] (.names)                                             1.014    37.765
n2041.out[0] (.names)                                            0.261    38.026
n2043.in[0] (.names)                                             1.014    39.039
n2043.out[0] (.names)                                            0.261    39.300
n2045.in[1] (.names)                                             1.014    40.314
n2045.out[0] (.names)                                            0.261    40.575
n2035.in[0] (.names)                                             1.014    41.589
n2035.out[0] (.names)                                            0.261    41.850
n2036.in[0] (.names)                                             1.014    42.864
n2036.out[0] (.names)                                            0.261    43.125
n2039.in[1] (.names)                                             1.014    44.139
n2039.out[0] (.names)                                            0.261    44.400
n2046.in[1] (.names)                                             1.014    45.413
n2046.out[0] (.names)                                            0.261    45.674
n2031.in[0] (.names)                                             1.014    46.688
n2031.out[0] (.names)                                            0.261    46.949
n1302.in[0] (.names)                                             1.014    47.963
n1302.out[0] (.names)                                            0.261    48.224
n1295.in[0] (.names)                                             1.014    49.238
n1295.out[0] (.names)                                            0.261    49.499
n1296.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1296.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n2006.Q[0] (.latch clocked by pclk)
Endpoint  : n2042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2006.clk[0] (.latch)                                            1.014     1.014
n2006.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2007.in[0] (.names)                                             1.014     2.070
n2007.out[0] (.names)                                            0.261     2.331
n2008.in[0] (.names)                                             1.014     3.344
n2008.out[0] (.names)                                            0.261     3.605
n2001.in[0] (.names)                                             1.014     4.619
n2001.out[0] (.names)                                            0.261     4.880
n2070.in[0] (.names)                                             1.014     5.894
n2070.out[0] (.names)                                            0.261     6.155
n2071.in[0] (.names)                                             1.014     7.169
n2071.out[0] (.names)                                            0.261     7.430
n2072.in[0] (.names)                                             1.014     8.444
n2072.out[0] (.names)                                            0.261     8.705
n2073.in[2] (.names)                                             1.014     9.719
n2073.out[0] (.names)                                            0.261     9.980
n2069.in[1] (.names)                                             1.014    10.993
n2069.out[0] (.names)                                            0.261    11.254
n2074.in[0] (.names)                                             1.014    12.268
n2074.out[0] (.names)                                            0.261    12.529
n2009.in[0] (.names)                                             1.014    13.543
n2009.out[0] (.names)                                            0.261    13.804
n2013.in[3] (.names)                                             1.014    14.818
n2013.out[0] (.names)                                            0.261    15.079
n2015.in[2] (.names)                                             1.014    16.093
n2015.out[0] (.names)                                            0.261    16.354
n2017.in[1] (.names)                                             1.014    17.367
n2017.out[0] (.names)                                            0.261    17.628
n2018.in[0] (.names)                                             1.014    18.642
n2018.out[0] (.names)                                            0.261    18.903
n2019.in[1] (.names)                                             1.014    19.917
n2019.out[0] (.names)                                            0.261    20.178
n2021.in[2] (.names)                                             1.014    21.192
n2021.out[0] (.names)                                            0.261    21.453
n2023.in[0] (.names)                                             1.014    22.467
n2023.out[0] (.names)                                            0.261    22.728
n2024.in[0] (.names)                                             1.014    23.742
n2024.out[0] (.names)                                            0.261    24.003
n2027.in[0] (.names)                                             1.014    25.016
n2027.out[0] (.names)                                            0.261    25.277
n2028.in[0] (.names)                                             1.014    26.291
n2028.out[0] (.names)                                            0.261    26.552
n2047.in[1] (.names)                                             1.014    27.566
n2047.out[0] (.names)                                            0.261    27.827
n2052.in[2] (.names)                                             1.014    28.841
n2052.out[0] (.names)                                            0.261    29.102
n2029.in[0] (.names)                                             1.014    30.116
n2029.out[0] (.names)                                            0.261    30.377
n2030.in[0] (.names)                                             1.014    31.390
n2030.out[0] (.names)                                            0.261    31.651
n2037.in[0] (.names)                                             1.014    32.665
n2037.out[0] (.names)                                            0.261    32.926
n2033.in[0] (.names)                                             1.014    33.940
n2033.out[0] (.names)                                            0.261    34.201
n2034.in[0] (.names)                                             1.014    35.215
n2034.out[0] (.names)                                            0.261    35.476
n2038.in[1] (.names)                                             1.014    36.490
n2038.out[0] (.names)                                            0.261    36.751
n2041.in[1] (.names)                                             1.014    37.765
n2041.out[0] (.names)                                            0.261    38.026
n2043.in[0] (.names)                                             1.014    39.039
n2043.out[0] (.names)                                            0.261    39.300
n2045.in[1] (.names)                                             1.014    40.314
n2045.out[0] (.names)                                            0.261    40.575
n2035.in[0] (.names)                                             1.014    41.589
n2035.out[0] (.names)                                            0.261    41.850
n2036.in[0] (.names)                                             1.014    42.864
n2036.out[0] (.names)                                            0.261    43.125
n2039.in[1] (.names)                                             1.014    44.139
n2039.out[0] (.names)                                            0.261    44.400
n2046.in[1] (.names)                                             1.014    45.413
n2046.out[0] (.names)                                            0.261    45.674
n2031.in[0] (.names)                                             1.014    46.688
n2031.out[0] (.names)                                            0.261    46.949
n1302.in[0] (.names)                                             1.014    47.963
n1302.out[0] (.names)                                            0.261    48.224
n1295.in[0] (.names)                                             1.014    49.238
n1295.out[0] (.names)                                            0.261    49.499
n2042.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2042.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n386.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n637.in[0] (.names)                                              1.014    12.268
n637.out[0] (.names)                                             0.261    12.529
n640.in[2] (.names)                                              1.014    13.543
n640.out[0] (.names)                                             0.261    13.804
n641.in[0] (.names)                                              1.014    14.818
n641.out[0] (.names)                                             0.261    15.079
n642.in[0] (.names)                                              1.014    16.093
n642.out[0] (.names)                                             0.261    16.354
n643.in[2] (.names)                                              1.014    17.367
n643.out[0] (.names)                                             0.261    17.628
n603.in[0] (.names)                                              1.014    18.642
n603.out[0] (.names)                                             0.261    18.903
n596.in[2] (.names)                                              1.014    19.917
n596.out[0] (.names)                                             0.261    20.178
n645.in[1] (.names)                                              1.014    21.192
n645.out[0] (.names)                                             0.261    21.453
n647.in[1] (.names)                                              1.014    22.467
n647.out[0] (.names)                                             0.261    22.728
n648.in[0] (.names)                                              1.014    23.742
n648.out[0] (.names)                                             0.261    24.003
n434.in[0] (.names)                                              1.014    25.016
n434.out[0] (.names)                                             0.261    25.277
n435.in[0] (.names)                                              1.014    26.291
n435.out[0] (.names)                                             0.261    26.552
n436.in[0] (.names)                                              1.014    27.566
n436.out[0] (.names)                                             0.261    27.827
n442.in[2] (.names)                                              1.014    28.841
n442.out[0] (.names)                                             0.261    29.102
n443.in[0] (.names)                                              1.014    30.116
n443.out[0] (.names)                                             0.261    30.377
n445.in[1] (.names)                                              1.014    31.390
n445.out[0] (.names)                                             0.261    31.651
n449.in[0] (.names)                                              1.014    32.665
n449.out[0] (.names)                                             0.261    32.926
n450.in[0] (.names)                                              1.014    33.940
n450.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n560.in[2] (.names)                                              1.014    36.490
n560.out[0] (.names)                                             0.261    36.751
n571.in[0] (.names)                                              1.014    37.765
n571.out[0] (.names)                                             0.261    38.026
n572.in[0] (.names)                                              1.014    39.039
n572.out[0] (.names)                                             0.261    39.300
n573.in[0] (.names)                                              1.014    40.314
n573.out[0] (.names)                                             0.261    40.575
n574.in[0] (.names)                                              1.014    41.589
n574.out[0] (.names)                                             0.261    41.850
n581.in[1] (.names)                                              1.014    42.864
n581.out[0] (.names)                                             0.261    43.125
n582.in[0] (.names)                                              1.014    44.139
n582.out[0] (.names)                                             0.261    44.400
n387.in[1] (.names)                                              1.014    45.413
n387.out[0] (.names)                                             0.261    45.674
n585.in[1] (.names)                                              1.014    46.688
n585.out[0] (.names)                                             0.261    46.949
n586.in[0] (.names)                                              1.014    47.963
n586.out[0] (.names)                                             0.261    48.224
n385.in[0] (.names)                                              1.014    49.238
n385.out[0] (.names)                                             0.261    49.499
n386.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n386.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n2304.Q[0] (.latch clocked by pclk)
Endpoint  : n1249.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2304.clk[0] (.latch)                                            1.014     1.014
n2304.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1771.in[0] (.names)                                             1.014     2.070
n1771.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n1709.in[1] (.names)                                             1.014     4.619
n1709.out[0] (.names)                                            0.261     4.880
n2306.in[1] (.names)                                             1.014     5.894
n2306.out[0] (.names)                                            0.261     6.155
n2312.in[1] (.names)                                             1.014     7.169
n2312.out[0] (.names)                                            0.261     7.430
n2313.in[0] (.names)                                             1.014     8.444
n2313.out[0] (.names)                                            0.261     8.705
n2314.in[1] (.names)                                             1.014     9.719
n2314.out[0] (.names)                                            0.261     9.980
n1545.in[1] (.names)                                             1.014    10.993
n1545.out[0] (.names)                                            0.261    11.254
n2315.in[0] (.names)                                             1.014    12.268
n2315.out[0] (.names)                                            0.261    12.529
n2316.in[0] (.names)                                             1.014    13.543
n2316.out[0] (.names)                                            0.261    13.804
n2181.in[1] (.names)                                             1.014    14.818
n2181.out[0] (.names)                                            0.261    15.079
n2248.in[1] (.names)                                             1.014    16.093
n2248.out[0] (.names)                                            0.261    16.354
n2252.in[2] (.names)                                             1.014    17.367
n2252.out[0] (.names)                                            0.261    17.628
n2254.in[1] (.names)                                             1.014    18.642
n2254.out[0] (.names)                                            0.261    18.903
n2256.in[1] (.names)                                             1.014    19.917
n2256.out[0] (.names)                                            0.261    20.178
n2257.in[1] (.names)                                             1.014    21.192
n2257.out[0] (.names)                                            0.261    21.453
n2258.in[1] (.names)                                             1.014    22.467
n2258.out[0] (.names)                                            0.261    22.728
n2259.in[0] (.names)                                             1.014    23.742
n2259.out[0] (.names)                                            0.261    24.003
n2261.in[0] (.names)                                             1.014    25.016
n2261.out[0] (.names)                                            0.261    25.277
n2262.in[2] (.names)                                             1.014    26.291
n2262.out[0] (.names)                                            0.261    26.552
n2229.in[0] (.names)                                             1.014    27.566
n2229.out[0] (.names)                                            0.261    27.827
n2263.in[0] (.names)                                             1.014    28.841
n2263.out[0] (.names)                                            0.261    29.102
n2286.in[1] (.names)                                             1.014    30.116
n2286.out[0] (.names)                                            0.261    30.377
n2289.in[1] (.names)                                             1.014    31.390
n2289.out[0] (.names)                                            0.261    31.651
n2290.in[2] (.names)                                             1.014    32.665
n2290.out[0] (.names)                                            0.261    32.926
n2291.in[1] (.names)                                             1.014    33.940
n2291.out[0] (.names)                                            0.261    34.201
n2244.in[0] (.names)                                             1.014    35.215
n2244.out[0] (.names)                                            0.261    35.476
n2293.in[0] (.names)                                             1.014    36.490
n2293.out[0] (.names)                                            0.261    36.751
n2296.in[0] (.names)                                             1.014    37.765
n2296.out[0] (.names)                                            0.261    38.026
n2297.in[1] (.names)                                             1.014    39.039
n2297.out[0] (.names)                                            0.261    39.300
n2298.in[0] (.names)                                             1.014    40.314
n2298.out[0] (.names)                                            0.261    40.575
n2299.in[1] (.names)                                             1.014    41.589
n2299.out[0] (.names)                                            0.261    41.850
n2210.in[0] (.names)                                             1.014    42.864
n2210.out[0] (.names)                                            0.261    43.125
n2292.in[0] (.names)                                             1.014    44.139
n2292.out[0] (.names)                                            0.261    44.400
n2301.in[1] (.names)                                             1.014    45.413
n2301.out[0] (.names)                                            0.261    45.674
n2302.in[1] (.names)                                             1.014    46.688
n2302.out[0] (.names)                                            0.261    46.949
n1318.in[0] (.names)                                             1.014    47.963
n1318.out[0] (.names)                                            0.261    48.224
n1248.in[1] (.names)                                             1.014    49.238
n1248.out[0] (.names)                                            0.261    49.499
n1249.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1249.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n484.Q[0] (.latch clocked by pclk)
Endpoint  : n2423.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n484.clk[0] (.latch)                                             1.014     1.014
n484.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2323.in[0] (.names)                                             1.014     2.070
n2323.out[0] (.names)                                            0.261     2.331
n2324.in[0] (.names)                                             1.014     3.344
n2324.out[0] (.names)                                            0.261     3.605
n2330.in[1] (.names)                                             1.014     4.619
n2330.out[0] (.names)                                            0.261     4.880
n2331.in[0] (.names)                                             1.014     5.894
n2331.out[0] (.names)                                            0.261     6.155
n2325.in[0] (.names)                                             1.014     7.169
n2325.out[0] (.names)                                            0.261     7.430
n2329.in[0] (.names)                                             1.014     8.444
n2329.out[0] (.names)                                            0.261     8.705
n2332.in[0] (.names)                                             1.014     9.719
n2332.out[0] (.names)                                            0.261     9.980
n2336.in[1] (.names)                                             1.014    10.993
n2336.out[0] (.names)                                            0.261    11.254
n2320.in[0] (.names)                                             1.014    12.268
n2320.out[0] (.names)                                            0.261    12.529
n2341.in[0] (.names)                                             1.014    13.543
n2341.out[0] (.names)                                            0.261    13.804
n2434.in[0] (.names)                                             1.014    14.818
n2434.out[0] (.names)                                            0.261    15.079
n2437.in[1] (.names)                                             1.014    16.093
n2437.out[0] (.names)                                            0.261    16.354
n2396.in[0] (.names)                                             1.014    17.367
n2396.out[0] (.names)                                            0.261    17.628
n2392.in[1] (.names)                                             1.014    18.642
n2392.out[0] (.names)                                            0.261    18.903
n2393.in[2] (.names)                                             1.014    19.917
n2393.out[0] (.names)                                            0.261    20.178
n2394.in[0] (.names)                                             1.014    21.192
n2394.out[0] (.names)                                            0.261    21.453
n2395.in[0] (.names)                                             1.014    22.467
n2395.out[0] (.names)                                            0.261    22.728
n2398.in[0] (.names)                                             1.014    23.742
n2398.out[0] (.names)                                            0.261    24.003
n2401.in[0] (.names)                                             1.014    25.016
n2401.out[0] (.names)                                            0.261    25.277
n2399.in[1] (.names)                                             1.014    26.291
n2399.out[0] (.names)                                            0.261    26.552
n2400.in[0] (.names)                                             1.014    27.566
n2400.out[0] (.names)                                            0.261    27.827
n2404.in[0] (.names)                                             1.014    28.841
n2404.out[0] (.names)                                            0.261    29.102
n2405.in[0] (.names)                                             1.014    30.116
n2405.out[0] (.names)                                            0.261    30.377
n2407.in[0] (.names)                                             1.014    31.390
n2407.out[0] (.names)                                            0.261    31.651
n2326.in[1] (.names)                                             1.014    32.665
n2326.out[0] (.names)                                            0.261    32.926
n2410.in[1] (.names)                                             1.014    33.940
n2410.out[0] (.names)                                            0.261    34.201
n2411.in[0] (.names)                                             1.014    35.215
n2411.out[0] (.names)                                            0.261    35.476
n2413.in[2] (.names)                                             1.014    36.490
n2413.out[0] (.names)                                            0.261    36.751
n2414.in[1] (.names)                                             1.014    37.765
n2414.out[0] (.names)                                            0.261    38.026
n2321.in[0] (.names)                                             1.014    39.039
n2321.out[0] (.names)                                            0.261    39.300
n2417.in[0] (.names)                                             1.014    40.314
n2417.out[0] (.names)                                            0.261    40.575
n1264.in[0] (.names)                                             1.014    41.589
n1264.out[0] (.names)                                            0.261    41.850
n1221.in[1] (.names)                                             1.014    42.864
n1221.out[0] (.names)                                            0.261    43.125
n2415.in[2] (.names)                                             1.014    44.139
n2415.out[0] (.names)                                            0.261    44.400
n2418.in[0] (.names)                                             1.014    45.413
n2418.out[0] (.names)                                            0.261    45.674
n2419.in[1] (.names)                                             1.014    46.688
n2419.out[0] (.names)                                            0.261    46.949
n2421.in[0] (.names)                                             1.014    47.963
n2421.out[0] (.names)                                            0.261    48.224
n2422.in[1] (.names)                                             1.014    49.238
n2422.out[0] (.names)                                            0.261    49.499
n2423.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2423.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n484.Q[0] (.latch clocked by pclk)
Endpoint  : n1263.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n484.clk[0] (.latch)                                             1.014     1.014
n484.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2323.in[0] (.names)                                             1.014     2.070
n2323.out[0] (.names)                                            0.261     2.331
n2324.in[0] (.names)                                             1.014     3.344
n2324.out[0] (.names)                                            0.261     3.605
n2330.in[1] (.names)                                             1.014     4.619
n2330.out[0] (.names)                                            0.261     4.880
n2331.in[0] (.names)                                             1.014     5.894
n2331.out[0] (.names)                                            0.261     6.155
n2325.in[0] (.names)                                             1.014     7.169
n2325.out[0] (.names)                                            0.261     7.430
n2329.in[0] (.names)                                             1.014     8.444
n2329.out[0] (.names)                                            0.261     8.705
n2332.in[0] (.names)                                             1.014     9.719
n2332.out[0] (.names)                                            0.261     9.980
n2336.in[1] (.names)                                             1.014    10.993
n2336.out[0] (.names)                                            0.261    11.254
n2320.in[0] (.names)                                             1.014    12.268
n2320.out[0] (.names)                                            0.261    12.529
n2341.in[0] (.names)                                             1.014    13.543
n2341.out[0] (.names)                                            0.261    13.804
n2434.in[0] (.names)                                             1.014    14.818
n2434.out[0] (.names)                                            0.261    15.079
n2437.in[1] (.names)                                             1.014    16.093
n2437.out[0] (.names)                                            0.261    16.354
n2396.in[0] (.names)                                             1.014    17.367
n2396.out[0] (.names)                                            0.261    17.628
n2392.in[1] (.names)                                             1.014    18.642
n2392.out[0] (.names)                                            0.261    18.903
n2393.in[2] (.names)                                             1.014    19.917
n2393.out[0] (.names)                                            0.261    20.178
n2394.in[0] (.names)                                             1.014    21.192
n2394.out[0] (.names)                                            0.261    21.453
n2395.in[0] (.names)                                             1.014    22.467
n2395.out[0] (.names)                                            0.261    22.728
n2398.in[0] (.names)                                             1.014    23.742
n2398.out[0] (.names)                                            0.261    24.003
n2401.in[0] (.names)                                             1.014    25.016
n2401.out[0] (.names)                                            0.261    25.277
n2399.in[1] (.names)                                             1.014    26.291
n2399.out[0] (.names)                                            0.261    26.552
n2400.in[0] (.names)                                             1.014    27.566
n2400.out[0] (.names)                                            0.261    27.827
n2404.in[0] (.names)                                             1.014    28.841
n2404.out[0] (.names)                                            0.261    29.102
n2405.in[0] (.names)                                             1.014    30.116
n2405.out[0] (.names)                                            0.261    30.377
n2407.in[0] (.names)                                             1.014    31.390
n2407.out[0] (.names)                                            0.261    31.651
n2326.in[1] (.names)                                             1.014    32.665
n2326.out[0] (.names)                                            0.261    32.926
n2410.in[1] (.names)                                             1.014    33.940
n2410.out[0] (.names)                                            0.261    34.201
n2411.in[0] (.names)                                             1.014    35.215
n2411.out[0] (.names)                                            0.261    35.476
n2413.in[2] (.names)                                             1.014    36.490
n2413.out[0] (.names)                                            0.261    36.751
n2414.in[1] (.names)                                             1.014    37.765
n2414.out[0] (.names)                                            0.261    38.026
n2321.in[0] (.names)                                             1.014    39.039
n2321.out[0] (.names)                                            0.261    39.300
n2417.in[0] (.names)                                             1.014    40.314
n2417.out[0] (.names)                                            0.261    40.575
n1264.in[0] (.names)                                             1.014    41.589
n1264.out[0] (.names)                                            0.261    41.850
n1221.in[1] (.names)                                             1.014    42.864
n1221.out[0] (.names)                                            0.261    43.125
n2415.in[2] (.names)                                             1.014    44.139
n2415.out[0] (.names)                                            0.261    44.400
n2418.in[0] (.names)                                             1.014    45.413
n2418.out[0] (.names)                                            0.261    45.674
n2419.in[1] (.names)                                             1.014    46.688
n2419.out[0] (.names)                                            0.261    46.949
n2421.in[0] (.names)                                             1.014    47.963
n2421.out[0] (.names)                                            0.261    48.224
n1262.in[0] (.names)                                             1.014    49.238
n1262.out[0] (.names)                                            0.261    49.499
n1263.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1263.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n380.Q[0] (.latch clocked by pclk)
Endpoint  : n301.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n380.clk[0] (.latch)                                             1.014     1.014
n380.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2966.in[0] (.names)                                             1.014     2.070
n2966.out[0] (.names)                                            0.261     2.331
n2968.in[0] (.names)                                             1.014     3.344
n2968.out[0] (.names)                                            0.261     3.605
n2970.in[1] (.names)                                             1.014     4.619
n2970.out[0] (.names)                                            0.261     4.880
n2909.in[0] (.names)                                             1.014     5.894
n2909.out[0] (.names)                                            0.261     6.155
n2914.in[0] (.names)                                             1.014     7.169
n2914.out[0] (.names)                                            0.261     7.430
n2976.in[1] (.names)                                             1.014     8.444
n2976.out[0] (.names)                                            0.261     8.705
n2978.in[1] (.names)                                             1.014     9.719
n2978.out[0] (.names)                                            0.261     9.980
n2946.in[1] (.names)                                             1.014    10.993
n2946.out[0] (.names)                                            0.261    11.254
n2890.in[1] (.names)                                             1.014    12.268
n2890.out[0] (.names)                                            0.261    12.529
n2888.in[2] (.names)                                             1.014    13.543
n2888.out[0] (.names)                                            0.261    13.804
n2958.in[2] (.names)                                             1.014    14.818
n2958.out[0] (.names)                                            0.261    15.079
n2959.in[0] (.names)                                             1.014    16.093
n2959.out[0] (.names)                                            0.261    16.354
n2961.in[3] (.names)                                             1.014    17.367
n2961.out[0] (.names)                                            0.261    17.628
n2949.in[0] (.names)                                             1.014    18.642
n2949.out[0] (.names)                                            0.261    18.903
n2964.in[0] (.names)                                             1.014    19.917
n2964.out[0] (.names)                                            0.261    20.178
n2965.in[0] (.names)                                             1.014    21.192
n2965.out[0] (.names)                                            0.261    21.453
n2952.in[0] (.names)                                             1.014    22.467
n2952.out[0] (.names)                                            0.261    22.728
n2953.in[2] (.names)                                             1.014    23.742
n2953.out[0] (.names)                                            0.261    24.003
n2954.in[0] (.names)                                             1.014    25.016
n2954.out[0] (.names)                                            0.261    25.277
n2955.in[0] (.names)                                             1.014    26.291
n2955.out[0] (.names)                                            0.261    26.552
n2939.in[0] (.names)                                             1.014    27.566
n2939.out[0] (.names)                                            0.261    27.827
n2940.in[1] (.names)                                             1.014    28.841
n2940.out[0] (.names)                                            0.261    29.102
n2941.in[1] (.names)                                             1.014    30.116
n2941.out[0] (.names)                                            0.261    30.377
n949.in[0] (.names)                                              1.014    31.390
n949.out[0] (.names)                                             0.261    31.651
n951.in[2] (.names)                                              1.014    32.665
n951.out[0] (.names)                                             0.261    32.926
n954.in[1] (.names)                                              1.014    33.940
n954.out[0] (.names)                                             0.261    34.201
n957.in[0] (.names)                                              1.014    35.215
n957.out[0] (.names)                                             0.261    35.476
n959.in[3] (.names)                                              1.014    36.490
n959.out[0] (.names)                                             0.261    36.751
n960.in[2] (.names)                                              1.014    37.765
n960.out[0] (.names)                                             0.261    38.026
n961.in[0] (.names)                                              1.014    39.039
n961.out[0] (.names)                                             0.261    39.300
n962.in[1] (.names)                                              1.014    40.314
n962.out[0] (.names)                                             0.261    40.575
n944.in[0] (.names)                                              1.014    41.589
n944.out[0] (.names)                                             0.261    41.850
n977.in[1] (.names)                                              1.014    42.864
n977.out[0] (.names)                                             0.261    43.125
n985.in[0] (.names)                                              1.014    44.139
n985.out[0] (.names)                                             0.261    44.400
n946.in[0] (.names)                                              1.014    45.413
n946.out[0] (.names)                                             0.261    45.674
n986.in[0] (.names)                                              1.014    46.688
n986.out[0] (.names)                                             0.261    46.949
n987.in[0] (.names)                                              1.014    47.963
n987.out[0] (.names)                                             0.261    48.224
n300.in[1] (.names)                                              1.014    49.238
n300.out[0] (.names)                                             0.261    49.499
n301.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n301.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n3361.Q[0] (.latch clocked by pclk)
Endpoint  : n3316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3361.clk[0] (.latch)                                            1.014     1.014
n3361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4607.in[0] (.names)                                             1.014     2.070
n4607.out[0] (.names)                                            0.261     2.331
n4609.in[0] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4651.in[0] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4589.in[1] (.names)                                             1.014     5.894
n4589.out[0] (.names)                                            0.261     6.155
n4533.in[3] (.names)                                             1.014     7.169
n4533.out[0] (.names)                                            0.261     7.430
n4525.in[1] (.names)                                             1.014     8.444
n4525.out[0] (.names)                                            0.261     8.705
n4516.in[2] (.names)                                             1.014     9.719
n4516.out[0] (.names)                                            0.261     9.980
n4530.in[1] (.names)                                             1.014    10.993
n4530.out[0] (.names)                                            0.261    11.254
n4532.in[1] (.names)                                             1.014    12.268
n4532.out[0] (.names)                                            0.261    12.529
n4531.in[1] (.names)                                             1.014    13.543
n4531.out[0] (.names)                                            0.261    13.804
n4535.in[0] (.names)                                             1.014    14.818
n4535.out[0] (.names)                                            0.261    15.079
n4536.in[0] (.names)                                             1.014    16.093
n4536.out[0] (.names)                                            0.261    16.354
n4543.in[0] (.names)                                             1.014    17.367
n4543.out[0] (.names)                                            0.261    17.628
n4545.in[2] (.names)                                             1.014    18.642
n4545.out[0] (.names)                                            0.261    18.903
n4546.in[0] (.names)                                             1.014    19.917
n4546.out[0] (.names)                                            0.261    20.178
n4547.in[0] (.names)                                             1.014    21.192
n4547.out[0] (.names)                                            0.261    21.453
n4549.in[1] (.names)                                             1.014    22.467
n4549.out[0] (.names)                                            0.261    22.728
n4550.in[0] (.names)                                             1.014    23.742
n4550.out[0] (.names)                                            0.261    24.003
n4555.in[1] (.names)                                             1.014    25.016
n4555.out[0] (.names)                                            0.261    25.277
n4564.in[0] (.names)                                             1.014    26.291
n4564.out[0] (.names)                                            0.261    26.552
n4560.in[0] (.names)                                             1.014    27.566
n4560.out[0] (.names)                                            0.261    27.827
n4561.in[0] (.names)                                             1.014    28.841
n4561.out[0] (.names)                                            0.261    29.102
n4562.in[0] (.names)                                             1.014    30.116
n4562.out[0] (.names)                                            0.261    30.377
n4563.in[0] (.names)                                             1.014    31.390
n4563.out[0] (.names)                                            0.261    31.651
n4566.in[1] (.names)                                             1.014    32.665
n4566.out[0] (.names)                                            0.261    32.926
n4568.in[0] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4572.in[0] (.names)                                             1.014    36.490
n4572.out[0] (.names)                                            0.261    36.751
n4578.in[2] (.names)                                             1.014    37.765
n4578.out[0] (.names)                                            0.261    38.026
n4579.in[1] (.names)                                             1.014    39.039
n4579.out[0] (.names)                                            0.261    39.300
n4580.in[0] (.names)                                             1.014    40.314
n4580.out[0] (.names)                                            0.261    40.575
n4581.in[1] (.names)                                             1.014    41.589
n4581.out[0] (.names)                                            0.261    41.850
n4577.in[1] (.names)                                             1.014    42.864
n4577.out[0] (.names)                                            0.261    43.125
n3348.in[0] (.names)                                             1.014    44.139
n3348.out[0] (.names)                                            0.261    44.400
n4582.in[1] (.names)                                             1.014    45.413
n4582.out[0] (.names)                                            0.261    45.674
n4583.in[1] (.names)                                             1.014    46.688
n4583.out[0] (.names)                                            0.261    46.949
n3281.in[0] (.names)                                             1.014    47.963
n3281.out[0] (.names)                                            0.261    48.224
n3315.in[0] (.names)                                             1.014    49.238
n3315.out[0] (.names)                                            0.261    49.499
n3316.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3316.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n3361.Q[0] (.latch clocked by pclk)
Endpoint  : n3245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3361.clk[0] (.latch)                                            1.014     1.014
n3361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4607.in[0] (.names)                                             1.014     2.070
n4607.out[0] (.names)                                            0.261     2.331
n4609.in[0] (.names)                                             1.014     3.344
n4609.out[0] (.names)                                            0.261     3.605
n4651.in[0] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4589.in[1] (.names)                                             1.014     5.894
n4589.out[0] (.names)                                            0.261     6.155
n4533.in[3] (.names)                                             1.014     7.169
n4533.out[0] (.names)                                            0.261     7.430
n4525.in[1] (.names)                                             1.014     8.444
n4525.out[0] (.names)                                            0.261     8.705
n4516.in[2] (.names)                                             1.014     9.719
n4516.out[0] (.names)                                            0.261     9.980
n4540.in[1] (.names)                                             1.014    10.993
n4540.out[0] (.names)                                            0.261    11.254
n4538.in[1] (.names)                                             1.014    12.268
n4538.out[0] (.names)                                            0.261    12.529
n4539.in[0] (.names)                                             1.014    13.543
n4539.out[0] (.names)                                            0.261    13.804
n4513.in[0] (.names)                                             1.014    14.818
n4513.out[0] (.names)                                            0.261    15.079
n4514.in[0] (.names)                                             1.014    16.093
n4514.out[0] (.names)                                            0.261    16.354
n4515.in[0] (.names)                                             1.014    17.367
n4515.out[0] (.names)                                            0.261    17.628
n4517.in[1] (.names)                                             1.014    18.642
n4517.out[0] (.names)                                            0.261    18.903
n4518.in[1] (.names)                                             1.014    19.917
n4518.out[0] (.names)                                            0.261    20.178
n4519.in[0] (.names)                                             1.014    21.192
n4519.out[0] (.names)                                            0.261    21.453
n4520.in[0] (.names)                                             1.014    22.467
n4520.out[0] (.names)                                            0.261    22.728
n3874.in[1] (.names)                                             1.014    23.742
n3874.out[0] (.names)                                            0.261    24.003
n3875.in[1] (.names)                                             1.014    25.016
n3875.out[0] (.names)                                            0.261    25.277
n3876.in[1] (.names)                                             1.014    26.291
n3876.out[0] (.names)                                            0.261    26.552
n3878.in[0] (.names)                                             1.014    27.566
n3878.out[0] (.names)                                            0.261    27.827
n3879.in[1] (.names)                                             1.014    28.841
n3879.out[0] (.names)                                            0.261    29.102
n3881.in[0] (.names)                                             1.014    30.116
n3881.out[0] (.names)                                            0.261    30.377
n3882.in[0] (.names)                                             1.014    31.390
n3882.out[0] (.names)                                            0.261    31.651
n3886.in[0] (.names)                                             1.014    32.665
n3886.out[0] (.names)                                            0.261    32.926
n3887.in[0] (.names)                                             1.014    33.940
n3887.out[0] (.names)                                            0.261    34.201
n3888.in[0] (.names)                                             1.014    35.215
n3888.out[0] (.names)                                            0.261    35.476
n3889.in[0] (.names)                                             1.014    36.490
n3889.out[0] (.names)                                            0.261    36.751
n3890.in[1] (.names)                                             1.014    37.765
n3890.out[0] (.names)                                            0.261    38.026
n3891.in[0] (.names)                                             1.014    39.039
n3891.out[0] (.names)                                            0.261    39.300
n3894.in[0] (.names)                                             1.014    40.314
n3894.out[0] (.names)                                            0.261    40.575
n3895.in[0] (.names)                                             1.014    41.589
n3895.out[0] (.names)                                            0.261    41.850
n3899.in[1] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3902.in[1] (.names)                                             1.014    44.139
n3902.out[0] (.names)                                            0.261    44.400
n3903.in[0] (.names)                                             1.014    45.413
n3903.out[0] (.names)                                            0.261    45.674
n3904.in[1] (.names)                                             1.014    46.688
n3904.out[0] (.names)                                            0.261    46.949
n3900.in[0] (.names)                                             1.014    47.963
n3900.out[0] (.names)                                            0.261    48.224
n3244.in[0] (.names)                                             1.014    49.238
n3244.out[0] (.names)                                            0.261    49.499
n3245.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3245.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n711.Q[0] (.latch clocked by pclk)
Endpoint  : n391.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n711.clk[0] (.latch)                                             1.014     1.014
n711.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n714.in[0] (.names)                                              1.014     2.070
n714.out[0] (.names)                                             0.261     2.331
n715.in[0] (.names)                                              1.014     3.344
n715.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n719.in[1] (.names)                                              1.014     5.894
n719.out[0] (.names)                                             0.261     6.155
n720.in[0] (.names)                                              1.014     7.169
n720.out[0] (.names)                                             0.261     7.430
n717.in[0] (.names)                                              1.014     8.444
n717.out[0] (.names)                                             0.261     8.705
n718.in[0] (.names)                                              1.014     9.719
n718.out[0] (.names)                                             0.261     9.980
n636.in[1] (.names)                                              1.014    10.993
n636.out[0] (.names)                                             0.261    11.254
n637.in[0] (.names)                                              1.014    12.268
n637.out[0] (.names)                                             0.261    12.529
n640.in[2] (.names)                                              1.014    13.543
n640.out[0] (.names)                                             0.261    13.804
n641.in[0] (.names)                                              1.014    14.818
n641.out[0] (.names)                                             0.261    15.079
n642.in[0] (.names)                                              1.014    16.093
n642.out[0] (.names)                                             0.261    16.354
n643.in[2] (.names)                                              1.014    17.367
n643.out[0] (.names)                                             0.261    17.628
n603.in[0] (.names)                                              1.014    18.642
n603.out[0] (.names)                                             0.261    18.903
n596.in[2] (.names)                                              1.014    19.917
n596.out[0] (.names)                                             0.261    20.178
n645.in[1] (.names)                                              1.014    21.192
n645.out[0] (.names)                                             0.261    21.453
n647.in[1] (.names)                                              1.014    22.467
n647.out[0] (.names)                                             0.261    22.728
n648.in[0] (.names)                                              1.014    23.742
n648.out[0] (.names)                                             0.261    24.003
n434.in[0] (.names)                                              1.014    25.016
n434.out[0] (.names)                                             0.261    25.277
n435.in[0] (.names)                                              1.014    26.291
n435.out[0] (.names)                                             0.261    26.552
n436.in[0] (.names)                                              1.014    27.566
n436.out[0] (.names)                                             0.261    27.827
n442.in[2] (.names)                                              1.014    28.841
n442.out[0] (.names)                                             0.261    29.102
n443.in[0] (.names)                                              1.014    30.116
n443.out[0] (.names)                                             0.261    30.377
n445.in[1] (.names)                                              1.014    31.390
n445.out[0] (.names)                                             0.261    31.651
n449.in[0] (.names)                                              1.014    32.665
n449.out[0] (.names)                                             0.261    32.926
n450.in[0] (.names)                                              1.014    33.940
n450.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n560.in[2] (.names)                                              1.014    36.490
n560.out[0] (.names)                                             0.261    36.751
n571.in[0] (.names)                                              1.014    37.765
n571.out[0] (.names)                                             0.261    38.026
n572.in[0] (.names)                                              1.014    39.039
n572.out[0] (.names)                                             0.261    39.300
n573.in[0] (.names)                                              1.014    40.314
n573.out[0] (.names)                                             0.261    40.575
n574.in[0] (.names)                                              1.014    41.589
n574.out[0] (.names)                                             0.261    41.850
n576.in[0] (.names)                                              1.014    42.864
n576.out[0] (.names)                                             0.261    43.125
n577.in[1] (.names)                                              1.014    44.139
n577.out[0] (.names)                                             0.261    44.400
n578.in[0] (.names)                                              1.014    45.413
n578.out[0] (.names)                                             0.261    45.674
n580.in[0] (.names)                                              1.014    46.688
n580.out[0] (.names)                                             0.261    46.949
n332.in[1] (.names)                                              1.014    47.963
n332.out[0] (.names)                                             0.261    48.224
n390.in[0] (.names)                                              1.014    49.238
n390.out[0] (.names)                                             0.261    49.499
n391.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n391.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n11580.Q[0] (.latch clocked by pclk)
Endpoint  : n10607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11580.clk[0] (.latch)                                           1.014     1.014
n11580.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11557.in[0] (.names)                                            1.014     2.070
n11557.out[0] (.names)                                           0.261     2.331
n11558.in[0] (.names)                                            1.014     3.344
n11558.out[0] (.names)                                           0.261     3.605
n11559.in[2] (.names)                                            1.014     4.619
n11559.out[0] (.names)                                           0.261     4.880
n11563.in[3] (.names)                                            1.014     5.894
n11563.out[0] (.names)                                           0.261     6.155
n11581.in[0] (.names)                                            1.014     7.169
n11581.out[0] (.names)                                           0.261     7.430
n11321.in[0] (.names)                                            1.014     8.444
n11321.out[0] (.names)                                           0.261     8.705
n11387.in[1] (.names)                                            1.014     9.719
n11387.out[0] (.names)                                           0.261     9.980
n11388.in[0] (.names)                                            1.014    10.993
n11388.out[0] (.names)                                           0.261    11.254
n11334.in[0] (.names)                                            1.014    12.268
n11334.out[0] (.names)                                           0.261    12.529
n11335.in[2] (.names)                                            1.014    13.543
n11335.out[0] (.names)                                           0.261    13.804
n11337.in[0] (.names)                                            1.014    14.818
n11337.out[0] (.names)                                           0.261    15.079
n11343.in[0] (.names)                                            1.014    16.093
n11343.out[0] (.names)                                           0.261    16.354
n11344.in[0] (.names)                                            1.014    17.367
n11344.out[0] (.names)                                           0.261    17.628
n11346.in[1] (.names)                                            1.014    18.642
n11346.out[0] (.names)                                           0.261    18.903
n11347.in[0] (.names)                                            1.014    19.917
n11347.out[0] (.names)                                           0.261    20.178
n11340.in[0] (.names)                                            1.014    21.192
n11340.out[0] (.names)                                           0.261    21.453
n11341.in[1] (.names)                                            1.014    22.467
n11341.out[0] (.names)                                           0.261    22.728
n11342.in[0] (.names)                                            1.014    23.742
n11342.out[0] (.names)                                           0.261    24.003
n11349.in[0] (.names)                                            1.014    25.016
n11349.out[0] (.names)                                           0.261    25.277
n11350.in[2] (.names)                                            1.014    26.291
n11350.out[0] (.names)                                           0.261    26.552
n11351.in[0] (.names)                                            1.014    27.566
n11351.out[0] (.names)                                           0.261    27.827
n11354.in[1] (.names)                                            1.014    28.841
n11354.out[0] (.names)                                           0.261    29.102
n11368.in[0] (.names)                                            1.014    30.116
n11368.out[0] (.names)                                           0.261    30.377
n11369.in[0] (.names)                                            1.014    31.390
n11369.out[0] (.names)                                           0.261    31.651
n11370.in[1] (.names)                                            1.014    32.665
n11370.out[0] (.names)                                           0.261    32.926
n11372.in[0] (.names)                                            1.014    33.940
n11372.out[0] (.names)                                           0.261    34.201
n11373.in[0] (.names)                                            1.014    35.215
n11373.out[0] (.names)                                           0.261    35.476
n11374.in[0] (.names)                                            1.014    36.490
n11374.out[0] (.names)                                           0.261    36.751
n11375.in[3] (.names)                                            1.014    37.765
n11375.out[0] (.names)                                           0.261    38.026
n11376.in[0] (.names)                                            1.014    39.039
n11376.out[0] (.names)                                           0.261    39.300
n11377.in[1] (.names)                                            1.014    40.314
n11377.out[0] (.names)                                           0.261    40.575
n11379.in[0] (.names)                                            1.014    41.589
n11379.out[0] (.names)                                           0.261    41.850
n11380.in[0] (.names)                                            1.014    42.864
n11380.out[0] (.names)                                           0.261    43.125
n11381.in[0] (.names)                                            1.014    44.139
n11381.out[0] (.names)                                           0.261    44.400
n11382.in[0] (.names)                                            1.014    45.413
n11382.out[0] (.names)                                           0.261    45.674
n11383.in[0] (.names)                                            1.014    46.688
n11383.out[0] (.names)                                           0.261    46.949
n10584.in[0] (.names)                                            1.014    47.963
n10584.out[0] (.names)                                           0.261    48.224
n10606.in[0] (.names)                                            1.014    49.238
n10606.out[0] (.names)                                           0.261    49.499
n10607.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10607.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n21057.Q[0] (.latch clocked by pclk)
Endpoint  : n18096.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n21057.clk[0] (.latch)                                           1.014     1.014
n21057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n21040.in[0] (.names)                                            1.014     2.070
n21040.out[0] (.names)                                           0.261     2.331
n21042.in[1] (.names)                                            1.014     3.344
n21042.out[0] (.names)                                           0.261     3.605
n21043.in[0] (.names)                                            1.014     4.619
n21043.out[0] (.names)                                           0.261     4.880
n21047.in[1] (.names)                                            1.014     5.894
n21047.out[0] (.names)                                           0.261     6.155
n21048.in[0] (.names)                                            1.014     7.169
n21048.out[0] (.names)                                           0.261     7.430
n21050.in[2] (.names)                                            1.014     8.444
n21050.out[0] (.names)                                           0.261     8.705
n21051.in[0] (.names)                                            1.014     9.719
n21051.out[0] (.names)                                           0.261     9.980
n21039.in[0] (.names)                                            1.014    10.993
n21039.out[0] (.names)                                           0.261    11.254
n21041.in[0] (.names)                                            1.014    12.268
n21041.out[0] (.names)                                           0.261    12.529
n21064.in[0] (.names)                                            1.014    13.543
n21064.out[0] (.names)                                           0.261    13.804
n20487.in[1] (.names)                                            1.014    14.818
n20487.out[0] (.names)                                           0.261    15.079
n20490.in[1] (.names)                                            1.014    16.093
n20490.out[0] (.names)                                           0.261    16.354
n20492.in[0] (.names)                                            1.014    17.367
n20492.out[0] (.names)                                           0.261    17.628
n20494.in[0] (.names)                                            1.014    18.642
n20494.out[0] (.names)                                           0.261    18.903
n20495.in[1] (.names)                                            1.014    19.917
n20495.out[0] (.names)                                           0.261    20.178
n20497.in[2] (.names)                                            1.014    21.192
n20497.out[0] (.names)                                           0.261    21.453
n20498.in[1] (.names)                                            1.014    22.467
n20498.out[0] (.names)                                           0.261    22.728
n20486.in[0] (.names)                                            1.014    23.742
n20486.out[0] (.names)                                           0.261    24.003
n20508.in[1] (.names)                                            1.014    25.016
n20508.out[0] (.names)                                           0.261    25.277
n20513.in[0] (.names)                                            1.014    26.291
n20513.out[0] (.names)                                           0.261    26.552
n20517.in[1] (.names)                                            1.014    27.566
n20517.out[0] (.names)                                           0.261    27.827
n20518.in[0] (.names)                                            1.014    28.841
n20518.out[0] (.names)                                           0.261    29.102
n20519.in[0] (.names)                                            1.014    30.116
n20519.out[0] (.names)                                           0.261    30.377
n20520.in[0] (.names)                                            1.014    31.390
n20520.out[0] (.names)                                           0.261    31.651
n20510.in[0] (.names)                                            1.014    32.665
n20510.out[0] (.names)                                           0.261    32.926
n20527.in[3] (.names)                                            1.014    33.940
n20527.out[0] (.names)                                           0.261    34.201
n20533.in[0] (.names)                                            1.014    35.215
n20533.out[0] (.names)                                           0.261    35.476
n20535.in[1] (.names)                                            1.014    36.490
n20535.out[0] (.names)                                           0.261    36.751
n20536.in[0] (.names)                                            1.014    37.765
n20536.out[0] (.names)                                           0.261    38.026
n20528.in[0] (.names)                                            1.014    39.039
n20528.out[0] (.names)                                           0.261    39.300
n20529.in[0] (.names)                                            1.014    40.314
n20529.out[0] (.names)                                           0.261    40.575
n20530.in[0] (.names)                                            1.014    41.589
n20530.out[0] (.names)                                           0.261    41.850
n20532.in[0] (.names)                                            1.014    42.864
n20532.out[0] (.names)                                           0.261    43.125
n20537.in[1] (.names)                                            1.014    44.139
n20537.out[0] (.names)                                           0.261    44.400
n20538.in[1] (.names)                                            1.014    45.413
n20538.out[0] (.names)                                           0.261    45.674
n20539.in[0] (.names)                                            1.014    46.688
n20539.out[0] (.names)                                           0.261    46.949
n20523.in[0] (.names)                                            1.014    47.963
n20523.out[0] (.names)                                           0.261    48.224
n18095.in[0] (.names)                                            1.014    49.238
n18095.out[0] (.names)                                           0.261    49.499
n18096.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18096.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n21057.Q[0] (.latch clocked by pclk)
Endpoint  : n17480.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n21057.clk[0] (.latch)                                           1.014     1.014
n21057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n21040.in[0] (.names)                                            1.014     2.070
n21040.out[0] (.names)                                           0.261     2.331
n21042.in[1] (.names)                                            1.014     3.344
n21042.out[0] (.names)                                           0.261     3.605
n21043.in[0] (.names)                                            1.014     4.619
n21043.out[0] (.names)                                           0.261     4.880
n21047.in[1] (.names)                                            1.014     5.894
n21047.out[0] (.names)                                           0.261     6.155
n21048.in[0] (.names)                                            1.014     7.169
n21048.out[0] (.names)                                           0.261     7.430
n21050.in[2] (.names)                                            1.014     8.444
n21050.out[0] (.names)                                           0.261     8.705
n21051.in[0] (.names)                                            1.014     9.719
n21051.out[0] (.names)                                           0.261     9.980
n21039.in[0] (.names)                                            1.014    10.993
n21039.out[0] (.names)                                           0.261    11.254
n21041.in[0] (.names)                                            1.014    12.268
n21041.out[0] (.names)                                           0.261    12.529
n21052.in[0] (.names)                                            1.014    13.543
n21052.out[0] (.names)                                           0.261    13.804
n21054.in[0] (.names)                                            1.014    14.818
n21054.out[0] (.names)                                           0.261    15.079
n21055.in[0] (.names)                                            1.014    16.093
n21055.out[0] (.names)                                           0.261    16.354
n21059.in[1] (.names)                                            1.014    17.367
n21059.out[0] (.names)                                           0.261    17.628
n21060.in[1] (.names)                                            1.014    18.642
n21060.out[0] (.names)                                           0.261    18.903
n21063.in[0] (.names)                                            1.014    19.917
n21063.out[0] (.names)                                           0.261    20.178
n20628.in[0] (.names)                                            1.014    21.192
n20628.out[0] (.names)                                           0.261    21.453
n20629.in[1] (.names)                                            1.014    22.467
n20629.out[0] (.names)                                           0.261    22.728
n20634.in[1] (.names)                                            1.014    23.742
n20634.out[0] (.names)                                           0.261    24.003
n20641.in[0] (.names)                                            1.014    25.016
n20641.out[0] (.names)                                           0.261    25.277
n20643.in[0] (.names)                                            1.014    26.291
n20643.out[0] (.names)                                           0.261    26.552
n20636.in[0] (.names)                                            1.014    27.566
n20636.out[0] (.names)                                           0.261    27.827
n20637.in[2] (.names)                                            1.014    28.841
n20637.out[0] (.names)                                           0.261    29.102
n20638.in[2] (.names)                                            1.014    30.116
n20638.out[0] (.names)                                           0.261    30.377
n20640.in[1] (.names)                                            1.014    31.390
n20640.out[0] (.names)                                           0.261    31.651
n20649.in[1] (.names)                                            1.014    32.665
n20649.out[0] (.names)                                           0.261    32.926
n20650.in[0] (.names)                                            1.014    33.940
n20650.out[0] (.names)                                           0.261    34.201
n20653.in[0] (.names)                                            1.014    35.215
n20653.out[0] (.names)                                           0.261    35.476
n20654.in[0] (.names)                                            1.014    36.490
n20654.out[0] (.names)                                           0.261    36.751
n20655.in[0] (.names)                                            1.014    37.765
n20655.out[0] (.names)                                           0.261    38.026
n20656.in[0] (.names)                                            1.014    39.039
n20656.out[0] (.names)                                           0.261    39.300
n20658.in[2] (.names)                                            1.014    40.314
n20658.out[0] (.names)                                           0.261    40.575
n20659.in[0] (.names)                                            1.014    41.589
n20659.out[0] (.names)                                           0.261    41.850
n20660.in[0] (.names)                                            1.014    42.864
n20660.out[0] (.names)                                           0.261    43.125
n20661.in[1] (.names)                                            1.014    44.139
n20661.out[0] (.names)                                           0.261    44.400
n20663.in[0] (.names)                                            1.014    45.413
n20663.out[0] (.names)                                           0.261    45.674
n17471.in[0] (.names)                                            1.014    46.688
n17471.out[0] (.names)                                           0.261    46.949
n20657.in[0] (.names)                                            1.014    47.963
n20657.out[0] (.names)                                           0.261    48.224
n17479.in[1] (.names)                                            1.014    49.238
n17479.out[0] (.names)                                           0.261    49.499
n17480.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17480.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n10471.Q[0] (.latch clocked by pclk)
Endpoint  : n275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10471.clk[0] (.latch)                                           1.014     1.014
n10471.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19802.in[0] (.names)                                            1.014     2.070
n19802.out[0] (.names)                                           0.261     2.331
n19798.in[1] (.names)                                            1.014     3.344
n19798.out[0] (.names)                                           0.261     3.605
n19751.in[1] (.names)                                            1.014     4.619
n19751.out[0] (.names)                                           0.261     4.880
n19967.in[0] (.names)                                            1.014     5.894
n19967.out[0] (.names)                                           0.261     6.155
n19968.in[0] (.names)                                            1.014     7.169
n19968.out[0] (.names)                                           0.261     7.430
n19917.in[0] (.names)                                            1.014     8.444
n19917.out[0] (.names)                                           0.261     8.705
n19971.in[0] (.names)                                            1.014     9.719
n19971.out[0] (.names)                                           0.261     9.980
n19972.in[1] (.names)                                            1.014    10.993
n19972.out[0] (.names)                                           0.261    11.254
n19974.in[0] (.names)                                            1.014    12.268
n19974.out[0] (.names)                                           0.261    12.529
n19962.in[0] (.names)                                            1.014    13.543
n19962.out[0] (.names)                                           0.261    13.804
n19810.in[0] (.names)                                            1.014    14.818
n19810.out[0] (.names)                                           0.261    15.079
n19811.in[3] (.names)                                            1.014    16.093
n19811.out[0] (.names)                                           0.261    16.354
n19812.in[0] (.names)                                            1.014    17.367
n19812.out[0] (.names)                                           0.261    17.628
n19813.in[0] (.names)                                            1.014    18.642
n19813.out[0] (.names)                                           0.261    18.903
n19814.in[0] (.names)                                            1.014    19.917
n19814.out[0] (.names)                                           0.261    20.178
n19817.in[0] (.names)                                            1.014    21.192
n19817.out[0] (.names)                                           0.261    21.453
n19779.in[0] (.names)                                            1.014    22.467
n19779.out[0] (.names)                                           0.261    22.728
n19818.in[0] (.names)                                            1.014    23.742
n19818.out[0] (.names)                                           0.261    24.003
n19819.in[0] (.names)                                            1.014    25.016
n19819.out[0] (.names)                                           0.261    25.277
n19821.in[1] (.names)                                            1.014    26.291
n19821.out[0] (.names)                                           0.261    26.552
n19822.in[0] (.names)                                            1.014    27.566
n19822.out[0] (.names)                                           0.261    27.827
n19823.in[0] (.names)                                            1.014    28.841
n19823.out[0] (.names)                                           0.261    29.102
n19825.in[1] (.names)                                            1.014    30.116
n19825.out[0] (.names)                                           0.261    30.377
n19826.in[0] (.names)                                            1.014    31.390
n19826.out[0] (.names)                                           0.261    31.651
n19785.in[0] (.names)                                            1.014    32.665
n19785.out[0] (.names)                                           0.261    32.926
n20033.in[2] (.names)                                            1.014    33.940
n20033.out[0] (.names)                                           0.261    34.201
n20050.in[1] (.names)                                            1.014    35.215
n20050.out[0] (.names)                                           0.261    35.476
n20051.in[0] (.names)                                            1.014    36.490
n20051.out[0] (.names)                                           0.261    36.751
n20057.in[0] (.names)                                            1.014    37.765
n20057.out[0] (.names)                                           0.261    38.026
n20052.in[0] (.names)                                            1.014    39.039
n20052.out[0] (.names)                                           0.261    39.300
n20053.in[0] (.names)                                            1.014    40.314
n20053.out[0] (.names)                                           0.261    40.575
n20044.in[0] (.names)                                            1.014    41.589
n20044.out[0] (.names)                                           0.261    41.850
n20036.in[0] (.names)                                            1.014    42.864
n20036.out[0] (.names)                                           0.261    43.125
n20037.in[3] (.names)                                            1.014    44.139
n20037.out[0] (.names)                                           0.261    44.400
n170.in[3] (.names)                                              1.014    45.413
n170.out[0] (.names)                                             0.261    45.674
n20039.in[0] (.names)                                            1.014    46.688
n20039.out[0] (.names)                                           0.261    46.949
n20034.in[0] (.names)                                            1.014    47.963
n20034.out[0] (.names)                                           0.261    48.224
n274.in[0] (.names)                                              1.014    49.238
n274.out[0] (.names)                                             0.261    49.499
n275.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n275.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n18420.Q[0] (.latch clocked by pclk)
Endpoint  : n18162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18420.clk[0] (.latch)                                           1.014     1.014
n18420.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18416.in[0] (.names)                                            1.014     2.070
n18416.out[0] (.names)                                           0.261     2.331
n18417.in[2] (.names)                                            1.014     3.344
n18417.out[0] (.names)                                           0.261     3.605
n18418.in[0] (.names)                                            1.014     4.619
n18418.out[0] (.names)                                           0.261     4.880
n18419.in[0] (.names)                                            1.014     5.894
n18419.out[0] (.names)                                           0.261     6.155
n18428.in[1] (.names)                                            1.014     7.169
n18428.out[0] (.names)                                           0.261     7.430
n18429.in[0] (.names)                                            1.014     8.444
n18429.out[0] (.names)                                           0.261     8.705
n18470.in[1] (.names)                                            1.014     9.719
n18470.out[0] (.names)                                           0.261     9.980
n18471.in[0] (.names)                                            1.014    10.993
n18471.out[0] (.names)                                           0.261    11.254
n18445.in[0] (.names)                                            1.014    12.268
n18445.out[0] (.names)                                           0.261    12.529
n18473.in[0] (.names)                                            1.014    13.543
n18473.out[0] (.names)                                           0.261    13.804
n18439.in[0] (.names)                                            1.014    14.818
n18439.out[0] (.names)                                           0.261    15.079
n18440.in[0] (.names)                                            1.014    16.093
n18440.out[0] (.names)                                           0.261    16.354
n18435.in[1] (.names)                                            1.014    17.367
n18435.out[0] (.names)                                           0.261    17.628
n18436.in[0] (.names)                                            1.014    18.642
n18436.out[0] (.names)                                           0.261    18.903
n18447.in[1] (.names)                                            1.014    19.917
n18447.out[0] (.names)                                           0.261    20.178
n18451.in[0] (.names)                                            1.014    21.192
n18451.out[0] (.names)                                           0.261    21.453
n18385.in[0] (.names)                                            1.014    22.467
n18385.out[0] (.names)                                           0.261    22.728
n18448.in[0] (.names)                                            1.014    23.742
n18448.out[0] (.names)                                           0.261    24.003
n18449.in[0] (.names)                                            1.014    25.016
n18449.out[0] (.names)                                           0.261    25.277
n18453.in[1] (.names)                                            1.014    26.291
n18453.out[0] (.names)                                           0.261    26.552
n18454.in[1] (.names)                                            1.014    27.566
n18454.out[0] (.names)                                           0.261    27.827
n18456.in[0] (.names)                                            1.014    28.841
n18456.out[0] (.names)                                           0.261    29.102
n18457.in[0] (.names)                                            1.014    30.116
n18457.out[0] (.names)                                           0.261    30.377
n18460.in[1] (.names)                                            1.014    31.390
n18460.out[0] (.names)                                           0.261    31.651
n18462.in[0] (.names)                                            1.014    32.665
n18462.out[0] (.names)                                           0.261    32.926
n18463.in[0] (.names)                                            1.014    33.940
n18463.out[0] (.names)                                           0.261    34.201
n18202.in[1] (.names)                                            1.014    35.215
n18202.out[0] (.names)                                           0.261    35.476
n18244.in[0] (.names)                                            1.014    36.490
n18244.out[0] (.names)                                           0.261    36.751
n18245.in[0] (.names)                                            1.014    37.765
n18245.out[0] (.names)                                           0.261    38.026
n18246.in[0] (.names)                                            1.014    39.039
n18246.out[0] (.names)                                           0.261    39.300
n18253.in[0] (.names)                                            1.014    40.314
n18253.out[0] (.names)                                           0.261    40.575
n18248.in[1] (.names)                                            1.014    41.589
n18248.out[0] (.names)                                           0.261    41.850
n18249.in[0] (.names)                                            1.014    42.864
n18249.out[0] (.names)                                           0.261    43.125
n18252.in[3] (.names)                                            1.014    44.139
n18252.out[0] (.names)                                           0.261    44.400
n18255.in[1] (.names)                                            1.014    45.413
n18255.out[0] (.names)                                           0.261    45.674
n18111.in[1] (.names)                                            1.014    46.688
n18111.out[0] (.names)                                           0.261    46.949
n18257.in[1] (.names)                                            1.014    47.963
n18257.out[0] (.names)                                           0.261    48.224
n18161.in[1] (.names)                                            1.014    49.238
n18161.out[0] (.names)                                           0.261    49.499
n18162.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18162.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n18164.Q[0] (.latch clocked by pclk)
Endpoint  : n18424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18164.clk[0] (.latch)                                           1.014     1.014
n18164.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18312.in[0] (.names)                                            1.014     2.070
n18312.out[0] (.names)                                           0.261     2.331
n18313.in[3] (.names)                                            1.014     3.344
n18313.out[0] (.names)                                           0.261     3.605
n18315.in[3] (.names)                                            1.014     4.619
n18315.out[0] (.names)                                           0.261     4.880
n18265.in[2] (.names)                                            1.014     5.894
n18265.out[0] (.names)                                           0.261     6.155
n18712.in[0] (.names)                                            1.014     7.169
n18712.out[0] (.names)                                           0.261     7.430
n18713.in[1] (.names)                                            1.014     8.444
n18713.out[0] (.names)                                           0.261     8.705
n18714.in[0] (.names)                                            1.014     9.719
n18714.out[0] (.names)                                           0.261     9.980
n18715.in[1] (.names)                                            1.014    10.993
n18715.out[0] (.names)                                           0.261    11.254
n18515.in[1] (.names)                                            1.014    12.268
n18515.out[0] (.names)                                           0.261    12.529
n18719.in[0] (.names)                                            1.014    13.543
n18719.out[0] (.names)                                           0.261    13.804
n18720.in[0] (.names)                                            1.014    14.818
n18720.out[0] (.names)                                           0.261    15.079
n18722.in[0] (.names)                                            1.014    16.093
n18722.out[0] (.names)                                           0.261    16.354
n18735.in[2] (.names)                                            1.014    17.367
n18735.out[0] (.names)                                           0.261    17.628
n18728.in[1] (.names)                                            1.014    18.642
n18728.out[0] (.names)                                           0.261    18.903
n18737.in[1] (.names)                                            1.014    19.917
n18737.out[0] (.names)                                           0.261    20.178
n18729.in[1] (.names)                                            1.014    21.192
n18729.out[0] (.names)                                           0.261    21.453
n18730.in[1] (.names)                                            1.014    22.467
n18730.out[0] (.names)                                           0.261    22.728
n18733.in[0] (.names)                                            1.014    23.742
n18733.out[0] (.names)                                           0.261    24.003
n18743.in[0] (.names)                                            1.014    25.016
n18743.out[0] (.names)                                           0.261    25.277
n18744.in[0] (.names)                                            1.014    26.291
n18744.out[0] (.names)                                           0.261    26.552
n18589.in[0] (.names)                                            1.014    27.566
n18589.out[0] (.names)                                           0.261    27.827
n18609.in[3] (.names)                                            1.014    28.841
n18609.out[0] (.names)                                           0.261    29.102
n18625.in[1] (.names)                                            1.014    30.116
n18625.out[0] (.names)                                           0.261    30.377
n18620.in[0] (.names)                                            1.014    31.390
n18620.out[0] (.names)                                           0.261    31.651
n18619.in[0] (.names)                                            1.014    32.665
n18619.out[0] (.names)                                           0.261    32.926
n18621.in[0] (.names)                                            1.014    33.940
n18621.out[0] (.names)                                           0.261    34.201
n18622.in[0] (.names)                                            1.014    35.215
n18622.out[0] (.names)                                           0.261    35.476
n18624.in[1] (.names)                                            1.014    36.490
n18624.out[0] (.names)                                           0.261    36.751
n18383.in[0] (.names)                                            1.014    37.765
n18383.out[0] (.names)                                           0.261    38.026
n18384.in[2] (.names)                                            1.014    39.039
n18384.out[0] (.names)                                           0.261    39.300
n18171.in[0] (.names)                                            1.014    40.314
n18171.out[0] (.names)                                           0.261    40.575
n18407.in[0] (.names)                                            1.014    41.589
n18407.out[0] (.names)                                           0.261    41.850
n18411.in[0] (.names)                                            1.014    42.864
n18411.out[0] (.names)                                           0.261    43.125
n18412.in[0] (.names)                                            1.014    44.139
n18412.out[0] (.names)                                           0.261    44.400
n18414.in[1] (.names)                                            1.014    45.413
n18414.out[0] (.names)                                           0.261    45.674
n18415.in[0] (.names)                                            1.014    46.688
n18415.out[0] (.names)                                           0.261    46.949
n18422.in[1] (.names)                                            1.014    47.963
n18422.out[0] (.names)                                           0.261    48.224
n18423.in[1] (.names)                                            1.014    49.238
n18423.out[0] (.names)                                           0.261    49.499
n18424.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18424.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n18164.Q[0] (.latch clocked by pclk)
Endpoint  : n18420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18164.clk[0] (.latch)                                           1.014     1.014
n18164.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18312.in[0] (.names)                                            1.014     2.070
n18312.out[0] (.names)                                           0.261     2.331
n18313.in[3] (.names)                                            1.014     3.344
n18313.out[0] (.names)                                           0.261     3.605
n18315.in[3] (.names)                                            1.014     4.619
n18315.out[0] (.names)                                           0.261     4.880
n18265.in[2] (.names)                                            1.014     5.894
n18265.out[0] (.names)                                           0.261     6.155
n18712.in[0] (.names)                                            1.014     7.169
n18712.out[0] (.names)                                           0.261     7.430
n18713.in[1] (.names)                                            1.014     8.444
n18713.out[0] (.names)                                           0.261     8.705
n18714.in[0] (.names)                                            1.014     9.719
n18714.out[0] (.names)                                           0.261     9.980
n18715.in[1] (.names)                                            1.014    10.993
n18715.out[0] (.names)                                           0.261    11.254
n18515.in[1] (.names)                                            1.014    12.268
n18515.out[0] (.names)                                           0.261    12.529
n18719.in[0] (.names)                                            1.014    13.543
n18719.out[0] (.names)                                           0.261    13.804
n18720.in[0] (.names)                                            1.014    14.818
n18720.out[0] (.names)                                           0.261    15.079
n18722.in[0] (.names)                                            1.014    16.093
n18722.out[0] (.names)                                           0.261    16.354
n18735.in[2] (.names)                                            1.014    17.367
n18735.out[0] (.names)                                           0.261    17.628
n18728.in[1] (.names)                                            1.014    18.642
n18728.out[0] (.names)                                           0.261    18.903
n18737.in[1] (.names)                                            1.014    19.917
n18737.out[0] (.names)                                           0.261    20.178
n18729.in[1] (.names)                                            1.014    21.192
n18729.out[0] (.names)                                           0.261    21.453
n18730.in[1] (.names)                                            1.014    22.467
n18730.out[0] (.names)                                           0.261    22.728
n18733.in[0] (.names)                                            1.014    23.742
n18733.out[0] (.names)                                           0.261    24.003
n18743.in[0] (.names)                                            1.014    25.016
n18743.out[0] (.names)                                           0.261    25.277
n18744.in[0] (.names)                                            1.014    26.291
n18744.out[0] (.names)                                           0.261    26.552
n18589.in[0] (.names)                                            1.014    27.566
n18589.out[0] (.names)                                           0.261    27.827
n18609.in[3] (.names)                                            1.014    28.841
n18609.out[0] (.names)                                           0.261    29.102
n18625.in[1] (.names)                                            1.014    30.116
n18625.out[0] (.names)                                           0.261    30.377
n18620.in[0] (.names)                                            1.014    31.390
n18620.out[0] (.names)                                           0.261    31.651
n18619.in[0] (.names)                                            1.014    32.665
n18619.out[0] (.names)                                           0.261    32.926
n18621.in[0] (.names)                                            1.014    33.940
n18621.out[0] (.names)                                           0.261    34.201
n18622.in[0] (.names)                                            1.014    35.215
n18622.out[0] (.names)                                           0.261    35.476
n18624.in[1] (.names)                                            1.014    36.490
n18624.out[0] (.names)                                           0.261    36.751
n18383.in[0] (.names)                                            1.014    37.765
n18383.out[0] (.names)                                           0.261    38.026
n18384.in[2] (.names)                                            1.014    39.039
n18384.out[0] (.names)                                           0.261    39.300
n18171.in[0] (.names)                                            1.014    40.314
n18171.out[0] (.names)                                           0.261    40.575
n18407.in[0] (.names)                                            1.014    41.589
n18407.out[0] (.names)                                           0.261    41.850
n18411.in[0] (.names)                                            1.014    42.864
n18411.out[0] (.names)                                           0.261    43.125
n18412.in[0] (.names)                                            1.014    44.139
n18412.out[0] (.names)                                           0.261    44.400
n18414.in[1] (.names)                                            1.014    45.413
n18414.out[0] (.names)                                           0.261    45.674
n18415.in[0] (.names)                                            1.014    46.688
n18415.out[0] (.names)                                           0.261    46.949
n18422.in[1] (.names)                                            1.014    47.963
n18422.out[0] (.names)                                           0.261    48.224
n18423.in[1] (.names)                                            1.014    49.238
n18423.out[0] (.names)                                           0.261    49.499
n18420.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18420.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n18164.Q[0] (.latch clocked by pclk)
Endpoint  : n18394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18164.clk[0] (.latch)                                           1.014     1.014
n18164.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18312.in[0] (.names)                                            1.014     2.070
n18312.out[0] (.names)                                           0.261     2.331
n18313.in[3] (.names)                                            1.014     3.344
n18313.out[0] (.names)                                           0.261     3.605
n18315.in[3] (.names)                                            1.014     4.619
n18315.out[0] (.names)                                           0.261     4.880
n18265.in[2] (.names)                                            1.014     5.894
n18265.out[0] (.names)                                           0.261     6.155
n18712.in[0] (.names)                                            1.014     7.169
n18712.out[0] (.names)                                           0.261     7.430
n18713.in[1] (.names)                                            1.014     8.444
n18713.out[0] (.names)                                           0.261     8.705
n18714.in[0] (.names)                                            1.014     9.719
n18714.out[0] (.names)                                           0.261     9.980
n18715.in[1] (.names)                                            1.014    10.993
n18715.out[0] (.names)                                           0.261    11.254
n18515.in[1] (.names)                                            1.014    12.268
n18515.out[0] (.names)                                           0.261    12.529
n18719.in[0] (.names)                                            1.014    13.543
n18719.out[0] (.names)                                           0.261    13.804
n18720.in[0] (.names)                                            1.014    14.818
n18720.out[0] (.names)                                           0.261    15.079
n18722.in[0] (.names)                                            1.014    16.093
n18722.out[0] (.names)                                           0.261    16.354
n18735.in[2] (.names)                                            1.014    17.367
n18735.out[0] (.names)                                           0.261    17.628
n18728.in[1] (.names)                                            1.014    18.642
n18728.out[0] (.names)                                           0.261    18.903
n18737.in[1] (.names)                                            1.014    19.917
n18737.out[0] (.names)                                           0.261    20.178
n18729.in[1] (.names)                                            1.014    21.192
n18729.out[0] (.names)                                           0.261    21.453
n18730.in[1] (.names)                                            1.014    22.467
n18730.out[0] (.names)                                           0.261    22.728
n18733.in[0] (.names)                                            1.014    23.742
n18733.out[0] (.names)                                           0.261    24.003
n18743.in[0] (.names)                                            1.014    25.016
n18743.out[0] (.names)                                           0.261    25.277
n18744.in[0] (.names)                                            1.014    26.291
n18744.out[0] (.names)                                           0.261    26.552
n18589.in[0] (.names)                                            1.014    27.566
n18589.out[0] (.names)                                           0.261    27.827
n18609.in[3] (.names)                                            1.014    28.841
n18609.out[0] (.names)                                           0.261    29.102
n18625.in[1] (.names)                                            1.014    30.116
n18625.out[0] (.names)                                           0.261    30.377
n18620.in[0] (.names)                                            1.014    31.390
n18620.out[0] (.names)                                           0.261    31.651
n18619.in[0] (.names)                                            1.014    32.665
n18619.out[0] (.names)                                           0.261    32.926
n18621.in[0] (.names)                                            1.014    33.940
n18621.out[0] (.names)                                           0.261    34.201
n18622.in[0] (.names)                                            1.014    35.215
n18622.out[0] (.names)                                           0.261    35.476
n18624.in[1] (.names)                                            1.014    36.490
n18624.out[0] (.names)                                           0.261    36.751
n18383.in[0] (.names)                                            1.014    37.765
n18383.out[0] (.names)                                           0.261    38.026
n18384.in[2] (.names)                                            1.014    39.039
n18384.out[0] (.names)                                           0.261    39.300
n18386.in[2] (.names)                                            1.014    40.314
n18386.out[0] (.names)                                           0.261    40.575
n18388.in[0] (.names)                                            1.014    41.589
n18388.out[0] (.names)                                           0.261    41.850
n18389.in[2] (.names)                                            1.014    42.864
n18389.out[0] (.names)                                           0.261    43.125
n18390.in[1] (.names)                                            1.014    44.139
n18390.out[0] (.names)                                           0.261    44.400
n18391.in[0] (.names)                                            1.014    45.413
n18391.out[0] (.names)                                           0.261    45.674
n18392.in[0] (.names)                                            1.014    46.688
n18392.out[0] (.names)                                           0.261    46.949
n18109.in[1] (.names)                                            1.014    47.963
n18109.out[0] (.names)                                           0.261    48.224
n18393.in[0] (.names)                                            1.014    49.238
n18393.out[0] (.names)                                           0.261    49.499
n18394.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18394.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n10477.Q[0] (.latch clocked by pclk)
Endpoint  : n6806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10477.clk[0] (.latch)                                           1.014     1.014
n10477.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17814.in[0] (.names)                                            1.014     2.070
n17814.out[0] (.names)                                           0.261     2.331
n17817.in[1] (.names)                                            1.014     3.344
n17817.out[0] (.names)                                           0.261     3.605
n17818.in[0] (.names)                                            1.014     4.619
n17818.out[0] (.names)                                           0.261     4.880
n17819.in[0] (.names)                                            1.014     5.894
n17819.out[0] (.names)                                           0.261     6.155
n17815.in[0] (.names)                                            1.014     7.169
n17815.out[0] (.names)                                           0.261     7.430
n17820.in[2] (.names)                                            1.014     8.444
n17820.out[0] (.names)                                           0.261     8.705
n17821.in[0] (.names)                                            1.014     9.719
n17821.out[0] (.names)                                           0.261     9.980
n17822.in[3] (.names)                                            1.014    10.993
n17822.out[0] (.names)                                           0.261    11.254
n17823.in[0] (.names)                                            1.014    12.268
n17823.out[0] (.names)                                           0.261    12.529
n17824.in[0] (.names)                                            1.014    13.543
n17824.out[0] (.names)                                           0.261    13.804
n17841.in[1] (.names)                                            1.014    14.818
n17841.out[0] (.names)                                           0.261    15.079
n17842.in[2] (.names)                                            1.014    16.093
n17842.out[0] (.names)                                           0.261    16.354
n17843.in[2] (.names)                                            1.014    17.367
n17843.out[0] (.names)                                           0.261    17.628
n17835.in[1] (.names)                                            1.014    18.642
n17835.out[0] (.names)                                           0.261    18.903
n17844.in[1] (.names)                                            1.014    19.917
n17844.out[0] (.names)                                           0.261    20.178
n17848.in[1] (.names)                                            1.014    21.192
n17848.out[0] (.names)                                           0.261    21.453
n17849.in[1] (.names)                                            1.014    22.467
n17849.out[0] (.names)                                           0.261    22.728
n17850.in[0] (.names)                                            1.014    23.742
n17850.out[0] (.names)                                           0.261    24.003
n222.in[1] (.names)                                              1.014    25.016
n222.out[0] (.names)                                             0.261    25.277
n6776.in[2] (.names)                                             1.014    26.291
n6776.out[0] (.names)                                            0.261    26.552
n6784.in[0] (.names)                                             1.014    27.566
n6784.out[0] (.names)                                            0.261    27.827
n6785.in[1] (.names)                                             1.014    28.841
n6785.out[0] (.names)                                            0.261    29.102
n6787.in[1] (.names)                                             1.014    30.116
n6787.out[0] (.names)                                            0.261    30.377
n6777.in[1] (.names)                                             1.014    31.390
n6777.out[0] (.names)                                            0.261    31.651
n6780.in[0] (.names)                                             1.014    32.665
n6780.out[0] (.names)                                            0.261    32.926
n6781.in[0] (.names)                                             1.014    33.940
n6781.out[0] (.names)                                            0.261    34.201
n6782.in[0] (.names)                                             1.014    35.215
n6782.out[0] (.names)                                            0.261    35.476
n6783.in[0] (.names)                                             1.014    36.490
n6783.out[0] (.names)                                            0.261    36.751
n3240.in[1] (.names)                                             1.014    37.765
n3240.out[0] (.names)                                            0.261    38.026
n6795.in[2] (.names)                                             1.014    39.039
n6795.out[0] (.names)                                            0.261    39.300
n6796.in[0] (.names)                                             1.014    40.314
n6796.out[0] (.names)                                            0.261    40.575
n6799.in[1] (.names)                                             1.014    41.589
n6799.out[0] (.names)                                            0.261    41.850
n6801.in[1] (.names)                                             1.014    42.864
n6801.out[0] (.names)                                            0.261    43.125
n304.in[0] (.names)                                              1.014    44.139
n304.out[0] (.names)                                             0.261    44.400
n6802.in[0] (.names)                                             1.014    45.413
n6802.out[0] (.names)                                            0.261    45.674
n6803.in[0] (.names)                                             1.014    46.688
n6803.out[0] (.names)                                            0.261    46.949
n3260.in[1] (.names)                                             1.014    47.963
n3260.out[0] (.names)                                            0.261    48.224
n6805.in[0] (.names)                                             1.014    49.238
n6805.out[0] (.names)                                            0.261    49.499
n6806.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n17194.Q[0] (.latch clocked by pclk)
Endpoint  : n16240.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17194.clk[0] (.latch)                                           1.014     1.014
n17194.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17195.in[1] (.names)                                            1.014     2.070
n17195.out[0] (.names)                                           0.261     2.331
n17198.in[0] (.names)                                            1.014     3.344
n17198.out[0] (.names)                                           0.261     3.605
n17199.in[0] (.names)                                            1.014     4.619
n17199.out[0] (.names)                                           0.261     4.880
n17200.in[0] (.names)                                            1.014     5.894
n17200.out[0] (.names)                                           0.261     6.155
n17201.in[0] (.names)                                            1.014     7.169
n17201.out[0] (.names)                                           0.261     7.430
n17192.in[0] (.names)                                            1.014     8.444
n17192.out[0] (.names)                                           0.261     8.705
n17193.in[0] (.names)                                            1.014     9.719
n17193.out[0] (.names)                                           0.261     9.980
n17202.in[0] (.names)                                            1.014    10.993
n17202.out[0] (.names)                                           0.261    11.254
n17171.in[1] (.names)                                            1.014    12.268
n17171.out[0] (.names)                                           0.261    12.529
n17204.in[0] (.names)                                            1.014    13.543
n17204.out[0] (.names)                                           0.261    13.804
n17212.in[0] (.names)                                            1.014    14.818
n17212.out[0] (.names)                                           0.261    15.079
n17208.in[1] (.names)                                            1.014    16.093
n17208.out[0] (.names)                                           0.261    16.354
n17213.in[0] (.names)                                            1.014    17.367
n17213.out[0] (.names)                                           0.261    17.628
n17214.in[0] (.names)                                            1.014    18.642
n17214.out[0] (.names)                                           0.261    18.903
n17156.in[0] (.names)                                            1.014    19.917
n17156.out[0] (.names)                                           0.261    20.178
n16916.in[1] (.names)                                            1.014    21.192
n16916.out[0] (.names)                                           0.261    21.453
n16917.in[2] (.names)                                            1.014    22.467
n16917.out[0] (.names)                                           0.261    22.728
n16918.in[1] (.names)                                            1.014    23.742
n16918.out[0] (.names)                                           0.261    24.003
n16919.in[0] (.names)                                            1.014    25.016
n16919.out[0] (.names)                                           0.261    25.277
n16920.in[0] (.names)                                            1.014    26.291
n16920.out[0] (.names)                                           0.261    26.552
n16921.in[2] (.names)                                            1.014    27.566
n16921.out[0] (.names)                                           0.261    27.827
n16922.in[1] (.names)                                            1.014    28.841
n16922.out[0] (.names)                                           0.261    29.102
n16924.in[1] (.names)                                            1.014    30.116
n16924.out[0] (.names)                                           0.261    30.377
n16925.in[0] (.names)                                            1.014    31.390
n16925.out[0] (.names)                                           0.261    31.651
n16931.in[2] (.names)                                            1.014    32.665
n16931.out[0] (.names)                                           0.261    32.926
n16932.in[1] (.names)                                            1.014    33.940
n16932.out[0] (.names)                                           0.261    34.201
n16933.in[0] (.names)                                            1.014    35.215
n16933.out[0] (.names)                                           0.261    35.476
n16938.in[0] (.names)                                            1.014    36.490
n16938.out[0] (.names)                                           0.261    36.751
n16939.in[0] (.names)                                            1.014    37.765
n16939.out[0] (.names)                                           0.261    38.026
n16912.in[0] (.names)                                            1.014    39.039
n16912.out[0] (.names)                                           0.261    39.300
n10476.in[1] (.names)                                            1.014    40.314
n10476.out[0] (.names)                                           0.261    40.575
n16941.in[2] (.names)                                            1.014    41.589
n16941.out[0] (.names)                                           0.261    41.850
n16943.in[0] (.names)                                            1.014    42.864
n16943.out[0] (.names)                                           0.261    43.125
n16291.in[0] (.names)                                            1.014    44.139
n16291.out[0] (.names)                                           0.261    44.400
n16944.in[0] (.names)                                            1.014    45.413
n16944.out[0] (.names)                                           0.261    45.674
n16945.in[2] (.names)                                            1.014    46.688
n16945.out[0] (.names)                                           0.261    46.949
n11817.in[1] (.names)                                            1.014    47.963
n11817.out[0] (.names)                                           0.261    48.224
n16239.in[0] (.names)                                            1.014    49.238
n16239.out[0] (.names)                                           0.261    49.499
n16240.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16240.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n16252.Q[0] (.latch clocked by pclk)
Endpoint  : n17022.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16252.clk[0] (.latch)                                           1.014     1.014
n16252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17131.in[0] (.names)                                            1.014     2.070
n17131.out[0] (.names)                                           0.261     2.331
n17134.in[0] (.names)                                            1.014     3.344
n17134.out[0] (.names)                                           0.261     3.605
n17135.in[0] (.names)                                            1.014     4.619
n17135.out[0] (.names)                                           0.261     4.880
n17136.in[0] (.names)                                            1.014     5.894
n17136.out[0] (.names)                                           0.261     6.155
n17033.in[0] (.names)                                            1.014     7.169
n17033.out[0] (.names)                                           0.261     7.430
n17034.in[1] (.names)                                            1.014     8.444
n17034.out[0] (.names)                                           0.261     8.705
n17036.in[0] (.names)                                            1.014     9.719
n17036.out[0] (.names)                                           0.261     9.980
n17037.in[0] (.names)                                            1.014    10.993
n17037.out[0] (.names)                                           0.261    11.254
n17039.in[1] (.names)                                            1.014    12.268
n17039.out[0] (.names)                                           0.261    12.529
n17041.in[1] (.names)                                            1.014    13.543
n17041.out[0] (.names)                                           0.261    13.804
n16986.in[0] (.names)                                            1.014    14.818
n16986.out[0] (.names)                                           0.261    15.079
n16988.in[1] (.names)                                            1.014    16.093
n16988.out[0] (.names)                                           0.261    16.354
n16989.in[2] (.names)                                            1.014    17.367
n16989.out[0] (.names)                                           0.261    17.628
n16990.in[3] (.names)                                            1.014    18.642
n16990.out[0] (.names)                                           0.261    18.903
n16991.in[1] (.names)                                            1.014    19.917
n16991.out[0] (.names)                                           0.261    20.178
n16993.in[1] (.names)                                            1.014    21.192
n16993.out[0] (.names)                                           0.261    21.453
n16994.in[0] (.names)                                            1.014    22.467
n16994.out[0] (.names)                                           0.261    22.728
n16995.in[1] (.names)                                            1.014    23.742
n16995.out[0] (.names)                                           0.261    24.003
n17002.in[0] (.names)                                            1.014    25.016
n17002.out[0] (.names)                                           0.261    25.277
n17003.in[0] (.names)                                            1.014    26.291
n17003.out[0] (.names)                                           0.261    26.552
n17005.in[0] (.names)                                            1.014    27.566
n17005.out[0] (.names)                                           0.261    27.827
n17006.in[0] (.names)                                            1.014    28.841
n17006.out[0] (.names)                                           0.261    29.102
n17030.in[0] (.names)                                            1.014    30.116
n17030.out[0] (.names)                                           0.261    30.377
n17012.in[0] (.names)                                            1.014    31.390
n17012.out[0] (.names)                                           0.261    31.651
n16295.in[0] (.names)                                            1.014    32.665
n16295.out[0] (.names)                                           0.261    32.926
n17008.in[0] (.names)                                            1.014    33.940
n17008.out[0] (.names)                                           0.261    34.201
n17009.in[0] (.names)                                            1.014    35.215
n17009.out[0] (.names)                                           0.261    35.476
n17010.in[1] (.names)                                            1.014    36.490
n17010.out[0] (.names)                                           0.261    36.751
n17013.in[1] (.names)                                            1.014    37.765
n17013.out[0] (.names)                                           0.261    38.026
n17014.in[1] (.names)                                            1.014    39.039
n17014.out[0] (.names)                                           0.261    39.300
n17016.in[1] (.names)                                            1.014    40.314
n17016.out[0] (.names)                                           0.261    40.575
n17025.in[2] (.names)                                            1.014    41.589
n17025.out[0] (.names)                                           0.261    41.850
n17026.in[1] (.names)                                            1.014    42.864
n17026.out[0] (.names)                                           0.261    43.125
n17023.in[0] (.names)                                            1.014    44.139
n17023.out[0] (.names)                                           0.261    44.400
n17024.in[1] (.names)                                            1.014    45.413
n17024.out[0] (.names)                                           0.261    45.674
n10502.in[0] (.names)                                            1.014    46.688
n10502.out[0] (.names)                                           0.261    46.949
n17027.in[1] (.names)                                            1.014    47.963
n17027.out[0] (.names)                                           0.261    48.224
n16281.in[0] (.names)                                            1.014    49.238
n16281.out[0] (.names)                                           0.261    49.499
n17022.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17022.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n16252.Q[0] (.latch clocked by pclk)
Endpoint  : n16282.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16252.clk[0] (.latch)                                           1.014     1.014
n16252.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17131.in[0] (.names)                                            1.014     2.070
n17131.out[0] (.names)                                           0.261     2.331
n17134.in[0] (.names)                                            1.014     3.344
n17134.out[0] (.names)                                           0.261     3.605
n17135.in[0] (.names)                                            1.014     4.619
n17135.out[0] (.names)                                           0.261     4.880
n17136.in[0] (.names)                                            1.014     5.894
n17136.out[0] (.names)                                           0.261     6.155
n17033.in[0] (.names)                                            1.014     7.169
n17033.out[0] (.names)                                           0.261     7.430
n17034.in[1] (.names)                                            1.014     8.444
n17034.out[0] (.names)                                           0.261     8.705
n17036.in[0] (.names)                                            1.014     9.719
n17036.out[0] (.names)                                           0.261     9.980
n17037.in[0] (.names)                                            1.014    10.993
n17037.out[0] (.names)                                           0.261    11.254
n17039.in[1] (.names)                                            1.014    12.268
n17039.out[0] (.names)                                           0.261    12.529
n17041.in[1] (.names)                                            1.014    13.543
n17041.out[0] (.names)                                           0.261    13.804
n16986.in[0] (.names)                                            1.014    14.818
n16986.out[0] (.names)                                           0.261    15.079
n16988.in[1] (.names)                                            1.014    16.093
n16988.out[0] (.names)                                           0.261    16.354
n16989.in[2] (.names)                                            1.014    17.367
n16989.out[0] (.names)                                           0.261    17.628
n16990.in[3] (.names)                                            1.014    18.642
n16990.out[0] (.names)                                           0.261    18.903
n16991.in[1] (.names)                                            1.014    19.917
n16991.out[0] (.names)                                           0.261    20.178
n16993.in[1] (.names)                                            1.014    21.192
n16993.out[0] (.names)                                           0.261    21.453
n16994.in[0] (.names)                                            1.014    22.467
n16994.out[0] (.names)                                           0.261    22.728
n16995.in[1] (.names)                                            1.014    23.742
n16995.out[0] (.names)                                           0.261    24.003
n17002.in[0] (.names)                                            1.014    25.016
n17002.out[0] (.names)                                           0.261    25.277
n17003.in[0] (.names)                                            1.014    26.291
n17003.out[0] (.names)                                           0.261    26.552
n17005.in[0] (.names)                                            1.014    27.566
n17005.out[0] (.names)                                           0.261    27.827
n17006.in[0] (.names)                                            1.014    28.841
n17006.out[0] (.names)                                           0.261    29.102
n17030.in[0] (.names)                                            1.014    30.116
n17030.out[0] (.names)                                           0.261    30.377
n17012.in[0] (.names)                                            1.014    31.390
n17012.out[0] (.names)                                           0.261    31.651
n16295.in[0] (.names)                                            1.014    32.665
n16295.out[0] (.names)                                           0.261    32.926
n17008.in[0] (.names)                                            1.014    33.940
n17008.out[0] (.names)                                           0.261    34.201
n17009.in[0] (.names)                                            1.014    35.215
n17009.out[0] (.names)                                           0.261    35.476
n17010.in[1] (.names)                                            1.014    36.490
n17010.out[0] (.names)                                           0.261    36.751
n17013.in[1] (.names)                                            1.014    37.765
n17013.out[0] (.names)                                           0.261    38.026
n17014.in[1] (.names)                                            1.014    39.039
n17014.out[0] (.names)                                           0.261    39.300
n17016.in[1] (.names)                                            1.014    40.314
n17016.out[0] (.names)                                           0.261    40.575
n17025.in[2] (.names)                                            1.014    41.589
n17025.out[0] (.names)                                           0.261    41.850
n17026.in[1] (.names)                                            1.014    42.864
n17026.out[0] (.names)                                           0.261    43.125
n17023.in[0] (.names)                                            1.014    44.139
n17023.out[0] (.names)                                           0.261    44.400
n17024.in[1] (.names)                                            1.014    45.413
n17024.out[0] (.names)                                           0.261    45.674
n10502.in[0] (.names)                                            1.014    46.688
n10502.out[0] (.names)                                           0.261    46.949
n17027.in[1] (.names)                                            1.014    47.963
n17027.out[0] (.names)                                           0.261    48.224
n16281.in[0] (.names)                                            1.014    49.238
n16281.out[0] (.names)                                           0.261    49.499
n16282.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16282.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n14396.Q[0] (.latch clocked by pclk)
Endpoint  : n16474.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14396.clk[0] (.latch)                                           1.014     1.014
n14396.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16538.in[0] (.names)                                            1.014     2.070
n16538.out[0] (.names)                                           0.261     2.331
n16539.in[0] (.names)                                            1.014     3.344
n16539.out[0] (.names)                                           0.261     3.605
n16373.in[0] (.names)                                            1.014     4.619
n16373.out[0] (.names)                                           0.261     4.880
n16302.in[2] (.names)                                            1.014     5.894
n16302.out[0] (.names)                                           0.261     6.155
n16300.in[2] (.names)                                            1.014     7.169
n16300.out[0] (.names)                                           0.261     7.430
n16301.in[0] (.names)                                            1.014     8.444
n16301.out[0] (.names)                                           0.261     8.705
n16303.in[3] (.names)                                            1.014     9.719
n16303.out[0] (.names)                                           0.261     9.980
n16304.in[1] (.names)                                            1.014    10.993
n16304.out[0] (.names)                                           0.261    11.254
n16305.in[1] (.names)                                            1.014    12.268
n16305.out[0] (.names)                                           0.261    12.529
n16306.in[0] (.names)                                            1.014    13.543
n16306.out[0] (.names)                                           0.261    13.804
n16307.in[0] (.names)                                            1.014    14.818
n16307.out[0] (.names)                                           0.261    15.079
n16309.in[0] (.names)                                            1.014    16.093
n16309.out[0] (.names)                                           0.261    16.354
n16310.in[0] (.names)                                            1.014    17.367
n16310.out[0] (.names)                                           0.261    17.628
n16311.in[3] (.names)                                            1.014    18.642
n16311.out[0] (.names)                                           0.261    18.903
n16312.in[1] (.names)                                            1.014    19.917
n16312.out[0] (.names)                                           0.261    20.178
n16313.in[2] (.names)                                            1.014    21.192
n16313.out[0] (.names)                                           0.261    21.453
n16314.in[0] (.names)                                            1.014    22.467
n16314.out[0] (.names)                                           0.261    22.728
n16477.in[0] (.names)                                            1.014    23.742
n16477.out[0] (.names)                                           0.261    24.003
n16433.in[0] (.names)                                            1.014    25.016
n16433.out[0] (.names)                                           0.261    25.277
n16447.in[0] (.names)                                            1.014    26.291
n16447.out[0] (.names)                                           0.261    26.552
n16448.in[0] (.names)                                            1.014    27.566
n16448.out[0] (.names)                                           0.261    27.827
n16451.in[1] (.names)                                            1.014    28.841
n16451.out[0] (.names)                                           0.261    29.102
n16442.in[0] (.names)                                            1.014    30.116
n16442.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16449.in[0] (.names)                                            1.014    32.665
n16449.out[0] (.names)                                           0.261    32.926
n16452.in[1] (.names)                                            1.014    33.940
n16452.out[0] (.names)                                           0.261    34.201
n16461.in[2] (.names)                                            1.014    35.215
n16461.out[0] (.names)                                           0.261    35.476
n16466.in[2] (.names)                                            1.014    36.490
n16466.out[0] (.names)                                           0.261    36.751
n16470.in[0] (.names)                                            1.014    37.765
n16470.out[0] (.names)                                           0.261    38.026
n14385.in[0] (.names)                                            1.014    39.039
n14385.out[0] (.names)                                           0.261    39.300
n16471.in[0] (.names)                                            1.014    40.314
n16471.out[0] (.names)                                           0.261    40.575
n16475.in[0] (.names)                                            1.014    41.589
n16475.out[0] (.names)                                           0.261    41.850
n217.in[0] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n16476.in[0] (.names)                                            1.014    44.139
n16476.out[0] (.names)                                           0.261    44.400
n16472.in[1] (.names)                                            1.014    45.413
n16472.out[0] (.names)                                           0.261    45.674
n16405.in[1] (.names)                                            1.014    46.688
n16405.out[0] (.names)                                           0.261    46.949
n16473.in[0] (.names)                                            1.014    47.963
n16473.out[0] (.names)                                           0.261    48.224
n11791.in[0] (.names)                                            1.014    49.238
n11791.out[0] (.names)                                           0.261    49.499
n16474.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16474.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n14396.Q[0] (.latch clocked by pclk)
Endpoint  : n11792.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14396.clk[0] (.latch)                                           1.014     1.014
n14396.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16538.in[0] (.names)                                            1.014     2.070
n16538.out[0] (.names)                                           0.261     2.331
n16539.in[0] (.names)                                            1.014     3.344
n16539.out[0] (.names)                                           0.261     3.605
n16373.in[0] (.names)                                            1.014     4.619
n16373.out[0] (.names)                                           0.261     4.880
n16302.in[2] (.names)                                            1.014     5.894
n16302.out[0] (.names)                                           0.261     6.155
n16300.in[2] (.names)                                            1.014     7.169
n16300.out[0] (.names)                                           0.261     7.430
n16301.in[0] (.names)                                            1.014     8.444
n16301.out[0] (.names)                                           0.261     8.705
n16303.in[3] (.names)                                            1.014     9.719
n16303.out[0] (.names)                                           0.261     9.980
n16304.in[1] (.names)                                            1.014    10.993
n16304.out[0] (.names)                                           0.261    11.254
n16305.in[1] (.names)                                            1.014    12.268
n16305.out[0] (.names)                                           0.261    12.529
n16306.in[0] (.names)                                            1.014    13.543
n16306.out[0] (.names)                                           0.261    13.804
n16307.in[0] (.names)                                            1.014    14.818
n16307.out[0] (.names)                                           0.261    15.079
n16309.in[0] (.names)                                            1.014    16.093
n16309.out[0] (.names)                                           0.261    16.354
n16310.in[0] (.names)                                            1.014    17.367
n16310.out[0] (.names)                                           0.261    17.628
n16311.in[3] (.names)                                            1.014    18.642
n16311.out[0] (.names)                                           0.261    18.903
n16312.in[1] (.names)                                            1.014    19.917
n16312.out[0] (.names)                                           0.261    20.178
n16313.in[2] (.names)                                            1.014    21.192
n16313.out[0] (.names)                                           0.261    21.453
n16314.in[0] (.names)                                            1.014    22.467
n16314.out[0] (.names)                                           0.261    22.728
n16477.in[0] (.names)                                            1.014    23.742
n16477.out[0] (.names)                                           0.261    24.003
n16433.in[0] (.names)                                            1.014    25.016
n16433.out[0] (.names)                                           0.261    25.277
n16447.in[0] (.names)                                            1.014    26.291
n16447.out[0] (.names)                                           0.261    26.552
n16448.in[0] (.names)                                            1.014    27.566
n16448.out[0] (.names)                                           0.261    27.827
n16451.in[1] (.names)                                            1.014    28.841
n16451.out[0] (.names)                                           0.261    29.102
n16442.in[0] (.names)                                            1.014    30.116
n16442.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16449.in[0] (.names)                                            1.014    32.665
n16449.out[0] (.names)                                           0.261    32.926
n16452.in[1] (.names)                                            1.014    33.940
n16452.out[0] (.names)                                           0.261    34.201
n16461.in[2] (.names)                                            1.014    35.215
n16461.out[0] (.names)                                           0.261    35.476
n16466.in[2] (.names)                                            1.014    36.490
n16466.out[0] (.names)                                           0.261    36.751
n16470.in[0] (.names)                                            1.014    37.765
n16470.out[0] (.names)                                           0.261    38.026
n14385.in[0] (.names)                                            1.014    39.039
n14385.out[0] (.names)                                           0.261    39.300
n16471.in[0] (.names)                                            1.014    40.314
n16471.out[0] (.names)                                           0.261    40.575
n16475.in[0] (.names)                                            1.014    41.589
n16475.out[0] (.names)                                           0.261    41.850
n217.in[0] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n16476.in[0] (.names)                                            1.014    44.139
n16476.out[0] (.names)                                           0.261    44.400
n16472.in[1] (.names)                                            1.014    45.413
n16472.out[0] (.names)                                           0.261    45.674
n16405.in[1] (.names)                                            1.014    46.688
n16405.out[0] (.names)                                           0.261    46.949
n16473.in[0] (.names)                                            1.014    47.963
n16473.out[0] (.names)                                           0.261    48.224
n11791.in[0] (.names)                                            1.014    49.238
n11791.out[0] (.names)                                           0.261    49.499
n11792.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11792.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n14396.Q[0] (.latch clocked by pclk)
Endpoint  : n16407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14396.clk[0] (.latch)                                           1.014     1.014
n14396.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16538.in[0] (.names)                                            1.014     2.070
n16538.out[0] (.names)                                           0.261     2.331
n16539.in[0] (.names)                                            1.014     3.344
n16539.out[0] (.names)                                           0.261     3.605
n16373.in[0] (.names)                                            1.014     4.619
n16373.out[0] (.names)                                           0.261     4.880
n16302.in[2] (.names)                                            1.014     5.894
n16302.out[0] (.names)                                           0.261     6.155
n16300.in[2] (.names)                                            1.014     7.169
n16300.out[0] (.names)                                           0.261     7.430
n16301.in[0] (.names)                                            1.014     8.444
n16301.out[0] (.names)                                           0.261     8.705
n16303.in[3] (.names)                                            1.014     9.719
n16303.out[0] (.names)                                           0.261     9.980
n16304.in[1] (.names)                                            1.014    10.993
n16304.out[0] (.names)                                           0.261    11.254
n16305.in[1] (.names)                                            1.014    12.268
n16305.out[0] (.names)                                           0.261    12.529
n16306.in[0] (.names)                                            1.014    13.543
n16306.out[0] (.names)                                           0.261    13.804
n16307.in[0] (.names)                                            1.014    14.818
n16307.out[0] (.names)                                           0.261    15.079
n16309.in[0] (.names)                                            1.014    16.093
n16309.out[0] (.names)                                           0.261    16.354
n16310.in[0] (.names)                                            1.014    17.367
n16310.out[0] (.names)                                           0.261    17.628
n16311.in[3] (.names)                                            1.014    18.642
n16311.out[0] (.names)                                           0.261    18.903
n16312.in[1] (.names)                                            1.014    19.917
n16312.out[0] (.names)                                           0.261    20.178
n16313.in[2] (.names)                                            1.014    21.192
n16313.out[0] (.names)                                           0.261    21.453
n16314.in[0] (.names)                                            1.014    22.467
n16314.out[0] (.names)                                           0.261    22.728
n16477.in[0] (.names)                                            1.014    23.742
n16477.out[0] (.names)                                           0.261    24.003
n16433.in[0] (.names)                                            1.014    25.016
n16433.out[0] (.names)                                           0.261    25.277
n16447.in[0] (.names)                                            1.014    26.291
n16447.out[0] (.names)                                           0.261    26.552
n16448.in[0] (.names)                                            1.014    27.566
n16448.out[0] (.names)                                           0.261    27.827
n16451.in[1] (.names)                                            1.014    28.841
n16451.out[0] (.names)                                           0.261    29.102
n16442.in[0] (.names)                                            1.014    30.116
n16442.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16449.in[0] (.names)                                            1.014    32.665
n16449.out[0] (.names)                                           0.261    32.926
n16452.in[1] (.names)                                            1.014    33.940
n16452.out[0] (.names)                                           0.261    34.201
n16461.in[2] (.names)                                            1.014    35.215
n16461.out[0] (.names)                                           0.261    35.476
n16466.in[2] (.names)                                            1.014    36.490
n16466.out[0] (.names)                                           0.261    36.751
n16470.in[0] (.names)                                            1.014    37.765
n16470.out[0] (.names)                                           0.261    38.026
n14385.in[0] (.names)                                            1.014    39.039
n14385.out[0] (.names)                                           0.261    39.300
n16471.in[0] (.names)                                            1.014    40.314
n16471.out[0] (.names)                                           0.261    40.575
n16475.in[0] (.names)                                            1.014    41.589
n16475.out[0] (.names)                                           0.261    41.850
n217.in[0] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n16476.in[0] (.names)                                            1.014    44.139
n16476.out[0] (.names)                                           0.261    44.400
n16472.in[1] (.names)                                            1.014    45.413
n16472.out[0] (.names)                                           0.261    45.674
n16405.in[1] (.names)                                            1.014    46.688
n16405.out[0] (.names)                                           0.261    46.949
n16406.in[0] (.names)                                            1.014    47.963
n16406.out[0] (.names)                                           0.261    48.224
n16402.in[1] (.names)                                            1.014    49.238
n16402.out[0] (.names)                                           0.261    49.499
n16407.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16407.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n14396.Q[0] (.latch clocked by pclk)
Endpoint  : n16403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14396.clk[0] (.latch)                                           1.014     1.014
n14396.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16538.in[0] (.names)                                            1.014     2.070
n16538.out[0] (.names)                                           0.261     2.331
n16539.in[0] (.names)                                            1.014     3.344
n16539.out[0] (.names)                                           0.261     3.605
n16373.in[0] (.names)                                            1.014     4.619
n16373.out[0] (.names)                                           0.261     4.880
n16302.in[2] (.names)                                            1.014     5.894
n16302.out[0] (.names)                                           0.261     6.155
n16300.in[2] (.names)                                            1.014     7.169
n16300.out[0] (.names)                                           0.261     7.430
n16301.in[0] (.names)                                            1.014     8.444
n16301.out[0] (.names)                                           0.261     8.705
n16303.in[3] (.names)                                            1.014     9.719
n16303.out[0] (.names)                                           0.261     9.980
n16304.in[1] (.names)                                            1.014    10.993
n16304.out[0] (.names)                                           0.261    11.254
n16305.in[1] (.names)                                            1.014    12.268
n16305.out[0] (.names)                                           0.261    12.529
n16306.in[0] (.names)                                            1.014    13.543
n16306.out[0] (.names)                                           0.261    13.804
n16307.in[0] (.names)                                            1.014    14.818
n16307.out[0] (.names)                                           0.261    15.079
n16309.in[0] (.names)                                            1.014    16.093
n16309.out[0] (.names)                                           0.261    16.354
n16310.in[0] (.names)                                            1.014    17.367
n16310.out[0] (.names)                                           0.261    17.628
n16311.in[3] (.names)                                            1.014    18.642
n16311.out[0] (.names)                                           0.261    18.903
n16312.in[1] (.names)                                            1.014    19.917
n16312.out[0] (.names)                                           0.261    20.178
n16313.in[2] (.names)                                            1.014    21.192
n16313.out[0] (.names)                                           0.261    21.453
n16314.in[0] (.names)                                            1.014    22.467
n16314.out[0] (.names)                                           0.261    22.728
n16477.in[0] (.names)                                            1.014    23.742
n16477.out[0] (.names)                                           0.261    24.003
n16433.in[0] (.names)                                            1.014    25.016
n16433.out[0] (.names)                                           0.261    25.277
n16447.in[0] (.names)                                            1.014    26.291
n16447.out[0] (.names)                                           0.261    26.552
n16448.in[0] (.names)                                            1.014    27.566
n16448.out[0] (.names)                                           0.261    27.827
n16451.in[1] (.names)                                            1.014    28.841
n16451.out[0] (.names)                                           0.261    29.102
n16442.in[0] (.names)                                            1.014    30.116
n16442.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16449.in[0] (.names)                                            1.014    32.665
n16449.out[0] (.names)                                           0.261    32.926
n16452.in[1] (.names)                                            1.014    33.940
n16452.out[0] (.names)                                           0.261    34.201
n16461.in[2] (.names)                                            1.014    35.215
n16461.out[0] (.names)                                           0.261    35.476
n16466.in[2] (.names)                                            1.014    36.490
n16466.out[0] (.names)                                           0.261    36.751
n16470.in[0] (.names)                                            1.014    37.765
n16470.out[0] (.names)                                           0.261    38.026
n14385.in[0] (.names)                                            1.014    39.039
n14385.out[0] (.names)                                           0.261    39.300
n16471.in[0] (.names)                                            1.014    40.314
n16471.out[0] (.names)                                           0.261    40.575
n16475.in[0] (.names)                                            1.014    41.589
n16475.out[0] (.names)                                           0.261    41.850
n217.in[0] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n16476.in[0] (.names)                                            1.014    44.139
n16476.out[0] (.names)                                           0.261    44.400
n16472.in[1] (.names)                                            1.014    45.413
n16472.out[0] (.names)                                           0.261    45.674
n16405.in[1] (.names)                                            1.014    46.688
n16405.out[0] (.names)                                           0.261    46.949
n16406.in[0] (.names)                                            1.014    47.963
n16406.out[0] (.names)                                           0.261    48.224
n16402.in[1] (.names)                                            1.014    49.238
n16402.out[0] (.names)                                           0.261    49.499
n16403.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16403.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n14892.Q[0] (.latch clocked by pclk)
Endpoint  : n14488.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14892.clk[0] (.latch)                                           1.014     1.014
n14892.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14894.in[0] (.names)                                            1.014     2.070
n14894.out[0] (.names)                                           0.261     2.331
n14895.in[0] (.names)                                            1.014     3.344
n14895.out[0] (.names)                                           0.261     3.605
n14896.in[1] (.names)                                            1.014     4.619
n14896.out[0] (.names)                                           0.261     4.880
n14897.in[2] (.names)                                            1.014     5.894
n14897.out[0] (.names)                                           0.261     6.155
n14898.in[0] (.names)                                            1.014     7.169
n14898.out[0] (.names)                                           0.261     7.430
n15319.in[3] (.names)                                            1.014     8.444
n15319.out[0] (.names)                                           0.261     8.705
n15320.in[2] (.names)                                            1.014     9.719
n15320.out[0] (.names)                                           0.261     9.980
n15321.in[0] (.names)                                            1.014    10.993
n15321.out[0] (.names)                                           0.261    11.254
n15322.in[0] (.names)                                            1.014    12.268
n15322.out[0] (.names)                                           0.261    12.529
n15323.in[0] (.names)                                            1.014    13.543
n15323.out[0] (.names)                                           0.261    13.804
n15324.in[0] (.names)                                            1.014    14.818
n15324.out[0] (.names)                                           0.261    15.079
n15326.in[0] (.names)                                            1.014    16.093
n15326.out[0] (.names)                                           0.261    16.354
n15261.in[0] (.names)                                            1.014    17.367
n15261.out[0] (.names)                                           0.261    17.628
n15264.in[0] (.names)                                            1.014    18.642
n15264.out[0] (.names)                                           0.261    18.903
n15265.in[0] (.names)                                            1.014    19.917
n15265.out[0] (.names)                                           0.261    20.178
n15266.in[0] (.names)                                            1.014    21.192
n15266.out[0] (.names)                                           0.261    21.453
n15268.in[1] (.names)                                            1.014    22.467
n15268.out[0] (.names)                                           0.261    22.728
n15270.in[1] (.names)                                            1.014    23.742
n15270.out[0] (.names)                                           0.261    24.003
n15271.in[0] (.names)                                            1.014    25.016
n15271.out[0] (.names)                                           0.261    25.277
n15272.in[0] (.names)                                            1.014    26.291
n15272.out[0] (.names)                                           0.261    26.552
n15307.in[0] (.names)                                            1.014    27.566
n15307.out[0] (.names)                                           0.261    27.827
n15309.in[0] (.names)                                            1.014    28.841
n15309.out[0] (.names)                                           0.261    29.102
n15310.in[0] (.names)                                            1.014    30.116
n15310.out[0] (.names)                                           0.261    30.377
n15295.in[1] (.names)                                            1.014    31.390
n15295.out[0] (.names)                                           0.261    31.651
n15296.in[0] (.names)                                            1.014    32.665
n15296.out[0] (.names)                                           0.261    32.926
n15297.in[2] (.names)                                            1.014    33.940
n15297.out[0] (.names)                                           0.261    34.201
n15298.in[0] (.names)                                            1.014    35.215
n15298.out[0] (.names)                                           0.261    35.476
n14469.in[0] (.names)                                            1.014    36.490
n14469.out[0] (.names)                                           0.261    36.751
n15278.in[2] (.names)                                            1.014    37.765
n15278.out[0] (.names)                                           0.261    38.026
n15279.in[0] (.names)                                            1.014    39.039
n15279.out[0] (.names)                                           0.261    39.300
n15281.in[1] (.names)                                            1.014    40.314
n15281.out[0] (.names)                                           0.261    40.575
n14451.in[2] (.names)                                            1.014    41.589
n14451.out[0] (.names)                                           0.261    41.850
n15287.in[0] (.names)                                            1.014    42.864
n15287.out[0] (.names)                                           0.261    43.125
n15288.in[0] (.names)                                            1.014    44.139
n15288.out[0] (.names)                                           0.261    44.400
n15289.in[1] (.names)                                            1.014    45.413
n15289.out[0] (.names)                                           0.261    45.674
n15291.in[1] (.names)                                            1.014    46.688
n15291.out[0] (.names)                                           0.261    46.949
n15293.in[0] (.names)                                            1.014    47.963
n15293.out[0] (.names)                                           0.261    48.224
n14487.in[1] (.names)                                            1.014    49.238
n14487.out[0] (.names)                                           0.261    49.499
n14488.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14488.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n14892.Q[0] (.latch clocked by pclk)
Endpoint  : n15316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14892.clk[0] (.latch)                                           1.014     1.014
n14892.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14894.in[0] (.names)                                            1.014     2.070
n14894.out[0] (.names)                                           0.261     2.331
n14895.in[0] (.names)                                            1.014     3.344
n14895.out[0] (.names)                                           0.261     3.605
n14896.in[1] (.names)                                            1.014     4.619
n14896.out[0] (.names)                                           0.261     4.880
n14897.in[2] (.names)                                            1.014     5.894
n14897.out[0] (.names)                                           0.261     6.155
n14898.in[0] (.names)                                            1.014     7.169
n14898.out[0] (.names)                                           0.261     7.430
n15319.in[3] (.names)                                            1.014     8.444
n15319.out[0] (.names)                                           0.261     8.705
n15320.in[2] (.names)                                            1.014     9.719
n15320.out[0] (.names)                                           0.261     9.980
n15321.in[0] (.names)                                            1.014    10.993
n15321.out[0] (.names)                                           0.261    11.254
n15322.in[0] (.names)                                            1.014    12.268
n15322.out[0] (.names)                                           0.261    12.529
n15323.in[0] (.names)                                            1.014    13.543
n15323.out[0] (.names)                                           0.261    13.804
n15324.in[0] (.names)                                            1.014    14.818
n15324.out[0] (.names)                                           0.261    15.079
n15326.in[0] (.names)                                            1.014    16.093
n15326.out[0] (.names)                                           0.261    16.354
n15261.in[0] (.names)                                            1.014    17.367
n15261.out[0] (.names)                                           0.261    17.628
n15264.in[0] (.names)                                            1.014    18.642
n15264.out[0] (.names)                                           0.261    18.903
n15265.in[0] (.names)                                            1.014    19.917
n15265.out[0] (.names)                                           0.261    20.178
n15266.in[0] (.names)                                            1.014    21.192
n15266.out[0] (.names)                                           0.261    21.453
n15268.in[1] (.names)                                            1.014    22.467
n15268.out[0] (.names)                                           0.261    22.728
n15270.in[1] (.names)                                            1.014    23.742
n15270.out[0] (.names)                                           0.261    24.003
n15271.in[0] (.names)                                            1.014    25.016
n15271.out[0] (.names)                                           0.261    25.277
n15272.in[0] (.names)                                            1.014    26.291
n15272.out[0] (.names)                                           0.261    26.552
n15307.in[0] (.names)                                            1.014    27.566
n15307.out[0] (.names)                                           0.261    27.827
n15309.in[0] (.names)                                            1.014    28.841
n15309.out[0] (.names)                                           0.261    29.102
n15310.in[0] (.names)                                            1.014    30.116
n15310.out[0] (.names)                                           0.261    30.377
n15295.in[1] (.names)                                            1.014    31.390
n15295.out[0] (.names)                                           0.261    31.651
n15296.in[0] (.names)                                            1.014    32.665
n15296.out[0] (.names)                                           0.261    32.926
n15297.in[2] (.names)                                            1.014    33.940
n15297.out[0] (.names)                                           0.261    34.201
n15298.in[0] (.names)                                            1.014    35.215
n15298.out[0] (.names)                                           0.261    35.476
n14469.in[0] (.names)                                            1.014    36.490
n14469.out[0] (.names)                                           0.261    36.751
n15278.in[2] (.names)                                            1.014    37.765
n15278.out[0] (.names)                                           0.261    38.026
n15279.in[0] (.names)                                            1.014    39.039
n15279.out[0] (.names)                                           0.261    39.300
n15281.in[1] (.names)                                            1.014    40.314
n15281.out[0] (.names)                                           0.261    40.575
n14451.in[2] (.names)                                            1.014    41.589
n14451.out[0] (.names)                                           0.261    41.850
n15287.in[0] (.names)                                            1.014    42.864
n15287.out[0] (.names)                                           0.261    43.125
n15288.in[0] (.names)                                            1.014    44.139
n15288.out[0] (.names)                                           0.261    44.400
n15289.in[1] (.names)                                            1.014    45.413
n15289.out[0] (.names)                                           0.261    45.674
n15291.in[1] (.names)                                            1.014    46.688
n15291.out[0] (.names)                                           0.261    46.949
n15314.in[0] (.names)                                            1.014    47.963
n15314.out[0] (.names)                                           0.261    48.224
n15315.in[0] (.names)                                            1.014    49.238
n15315.out[0] (.names)                                           0.261    49.499
n15316.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15316.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n11580.Q[0] (.latch clocked by pclk)
Endpoint  : n10559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11580.clk[0] (.latch)                                           1.014     1.014
n11580.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11557.in[0] (.names)                                            1.014     2.070
n11557.out[0] (.names)                                           0.261     2.331
n11558.in[0] (.names)                                            1.014     3.344
n11558.out[0] (.names)                                           0.261     3.605
n11559.in[2] (.names)                                            1.014     4.619
n11559.out[0] (.names)                                           0.261     4.880
n11563.in[3] (.names)                                            1.014     5.894
n11563.out[0] (.names)                                           0.261     6.155
n11581.in[0] (.names)                                            1.014     7.169
n11581.out[0] (.names)                                           0.261     7.430
n11321.in[0] (.names)                                            1.014     8.444
n11321.out[0] (.names)                                           0.261     8.705
n11387.in[1] (.names)                                            1.014     9.719
n11387.out[0] (.names)                                           0.261     9.980
n11388.in[0] (.names)                                            1.014    10.993
n11388.out[0] (.names)                                           0.261    11.254
n11334.in[0] (.names)                                            1.014    12.268
n11334.out[0] (.names)                                           0.261    12.529
n11389.in[0] (.names)                                            1.014    13.543
n11389.out[0] (.names)                                           0.261    13.804
n11416.in[1] (.names)                                            1.014    14.818
n11416.out[0] (.names)                                           0.261    15.079
n11418.in[1] (.names)                                            1.014    16.093
n11418.out[0] (.names)                                           0.261    16.354
n11419.in[0] (.names)                                            1.014    17.367
n11419.out[0] (.names)                                           0.261    17.628
n11324.in[0] (.names)                                            1.014    18.642
n11324.out[0] (.names)                                           0.261    18.903
n11415.in[0] (.names)                                            1.014    19.917
n11415.out[0] (.names)                                           0.261    20.178
n11420.in[0] (.names)                                            1.014    21.192
n11420.out[0] (.names)                                           0.261    21.453
n11421.in[1] (.names)                                            1.014    22.467
n11421.out[0] (.names)                                           0.261    22.728
n11422.in[0] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11423.in[3] (.names)                                            1.014    25.016
n11423.out[0] (.names)                                           0.261    25.277
n11384.in[2] (.names)                                            1.014    26.291
n11384.out[0] (.names)                                           0.261    26.552
n11391.in[1] (.names)                                            1.014    27.566
n11391.out[0] (.names)                                           0.261    27.827
n11393.in[1] (.names)                                            1.014    28.841
n11393.out[0] (.names)                                           0.261    29.102
n11394.in[0] (.names)                                            1.014    30.116
n11394.out[0] (.names)                                           0.261    30.377
n11395.in[0] (.names)                                            1.014    31.390
n11395.out[0] (.names)                                           0.261    31.651
n11397.in[0] (.names)                                            1.014    32.665
n11397.out[0] (.names)                                           0.261    32.926
n11399.in[0] (.names)                                            1.014    33.940
n11399.out[0] (.names)                                           0.261    34.201
n11400.in[1] (.names)                                            1.014    35.215
n11400.out[0] (.names)                                           0.261    35.476
n11401.in[0] (.names)                                            1.014    36.490
n11401.out[0] (.names)                                           0.261    36.751
n11409.in[0] (.names)                                            1.014    37.765
n11409.out[0] (.names)                                           0.261    38.026
n11410.in[0] (.names)                                            1.014    39.039
n11410.out[0] (.names)                                           0.261    39.300
n11404.in[0] (.names)                                            1.014    40.314
n11404.out[0] (.names)                                           0.261    40.575
n11406.in[0] (.names)                                            1.014    41.589
n11406.out[0] (.names)                                           0.261    41.850
n11407.in[0] (.names)                                            1.014    42.864
n11407.out[0] (.names)                                           0.261    43.125
n11411.in[0] (.names)                                            1.014    44.139
n11411.out[0] (.names)                                           0.261    44.400
n11412.in[0] (.names)                                            1.014    45.413
n11412.out[0] (.names)                                           0.261    45.674
n11405.in[0] (.names)                                            1.014    46.688
n11405.out[0] (.names)                                           0.261    46.949
n10574.in[0] (.names)                                            1.014    47.963
n10574.out[0] (.names)                                           0.261    48.224
n10558.in[0] (.names)                                            1.014    49.238
n10558.out[0] (.names)                                           0.261    49.499
n10559.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10559.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n11580.Q[0] (.latch clocked by pclk)
Endpoint  : n11408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11580.clk[0] (.latch)                                           1.014     1.014
n11580.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11557.in[0] (.names)                                            1.014     2.070
n11557.out[0] (.names)                                           0.261     2.331
n11558.in[0] (.names)                                            1.014     3.344
n11558.out[0] (.names)                                           0.261     3.605
n11559.in[2] (.names)                                            1.014     4.619
n11559.out[0] (.names)                                           0.261     4.880
n11563.in[3] (.names)                                            1.014     5.894
n11563.out[0] (.names)                                           0.261     6.155
n11581.in[0] (.names)                                            1.014     7.169
n11581.out[0] (.names)                                           0.261     7.430
n11321.in[0] (.names)                                            1.014     8.444
n11321.out[0] (.names)                                           0.261     8.705
n11387.in[1] (.names)                                            1.014     9.719
n11387.out[0] (.names)                                           0.261     9.980
n11388.in[0] (.names)                                            1.014    10.993
n11388.out[0] (.names)                                           0.261    11.254
n11334.in[0] (.names)                                            1.014    12.268
n11334.out[0] (.names)                                           0.261    12.529
n11389.in[0] (.names)                                            1.014    13.543
n11389.out[0] (.names)                                           0.261    13.804
n11416.in[1] (.names)                                            1.014    14.818
n11416.out[0] (.names)                                           0.261    15.079
n11418.in[1] (.names)                                            1.014    16.093
n11418.out[0] (.names)                                           0.261    16.354
n11419.in[0] (.names)                                            1.014    17.367
n11419.out[0] (.names)                                           0.261    17.628
n11324.in[0] (.names)                                            1.014    18.642
n11324.out[0] (.names)                                           0.261    18.903
n11415.in[0] (.names)                                            1.014    19.917
n11415.out[0] (.names)                                           0.261    20.178
n11420.in[0] (.names)                                            1.014    21.192
n11420.out[0] (.names)                                           0.261    21.453
n11421.in[1] (.names)                                            1.014    22.467
n11421.out[0] (.names)                                           0.261    22.728
n11422.in[0] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11423.in[3] (.names)                                            1.014    25.016
n11423.out[0] (.names)                                           0.261    25.277
n11384.in[2] (.names)                                            1.014    26.291
n11384.out[0] (.names)                                           0.261    26.552
n11391.in[1] (.names)                                            1.014    27.566
n11391.out[0] (.names)                                           0.261    27.827
n11393.in[1] (.names)                                            1.014    28.841
n11393.out[0] (.names)                                           0.261    29.102
n11394.in[0] (.names)                                            1.014    30.116
n11394.out[0] (.names)                                           0.261    30.377
n11395.in[0] (.names)                                            1.014    31.390
n11395.out[0] (.names)                                           0.261    31.651
n11397.in[0] (.names)                                            1.014    32.665
n11397.out[0] (.names)                                           0.261    32.926
n11399.in[0] (.names)                                            1.014    33.940
n11399.out[0] (.names)                                           0.261    34.201
n11400.in[1] (.names)                                            1.014    35.215
n11400.out[0] (.names)                                           0.261    35.476
n11401.in[0] (.names)                                            1.014    36.490
n11401.out[0] (.names)                                           0.261    36.751
n11409.in[0] (.names)                                            1.014    37.765
n11409.out[0] (.names)                                           0.261    38.026
n11410.in[0] (.names)                                            1.014    39.039
n11410.out[0] (.names)                                           0.261    39.300
n11404.in[0] (.names)                                            1.014    40.314
n11404.out[0] (.names)                                           0.261    40.575
n11406.in[0] (.names)                                            1.014    41.589
n11406.out[0] (.names)                                           0.261    41.850
n11407.in[0] (.names)                                            1.014    42.864
n11407.out[0] (.names)                                           0.261    43.125
n11411.in[0] (.names)                                            1.014    44.139
n11411.out[0] (.names)                                           0.261    44.400
n11412.in[0] (.names)                                            1.014    45.413
n11412.out[0] (.names)                                           0.261    45.674
n11405.in[0] (.names)                                            1.014    46.688
n11405.out[0] (.names)                                           0.261    46.949
n10574.in[0] (.names)                                            1.014    47.963
n10574.out[0] (.names)                                           0.261    48.224
n10558.in[0] (.names)                                            1.014    49.238
n10558.out[0] (.names)                                           0.261    49.499
n11408.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11408.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n11814.Q[0] (.latch clocked by pclk)
Endpoint  : n14464.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11814.clk[0] (.latch)                                           1.014     1.014
n11814.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14718.in[0] (.names)                                            1.014     2.070
n14718.out[0] (.names)                                           0.261     2.331
n14719.in[0] (.names)                                            1.014     3.344
n14719.out[0] (.names)                                           0.261     3.605
n14720.in[1] (.names)                                            1.014     4.619
n14720.out[0] (.names)                                           0.261     4.880
n14721.in[0] (.names)                                            1.014     5.894
n14721.out[0] (.names)                                           0.261     6.155
n14722.in[1] (.names)                                            1.014     7.169
n14722.out[0] (.names)                                           0.261     7.430
n14800.in[2] (.names)                                            1.014     8.444
n14800.out[0] (.names)                                           0.261     8.705
n14801.in[1] (.names)                                            1.014     9.719
n14801.out[0] (.names)                                           0.261     9.980
n14802.in[2] (.names)                                            1.014    10.993
n14802.out[0] (.names)                                           0.261    11.254
n14803.in[0] (.names)                                            1.014    12.268
n14803.out[0] (.names)                                           0.261    12.529
n14805.in[2] (.names)                                            1.014    13.543
n14805.out[0] (.names)                                           0.261    13.804
n14806.in[0] (.names)                                            1.014    14.818
n14806.out[0] (.names)                                           0.261    15.079
n14807.in[0] (.names)                                            1.014    16.093
n14807.out[0] (.names)                                           0.261    16.354
n14770.in[0] (.names)                                            1.014    17.367
n14770.out[0] (.names)                                           0.261    17.628
n14808.in[0] (.names)                                            1.014    18.642
n14808.out[0] (.names)                                           0.261    18.903
n14811.in[1] (.names)                                            1.014    19.917
n14811.out[0] (.names)                                           0.261    20.178
n14819.in[1] (.names)                                            1.014    21.192
n14819.out[0] (.names)                                           0.261    21.453
n14817.in[1] (.names)                                            1.014    22.467
n14817.out[0] (.names)                                           0.261    22.728
n14820.in[0] (.names)                                            1.014    23.742
n14820.out[0] (.names)                                           0.261    24.003
n14823.in[2] (.names)                                            1.014    25.016
n14823.out[0] (.names)                                           0.261    25.277
n14824.in[0] (.names)                                            1.014    26.291
n14824.out[0] (.names)                                           0.261    26.552
n14825.in[0] (.names)                                            1.014    27.566
n14825.out[0] (.names)                                           0.261    27.827
n14826.in[0] (.names)                                            1.014    28.841
n14826.out[0] (.names)                                           0.261    29.102
n14812.in[0] (.names)                                            1.014    30.116
n14812.out[0] (.names)                                           0.261    30.377
n14814.in[0] (.names)                                            1.014    31.390
n14814.out[0] (.names)                                           0.261    31.651
n14841.in[0] (.names)                                            1.014    32.665
n14841.out[0] (.names)                                           0.261    32.926
n14839.in[0] (.names)                                            1.014    33.940
n14839.out[0] (.names)                                           0.261    34.201
n14827.in[0] (.names)                                            1.014    35.215
n14827.out[0] (.names)                                           0.261    35.476
n14828.in[0] (.names)                                            1.014    36.490
n14828.out[0] (.names)                                           0.261    36.751
n14829.in[2] (.names)                                            1.014    37.765
n14829.out[0] (.names)                                           0.261    38.026
n14830.in[0] (.names)                                            1.014    39.039
n14830.out[0] (.names)                                           0.261    39.300
n14831.in[1] (.names)                                            1.014    40.314
n14831.out[0] (.names)                                           0.261    40.575
n14832.in[0] (.names)                                            1.014    41.589
n14832.out[0] (.names)                                           0.261    41.850
n14833.in[0] (.names)                                            1.014    42.864
n14833.out[0] (.names)                                           0.261    43.125
n14834.in[0] (.names)                                            1.014    44.139
n14834.out[0] (.names)                                           0.261    44.400
n14836.in[0] (.names)                                            1.014    45.413
n14836.out[0] (.names)                                           0.261    45.674
n10534.in[0] (.names)                                            1.014    46.688
n10534.out[0] (.names)                                           0.261    46.949
n14389.in[0] (.names)                                            1.014    47.963
n14389.out[0] (.names)                                           0.261    48.224
n14463.in[0] (.names)                                            1.014    49.238
n14463.out[0] (.names)                                           0.261    49.499
n14464.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14464.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n11856.Q[0] (.latch clocked by pclk)
Endpoint  : n11846.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11856.clk[0] (.latch)                                           1.014     1.014
n11856.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12543.in[0] (.names)                                            1.014     2.070
n12543.out[0] (.names)                                           0.261     2.331
n12602.in[0] (.names)                                            1.014     3.344
n12602.out[0] (.names)                                           0.261     3.605
n12542.in[0] (.names)                                            1.014     4.619
n12542.out[0] (.names)                                           0.261     4.880
n12545.in[0] (.names)                                            1.014     5.894
n12545.out[0] (.names)                                           0.261     6.155
n12550.in[0] (.names)                                            1.014     7.169
n12550.out[0] (.names)                                           0.261     7.430
n12551.in[0] (.names)                                            1.014     8.444
n12551.out[0] (.names)                                           0.261     8.705
n12541.in[0] (.names)                                            1.014     9.719
n12541.out[0] (.names)                                           0.261     9.980
n12544.in[0] (.names)                                            1.014    10.993
n12544.out[0] (.names)                                           0.261    11.254
n12555.in[0] (.names)                                            1.014    12.268
n12555.out[0] (.names)                                           0.261    12.529
n12556.in[0] (.names)                                            1.014    13.543
n12556.out[0] (.names)                                           0.261    13.804
n12559.in[0] (.names)                                            1.014    14.818
n12559.out[0] (.names)                                           0.261    15.079
n12557.in[0] (.names)                                            1.014    16.093
n12557.out[0] (.names)                                           0.261    16.354
n12562.in[0] (.names)                                            1.014    17.367
n12562.out[0] (.names)                                           0.261    17.628
n12563.in[0] (.names)                                            1.014    18.642
n12563.out[0] (.names)                                           0.261    18.903
n12572.in[2] (.names)                                            1.014    19.917
n12572.out[0] (.names)                                           0.261    20.178
n12573.in[0] (.names)                                            1.014    21.192
n12573.out[0] (.names)                                           0.261    21.453
n12574.in[1] (.names)                                            1.014    22.467
n12574.out[0] (.names)                                           0.261    22.728
n12576.in[0] (.names)                                            1.014    23.742
n12576.out[0] (.names)                                           0.261    24.003
n12578.in[0] (.names)                                            1.014    25.016
n12578.out[0] (.names)                                           0.261    25.277
n12579.in[0] (.names)                                            1.014    26.291
n12579.out[0] (.names)                                           0.261    26.552
n12580.in[0] (.names)                                            1.014    27.566
n12580.out[0] (.names)                                           0.261    27.827
n12527.in[0] (.names)                                            1.014    28.841
n12527.out[0] (.names)                                           0.261    29.102
n12582.in[0] (.names)                                            1.014    30.116
n12582.out[0] (.names)                                           0.261    30.377
n12601.in[1] (.names)                                            1.014    31.390
n12601.out[0] (.names)                                           0.261    31.651
n12600.in[0] (.names)                                            1.014    32.665
n12600.out[0] (.names)                                           0.261    32.926
n12583.in[0] (.names)                                            1.014    33.940
n12583.out[0] (.names)                                           0.261    34.201
n12584.in[1] (.names)                                            1.014    35.215
n12584.out[0] (.names)                                           0.261    35.476
n12585.in[3] (.names)                                            1.014    36.490
n12585.out[0] (.names)                                           0.261    36.751
n12586.in[2] (.names)                                            1.014    37.765
n12586.out[0] (.names)                                           0.261    38.026
n12587.in[2] (.names)                                            1.014    39.039
n12587.out[0] (.names)                                           0.261    39.300
n12593.in[0] (.names)                                            1.014    40.314
n12593.out[0] (.names)                                           0.261    40.575
n12594.in[0] (.names)                                            1.014    41.589
n12594.out[0] (.names)                                           0.261    41.850
n12595.in[0] (.names)                                            1.014    42.864
n12595.out[0] (.names)                                           0.261    43.125
n12596.in[0] (.names)                                            1.014    44.139
n12596.out[0] (.names)                                           0.261    44.400
n11861.in[2] (.names)                                            1.014    45.413
n11861.out[0] (.names)                                           0.261    45.674
n12597.in[2] (.names)                                            1.014    46.688
n12597.out[0] (.names)                                           0.261    46.949
n11839.in[1] (.names)                                            1.014    47.963
n11839.out[0] (.names)                                           0.261    48.224
n11845.in[0] (.names)                                            1.014    49.238
n11845.out[0] (.names)                                           0.261    49.499
n11846.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11846.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n202.Q[0] (.latch clocked by pclk)
Endpoint  : n11193.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n202.clk[0] (.latch)                                             1.014     1.014
n202.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n11114.in[0] (.names)                                            1.014     2.070
n11114.out[0] (.names)                                           0.261     2.331
n11117.in[0] (.names)                                            1.014     3.344
n11117.out[0] (.names)                                           0.261     3.605
n11122.in[1] (.names)                                            1.014     4.619
n11122.out[0] (.names)                                           0.261     4.880
n11096.in[0] (.names)                                            1.014     5.894
n11096.out[0] (.names)                                           0.261     6.155
n11227.in[2] (.names)                                            1.014     7.169
n11227.out[0] (.names)                                           0.261     7.430
n11230.in[2] (.names)                                            1.014     8.444
n11230.out[0] (.names)                                           0.261     8.705
n11231.in[1] (.names)                                            1.014     9.719
n11231.out[0] (.names)                                           0.261     9.980
n11232.in[1] (.names)                                            1.014    10.993
n11232.out[0] (.names)                                           0.261    11.254
n11235.in[1] (.names)                                            1.014    12.268
n11235.out[0] (.names)                                           0.261    12.529
n11237.in[1] (.names)                                            1.014    13.543
n11237.out[0] (.names)                                           0.261    13.804
n11238.in[0] (.names)                                            1.014    14.818
n11238.out[0] (.names)                                           0.261    15.079
n11239.in[0] (.names)                                            1.014    16.093
n11239.out[0] (.names)                                           0.261    16.354
n11112.in[0] (.names)                                            1.014    17.367
n11112.out[0] (.names)                                           0.261    17.628
n11139.in[0] (.names)                                            1.014    18.642
n11139.out[0] (.names)                                           0.261    18.903
n11205.in[3] (.names)                                            1.014    19.917
n11205.out[0] (.names)                                           0.261    20.178
n11207.in[1] (.names)                                            1.014    21.192
n11207.out[0] (.names)                                           0.261    21.453
n11208.in[1] (.names)                                            1.014    22.467
n11208.out[0] (.names)                                           0.261    22.728
n11209.in[1] (.names)                                            1.014    23.742
n11209.out[0] (.names)                                           0.261    24.003
n11211.in[2] (.names)                                            1.014    25.016
n11211.out[0] (.names)                                           0.261    25.277
n11212.in[0] (.names)                                            1.014    26.291
n11212.out[0] (.names)                                           0.261    26.552
n11111.in[1] (.names)                                            1.014    27.566
n11111.out[0] (.names)                                           0.261    27.827
n11213.in[0] (.names)                                            1.014    28.841
n11213.out[0] (.names)                                           0.261    29.102
n11214.in[1] (.names)                                            1.014    30.116
n11214.out[0] (.names)                                           0.261    30.377
n11215.in[0] (.names)                                            1.014    31.390
n11215.out[0] (.names)                                           0.261    31.651
n11216.in[0] (.names)                                            1.014    32.665
n11216.out[0] (.names)                                           0.261    32.926
n11223.in[2] (.names)                                            1.014    33.940
n11223.out[0] (.names)                                           0.261    34.201
n11224.in[0] (.names)                                            1.014    35.215
n11224.out[0] (.names)                                           0.261    35.476
n11082.in[0] (.names)                                            1.014    36.490
n11082.out[0] (.names)                                           0.261    36.751
n11219.in[0] (.names)                                            1.014    37.765
n11219.out[0] (.names)                                           0.261    38.026
n11220.in[0] (.names)                                            1.014    39.039
n11220.out[0] (.names)                                           0.261    39.300
n11225.in[0] (.names)                                            1.014    40.314
n11225.out[0] (.names)                                           0.261    40.575
n10562.in[1] (.names)                                            1.014    41.589
n10562.out[0] (.names)                                           0.261    41.850
n11187.in[0] (.names)                                            1.014    42.864
n11187.out[0] (.names)                                           0.261    43.125
n11188.in[3] (.names)                                            1.014    44.139
n11188.out[0] (.names)                                           0.261    44.400
n11189.in[2] (.names)                                            1.014    45.413
n11189.out[0] (.names)                                           0.261    45.674
n11190.in[1] (.names)                                            1.014    46.688
n11190.out[0] (.names)                                           0.261    46.949
n11191.in[0] (.names)                                            1.014    47.963
n11191.out[0] (.names)                                           0.261    48.224
n11192.in[1] (.names)                                            1.014    49.238
n11192.out[0] (.names)                                           0.261    49.499
n11193.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11193.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n11870.Q[0] (.latch clocked by pclk)
Endpoint  : n12849.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11870.clk[0] (.latch)                                           1.014     1.014
n11870.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13573.in[0] (.names)                                            1.014     2.070
n13573.out[0] (.names)                                           0.261     2.331
n13567.in[0] (.names)                                            1.014     3.344
n13567.out[0] (.names)                                           0.261     3.605
n13565.in[0] (.names)                                            1.014     4.619
n13565.out[0] (.names)                                           0.261     4.880
n13566.in[0] (.names)                                            1.014     5.894
n13566.out[0] (.names)                                           0.261     6.155
n13570.in[3] (.names)                                            1.014     7.169
n13570.out[0] (.names)                                           0.261     7.430
n13568.in[1] (.names)                                            1.014     8.444
n13568.out[0] (.names)                                           0.261     8.705
n13574.in[3] (.names)                                            1.014     9.719
n13574.out[0] (.names)                                           0.261     9.980
n13576.in[1] (.names)                                            1.014    10.993
n13576.out[0] (.names)                                           0.261    11.254
n13581.in[1] (.names)                                            1.014    12.268
n13581.out[0] (.names)                                           0.261    12.529
n13582.in[0] (.names)                                            1.014    13.543
n13582.out[0] (.names)                                           0.261    13.804
n13584.in[1] (.names)                                            1.014    14.818
n13584.out[0] (.names)                                           0.261    15.079
n13585.in[3] (.names)                                            1.014    16.093
n13585.out[0] (.names)                                           0.261    16.354
n13586.in[2] (.names)                                            1.014    17.367
n13586.out[0] (.names)                                           0.261    17.628
n13587.in[1] (.names)                                            1.014    18.642
n13587.out[0] (.names)                                           0.261    18.903
n13588.in[0] (.names)                                            1.014    19.917
n13588.out[0] (.names)                                           0.261    20.178
n13589.in[0] (.names)                                            1.014    21.192
n13589.out[0] (.names)                                           0.261    21.453
n13590.in[0] (.names)                                            1.014    22.467
n13590.out[0] (.names)                                           0.261    22.728
n13591.in[1] (.names)                                            1.014    23.742
n13591.out[0] (.names)                                           0.261    24.003
n13592.in[0] (.names)                                            1.014    25.016
n13592.out[0] (.names)                                           0.261    25.277
n13594.in[1] (.names)                                            1.014    26.291
n13594.out[0] (.names)                                           0.261    26.552
n13595.in[0] (.names)                                            1.014    27.566
n13595.out[0] (.names)                                           0.261    27.827
n13625.in[0] (.names)                                            1.014    28.841
n13625.out[0] (.names)                                           0.261    29.102
n13619.in[0] (.names)                                            1.014    30.116
n13619.out[0] (.names)                                           0.261    30.377
n13621.in[0] (.names)                                            1.014    31.390
n13621.out[0] (.names)                                           0.261    31.651
n13636.in[0] (.names)                                            1.014    32.665
n13636.out[0] (.names)                                           0.261    32.926
n13637.in[2] (.names)                                            1.014    33.940
n13637.out[0] (.names)                                           0.261    34.201
n13638.in[1] (.names)                                            1.014    35.215
n13638.out[0] (.names)                                           0.261    35.476
n13639.in[0] (.names)                                            1.014    36.490
n13639.out[0] (.names)                                           0.261    36.751
n13641.in[0] (.names)                                            1.014    37.765
n13641.out[0] (.names)                                           0.261    38.026
n13642.in[0] (.names)                                            1.014    39.039
n13642.out[0] (.names)                                           0.261    39.300
n13929.in[2] (.names)                                            1.014    40.314
n13929.out[0] (.names)                                           0.261    40.575
n13930.in[0] (.names)                                            1.014    41.589
n13930.out[0] (.names)                                           0.261    41.850
n13932.in[1] (.names)                                            1.014    42.864
n13932.out[0] (.names)                                           0.261    43.125
n13924.in[0] (.names)                                            1.014    44.139
n13924.out[0] (.names)                                           0.261    44.400
n13925.in[1] (.names)                                            1.014    45.413
n13925.out[0] (.names)                                           0.261    45.674
n13926.in[2] (.names)                                            1.014    46.688
n13926.out[0] (.names)                                           0.261    46.949
n13927.in[0] (.names)                                            1.014    47.963
n13927.out[0] (.names)                                           0.261    48.224
n12848.in[0] (.names)                                            1.014    49.238
n12848.out[0] (.names)                                           0.261    49.499
n12849.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12849.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n12944.Q[0] (.latch clocked by pclk)
Endpoint  : n12817.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12944.clk[0] (.latch)                                           1.014     1.014
n12944.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12945.in[0] (.names)                                            1.014     2.070
n12945.out[0] (.names)                                           0.261     2.331
n12935.in[0] (.names)                                            1.014     3.344
n12935.out[0] (.names)                                           0.261     3.605
n12936.in[1] (.names)                                            1.014     4.619
n12936.out[0] (.names)                                           0.261     4.880
n12937.in[0] (.names)                                            1.014     5.894
n12937.out[0] (.names)                                           0.261     6.155
n12947.in[1] (.names)                                            1.014     7.169
n12947.out[0] (.names)                                           0.261     7.430
n12948.in[1] (.names)                                            1.014     8.444
n12948.out[0] (.names)                                           0.261     8.705
n12949.in[0] (.names)                                            1.014     9.719
n12949.out[0] (.names)                                           0.261     9.980
n12950.in[0] (.names)                                            1.014    10.993
n12950.out[0] (.names)                                           0.261    11.254
n12862.in[0] (.names)                                            1.014    12.268
n12862.out[0] (.names)                                           0.261    12.529
n12863.in[0] (.names)                                            1.014    13.543
n12863.out[0] (.names)                                           0.261    13.804
n12865.in[1] (.names)                                            1.014    14.818
n12865.out[0] (.names)                                           0.261    15.079
n12878.in[2] (.names)                                            1.014    16.093
n12878.out[0] (.names)                                           0.261    16.354
n12874.in[1] (.names)                                            1.014    17.367
n12874.out[0] (.names)                                           0.261    17.628
n12875.in[1] (.names)                                            1.014    18.642
n12875.out[0] (.names)                                           0.261    18.903
n12876.in[1] (.names)                                            1.014    19.917
n12876.out[0] (.names)                                           0.261    20.178
n12877.in[2] (.names)                                            1.014    21.192
n12877.out[0] (.names)                                           0.261    21.453
n12879.in[1] (.names)                                            1.014    22.467
n12879.out[0] (.names)                                           0.261    22.728
n12882.in[1] (.names)                                            1.014    23.742
n12882.out[0] (.names)                                           0.261    24.003
n12887.in[3] (.names)                                            1.014    25.016
n12887.out[0] (.names)                                           0.261    25.277
n12889.in[0] (.names)                                            1.014    26.291
n12889.out[0] (.names)                                           0.261    26.552
n13511.in[1] (.names)                                            1.014    27.566
n13511.out[0] (.names)                                           0.261    27.827
n13497.in[2] (.names)                                            1.014    28.841
n13497.out[0] (.names)                                           0.261    29.102
n13498.in[2] (.names)                                            1.014    30.116
n13498.out[0] (.names)                                           0.261    30.377
n13500.in[1] (.names)                                            1.014    31.390
n13500.out[0] (.names)                                           0.261    31.651
n13504.in[2] (.names)                                            1.014    32.665
n13504.out[0] (.names)                                           0.261    32.926
n13505.in[0] (.names)                                            1.014    33.940
n13505.out[0] (.names)                                           0.261    34.201
n13506.in[0] (.names)                                            1.014    35.215
n13506.out[0] (.names)                                           0.261    35.476
n13512.in[0] (.names)                                            1.014    36.490
n13512.out[0] (.names)                                           0.261    36.751
n13513.in[0] (.names)                                            1.014    37.765
n13513.out[0] (.names)                                           0.261    38.026
n13514.in[0] (.names)                                            1.014    39.039
n13514.out[0] (.names)                                           0.261    39.300
n13515.in[0] (.names)                                            1.014    40.314
n13515.out[0] (.names)                                           0.261    40.575
n13516.in[0] (.names)                                            1.014    41.589
n13516.out[0] (.names)                                           0.261    41.850
n13521.in[0] (.names)                                            1.014    42.864
n13521.out[0] (.names)                                           0.261    43.125
n13522.in[0] (.names)                                            1.014    44.139
n13522.out[0] (.names)                                           0.261    44.400
n12808.in[0] (.names)                                            1.014    45.413
n12808.out[0] (.names)                                           0.261    45.674
n13523.in[0] (.names)                                            1.014    46.688
n13523.out[0] (.names)                                           0.261    46.949
n13351.in[0] (.names)                                            1.014    47.963
n13351.out[0] (.names)                                           0.261    48.224
n12816.in[0] (.names)                                            1.014    49.238
n12816.out[0] (.names)                                           0.261    49.499
n12817.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12817.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n13773.Q[0] (.latch clocked by pclk)
Endpoint  : n11854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13773.clk[0] (.latch)                                           1.014     1.014
n13773.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13776.in[0] (.names)                                            1.014     2.070
n13776.out[0] (.names)                                           0.261     2.331
n13611.in[1] (.names)                                            1.014     3.344
n13611.out[0] (.names)                                           0.261     3.605
n13787.in[3] (.names)                                            1.014     4.619
n13787.out[0] (.names)                                           0.261     4.880
n13788.in[0] (.names)                                            1.014     5.894
n13788.out[0] (.names)                                           0.261     6.155
n13701.in[0] (.names)                                            1.014     7.169
n13701.out[0] (.names)                                           0.261     7.430
n13702.in[0] (.names)                                            1.014     8.444
n13702.out[0] (.names)                                           0.261     8.705
n13703.in[0] (.names)                                            1.014     9.719
n13703.out[0] (.names)                                           0.261     9.980
n13704.in[0] (.names)                                            1.014    10.993
n13704.out[0] (.names)                                           0.261    11.254
n13705.in[0] (.names)                                            1.014    12.268
n13705.out[0] (.names)                                           0.261    12.529
n13713.in[1] (.names)                                            1.014    13.543
n13713.out[0] (.names)                                           0.261    13.804
n13714.in[1] (.names)                                            1.014    14.818
n13714.out[0] (.names)                                           0.261    15.079
n13707.in[0] (.names)                                            1.014    16.093
n13707.out[0] (.names)                                           0.261    16.354
n13686.in[0] (.names)                                            1.014    17.367
n13686.out[0] (.names)                                           0.261    17.628
n13687.in[0] (.names)                                            1.014    18.642
n13687.out[0] (.names)                                           0.261    18.903
n13693.in[0] (.names)                                            1.014    19.917
n13693.out[0] (.names)                                           0.261    20.178
n13700.in[1] (.names)                                            1.014    21.192
n13700.out[0] (.names)                                           0.261    21.453
n13688.in[0] (.names)                                            1.014    22.467
n13688.out[0] (.names)                                           0.261    22.728
n13725.in[2] (.names)                                            1.014    23.742
n13725.out[0] (.names)                                           0.261    24.003
n13726.in[0] (.names)                                            1.014    25.016
n13726.out[0] (.names)                                           0.261    25.277
n13728.in[0] (.names)                                            1.014    26.291
n13728.out[0] (.names)                                           0.261    26.552
n13729.in[0] (.names)                                            1.014    27.566
n13729.out[0] (.names)                                           0.261    27.827
n13730.in[0] (.names)                                            1.014    28.841
n13730.out[0] (.names)                                           0.261    29.102
n13732.in[1] (.names)                                            1.014    30.116
n13732.out[0] (.names)                                           0.261    30.377
n13733.in[0] (.names)                                            1.014    31.390
n13733.out[0] (.names)                                           0.261    31.651
n13734.in[0] (.names)                                            1.014    32.665
n13734.out[0] (.names)                                           0.261    32.926
n13735.in[0] (.names)                                            1.014    33.940
n13735.out[0] (.names)                                           0.261    34.201
n13736.in[0] (.names)                                            1.014    35.215
n13736.out[0] (.names)                                           0.261    35.476
n13737.in[2] (.names)                                            1.014    36.490
n13737.out[0] (.names)                                           0.261    36.751
n13739.in[1] (.names)                                            1.014    37.765
n13739.out[0] (.names)                                           0.261    38.026
n13742.in[1] (.names)                                            1.014    39.039
n13742.out[0] (.names)                                           0.261    39.300
n13719.in[0] (.names)                                            1.014    40.314
n13719.out[0] (.names)                                           0.261    40.575
n13716.in[1] (.names)                                            1.014    41.589
n13716.out[0] (.names)                                           0.261    41.850
n13717.in[1] (.names)                                            1.014    42.864
n13717.out[0] (.names)                                           0.261    43.125
n13718.in[2] (.names)                                            1.014    44.139
n13718.out[0] (.names)                                           0.261    44.400
n13720.in[2] (.names)                                            1.014    45.413
n13720.out[0] (.names)                                           0.261    45.674
n13721.in[2] (.names)                                            1.014    46.688
n13721.out[0] (.names)                                           0.261    46.949
n11877.in[0] (.names)                                            1.014    47.963
n11877.out[0] (.names)                                           0.261    48.224
n11853.in[0] (.names)                                            1.014    49.238
n11853.out[0] (.names)                                           0.261    49.499
n11854.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11854.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n13941.Q[0] (.latch clocked by pclk)
Endpoint  : n12823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13941.clk[0] (.latch)                                           1.014     1.014
n13941.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13942.in[0] (.names)                                            1.014     2.070
n13942.out[0] (.names)                                           0.261     2.331
n13943.in[0] (.names)                                            1.014     3.344
n13943.out[0] (.names)                                           0.261     3.605
n13944.in[0] (.names)                                            1.014     4.619
n13944.out[0] (.names)                                           0.261     4.880
n13938.in[0] (.names)                                            1.014     5.894
n13938.out[0] (.names)                                           0.261     6.155
n13652.in[0] (.names)                                            1.014     7.169
n13652.out[0] (.names)                                           0.261     7.430
n13798.in[1] (.names)                                            1.014     8.444
n13798.out[0] (.names)                                           0.261     8.705
n13849.in[1] (.names)                                            1.014     9.719
n13849.out[0] (.names)                                           0.261     9.980
n13850.in[2] (.names)                                            1.014    10.993
n13850.out[0] (.names)                                           0.261    11.254
n13854.in[1] (.names)                                            1.014    12.268
n13854.out[0] (.names)                                           0.261    12.529
n13809.in[1] (.names)                                            1.014    13.543
n13809.out[0] (.names)                                           0.261    13.804
n13851.in[2] (.names)                                            1.014    14.818
n13851.out[0] (.names)                                           0.261    15.079
n13852.in[1] (.names)                                            1.014    16.093
n13852.out[0] (.names)                                           0.261    16.354
n13853.in[0] (.names)                                            1.014    17.367
n13853.out[0] (.names)                                           0.261    17.628
n13812.in[0] (.names)                                            1.014    18.642
n13812.out[0] (.names)                                           0.261    18.903
n13814.in[2] (.names)                                            1.014    19.917
n13814.out[0] (.names)                                           0.261    20.178
n13817.in[0] (.names)                                            1.014    21.192
n13817.out[0] (.names)                                           0.261    21.453
n13819.in[0] (.names)                                            1.014    22.467
n13819.out[0] (.names)                                           0.261    22.728
n13821.in[0] (.names)                                            1.014    23.742
n13821.out[0] (.names)                                           0.261    24.003
n13822.in[0] (.names)                                            1.014    25.016
n13822.out[0] (.names)                                           0.261    25.277
n13823.in[0] (.names)                                            1.014    26.291
n13823.out[0] (.names)                                           0.261    26.552
n13824.in[0] (.names)                                            1.014    27.566
n13824.out[0] (.names)                                           0.261    27.827
n13825.in[0] (.names)                                            1.014    28.841
n13825.out[0] (.names)                                           0.261    29.102
n13826.in[1] (.names)                                            1.014    30.116
n13826.out[0] (.names)                                           0.261    30.377
n13828.in[0] (.names)                                            1.014    31.390
n13828.out[0] (.names)                                           0.261    31.651
n13829.in[0] (.names)                                            1.014    32.665
n13829.out[0] (.names)                                           0.261    32.926
n13835.in[3] (.names)                                            1.014    33.940
n13835.out[0] (.names)                                           0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13839.in[2] (.names)                                            1.014    36.490
n13839.out[0] (.names)                                           0.261    36.751
n13842.in[0] (.names)                                            1.014    37.765
n13842.out[0] (.names)                                           0.261    38.026
n13840.in[0] (.names)                                            1.014    39.039
n13840.out[0] (.names)                                           0.261    39.300
n13841.in[0] (.names)                                            1.014    40.314
n13841.out[0] (.names)                                           0.261    40.575
n13843.in[1] (.names)                                            1.014    41.589
n13843.out[0] (.names)                                           0.261    41.850
n13846.in[0] (.names)                                            1.014    42.864
n13846.out[0] (.names)                                           0.261    43.125
n11781.in[0] (.names)                                            1.014    44.139
n11781.out[0] (.names)                                           0.261    44.400
n13844.in[0] (.names)                                            1.014    45.413
n13844.out[0] (.names)                                           0.261    45.674
n13845.in[2] (.names)                                            1.014    46.688
n13845.out[0] (.names)                                           0.261    46.949
n13847.in[2] (.names)                                            1.014    47.963
n13847.out[0] (.names)                                           0.261    48.224
n12822.in[1] (.names)                                            1.014    49.238
n12822.out[0] (.names)                                           0.261    49.499
n12823.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12823.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n14872.Q[0] (.latch clocked by pclk)
Endpoint  : n14404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14872.clk[0] (.latch)                                           1.014     1.014
n14872.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14736.in[0] (.names)                                            1.014     2.070
n14736.out[0] (.names)                                           0.261     2.331
n14734.in[0] (.names)                                            1.014     3.344
n14734.out[0] (.names)                                           0.261     3.605
n14735.in[3] (.names)                                            1.014     4.619
n14735.out[0] (.names)                                           0.261     4.880
n14754.in[0] (.names)                                            1.014     5.894
n14754.out[0] (.names)                                           0.261     6.155
n14755.in[1] (.names)                                            1.014     7.169
n14755.out[0] (.names)                                           0.261     7.430
n14756.in[0] (.names)                                            1.014     8.444
n14756.out[0] (.names)                                           0.261     8.705
n14743.in[0] (.names)                                            1.014     9.719
n14743.out[0] (.names)                                           0.261     9.980
n14758.in[0] (.names)                                            1.014    10.993
n14758.out[0] (.names)                                           0.261    11.254
n14740.in[0] (.names)                                            1.014    12.268
n14740.out[0] (.names)                                           0.261    12.529
n14744.in[1] (.names)                                            1.014    13.543
n14744.out[0] (.names)                                           0.261    13.804
n14746.in[0] (.names)                                            1.014    14.818
n14746.out[0] (.names)                                           0.261    15.079
n14739.in[0] (.names)                                            1.014    16.093
n14739.out[0] (.names)                                           0.261    16.354
n14738.in[0] (.names)                                            1.014    17.367
n14738.out[0] (.names)                                           0.261    17.628
n14742.in[0] (.names)                                            1.014    18.642
n14742.out[0] (.names)                                           0.261    18.903
n14853.in[1] (.names)                                            1.014    19.917
n14853.out[0] (.names)                                           0.261    20.178
n14854.in[0] (.names)                                            1.014    21.192
n14854.out[0] (.names)                                           0.261    21.453
n14856.in[0] (.names)                                            1.014    22.467
n14856.out[0] (.names)                                           0.261    22.728
n14858.in[1] (.names)                                            1.014    23.742
n14858.out[0] (.names)                                           0.261    24.003
n14859.in[0] (.names)                                            1.014    25.016
n14859.out[0] (.names)                                           0.261    25.277
n14864.in[1] (.names)                                            1.014    26.291
n14864.out[0] (.names)                                           0.261    26.552
n14866.in[2] (.names)                                            1.014    27.566
n14866.out[0] (.names)                                           0.261    27.827
n14867.in[1] (.names)                                            1.014    28.841
n14867.out[0] (.names)                                           0.261    29.102
n14861.in[1] (.names)                                            1.014    30.116
n14861.out[0] (.names)                                           0.261    30.377
n14863.in[0] (.names)                                            1.014    31.390
n14863.out[0] (.names)                                           0.261    31.651
n14868.in[1] (.names)                                            1.014    32.665
n14868.out[0] (.names)                                           0.261    32.926
n14869.in[2] (.names)                                            1.014    33.940
n14869.out[0] (.names)                                           0.261    34.201
n14461.in[0] (.names)                                            1.014    35.215
n14461.out[0] (.names)                                           0.261    35.476
n14524.in[0] (.names)                                            1.014    36.490
n14524.out[0] (.names)                                           0.261    36.751
n14526.in[2] (.names)                                            1.014    37.765
n14526.out[0] (.names)                                           0.261    38.026
n14529.in[0] (.names)                                            1.014    39.039
n14529.out[0] (.names)                                           0.261    39.300
n14531.in[0] (.names)                                            1.014    40.314
n14531.out[0] (.names)                                           0.261    40.575
n14532.in[0] (.names)                                            1.014    41.589
n14532.out[0] (.names)                                           0.261    41.850
n14465.in[0] (.names)                                            1.014    42.864
n14465.out[0] (.names)                                           0.261    43.125
n14520.in[0] (.names)                                            1.014    44.139
n14520.out[0] (.names)                                           0.261    44.400
n8548.in[1] (.names)                                             1.014    45.413
n8548.out[0] (.names)                                            0.261    45.674
n14527.in[0] (.names)                                            1.014    46.688
n14527.out[0] (.names)                                           0.261    46.949
n14530.in[0] (.names)                                            1.014    47.963
n14530.out[0] (.names)                                           0.261    48.224
n14403.in[1] (.names)                                            1.014    49.238
n14403.out[0] (.names)                                           0.261    49.499
n14404.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14404.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n14872.Q[0] (.latch clocked by pclk)
Endpoint  : n14450.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14872.clk[0] (.latch)                                           1.014     1.014
n14872.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14736.in[0] (.names)                                            1.014     2.070
n14736.out[0] (.names)                                           0.261     2.331
n14734.in[0] (.names)                                            1.014     3.344
n14734.out[0] (.names)                                           0.261     3.605
n14735.in[3] (.names)                                            1.014     4.619
n14735.out[0] (.names)                                           0.261     4.880
n14754.in[0] (.names)                                            1.014     5.894
n14754.out[0] (.names)                                           0.261     6.155
n14755.in[1] (.names)                                            1.014     7.169
n14755.out[0] (.names)                                           0.261     7.430
n14756.in[0] (.names)                                            1.014     8.444
n14756.out[0] (.names)                                           0.261     8.705
n14743.in[0] (.names)                                            1.014     9.719
n14743.out[0] (.names)                                           0.261     9.980
n14758.in[0] (.names)                                            1.014    10.993
n14758.out[0] (.names)                                           0.261    11.254
n14740.in[0] (.names)                                            1.014    12.268
n14740.out[0] (.names)                                           0.261    12.529
n14744.in[1] (.names)                                            1.014    13.543
n14744.out[0] (.names)                                           0.261    13.804
n14746.in[0] (.names)                                            1.014    14.818
n14746.out[0] (.names)                                           0.261    15.079
n14739.in[0] (.names)                                            1.014    16.093
n14739.out[0] (.names)                                           0.261    16.354
n14738.in[0] (.names)                                            1.014    17.367
n14738.out[0] (.names)                                           0.261    17.628
n14763.in[0] (.names)                                            1.014    18.642
n14763.out[0] (.names)                                           0.261    18.903
n14765.in[1] (.names)                                            1.014    19.917
n14765.out[0] (.names)                                           0.261    20.178
n14656.in[0] (.names)                                            1.014    21.192
n14656.out[0] (.names)                                           0.261    21.453
n14683.in[2] (.names)                                            1.014    22.467
n14683.out[0] (.names)                                           0.261    22.728
n14684.in[1] (.names)                                            1.014    23.742
n14684.out[0] (.names)                                           0.261    24.003
n14685.in[1] (.names)                                            1.014    25.016
n14685.out[0] (.names)                                           0.261    25.277
n14686.in[1] (.names)                                            1.014    26.291
n14686.out[0] (.names)                                           0.261    26.552
n14689.in[0] (.names)                                            1.014    27.566
n14689.out[0] (.names)                                           0.261    27.827
n14687.in[0] (.names)                                            1.014    28.841
n14687.out[0] (.names)                                           0.261    29.102
n14676.in[1] (.names)                                            1.014    30.116
n14676.out[0] (.names)                                           0.261    30.377
n14677.in[1] (.names)                                            1.014    31.390
n14677.out[0] (.names)                                           0.261    31.651
n14678.in[1] (.names)                                            1.014    32.665
n14678.out[0] (.names)                                           0.261    32.926
n14605.in[0] (.names)                                            1.014    33.940
n14605.out[0] (.names)                                           0.261    34.201
n14680.in[0] (.names)                                            1.014    35.215
n14680.out[0] (.names)                                           0.261    35.476
n14691.in[2] (.names)                                            1.014    36.490
n14691.out[0] (.names)                                           0.261    36.751
n14638.in[0] (.names)                                            1.014    37.765
n14638.out[0] (.names)                                           0.261    38.026
n14693.in[0] (.names)                                            1.014    39.039
n14693.out[0] (.names)                                           0.261    39.300
n14694.in[3] (.names)                                            1.014    40.314
n14694.out[0] (.names)                                           0.261    40.575
n14695.in[0] (.names)                                            1.014    41.589
n14695.out[0] (.names)                                           0.261    41.850
n14697.in[3] (.names)                                            1.014    42.864
n14697.out[0] (.names)                                           0.261    43.125
n14698.in[0] (.names)                                            1.014    44.139
n14698.out[0] (.names)                                           0.261    44.400
n14491.in[0] (.names)                                            1.014    45.413
n14491.out[0] (.names)                                           0.261    45.674
n14699.in[0] (.names)                                            1.014    46.688
n14699.out[0] (.names)                                           0.261    46.949
n14681.in[1] (.names)                                            1.014    47.963
n14681.out[0] (.names)                                           0.261    48.224
n14449.in[0] (.names)                                            1.014    49.238
n14449.out[0] (.names)                                           0.261    49.499
n14450.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14450.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n10557.Q[0] (.latch clocked by pclk)
Endpoint  : n11838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10557.clk[0] (.latch)                                           1.014     1.014
n10557.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12131.in[0] (.names)                                            1.014     2.070
n12131.out[0] (.names)                                           0.261     2.331
n12132.in[0] (.names)                                            1.014     3.344
n12132.out[0] (.names)                                           0.261     3.605
n12294.in[1] (.names)                                            1.014     4.619
n12294.out[0] (.names)                                           0.261     4.880
n12297.in[1] (.names)                                            1.014     5.894
n12297.out[0] (.names)                                           0.261     6.155
n12295.in[1] (.names)                                            1.014     7.169
n12295.out[0] (.names)                                           0.261     7.430
n12296.in[0] (.names)                                            1.014     8.444
n12296.out[0] (.names)                                           0.261     8.705
n12298.in[1] (.names)                                            1.014     9.719
n12298.out[0] (.names)                                           0.261     9.980
n12299.in[3] (.names)                                            1.014    10.993
n12299.out[0] (.names)                                           0.261    11.254
n12300.in[0] (.names)                                            1.014    12.268
n12300.out[0] (.names)                                           0.261    12.529
n12302.in[1] (.names)                                            1.014    13.543
n12302.out[0] (.names)                                           0.261    13.804
n12150.in[0] (.names)                                            1.014    14.818
n12150.out[0] (.names)                                           0.261    15.079
n12151.in[2] (.names)                                            1.014    16.093
n12151.out[0] (.names)                                           0.261    16.354
n12153.in[2] (.names)                                            1.014    17.367
n12153.out[0] (.names)                                           0.261    17.628
n12155.in[1] (.names)                                            1.014    18.642
n12155.out[0] (.names)                                           0.261    18.903
n12172.in[2] (.names)                                            1.014    19.917
n12172.out[0] (.names)                                           0.261    20.178
n12174.in[2] (.names)                                            1.014    21.192
n12174.out[0] (.names)                                           0.261    21.453
n12175.in[2] (.names)                                            1.014    22.467
n12175.out[0] (.names)                                           0.261    22.728
n12176.in[0] (.names)                                            1.014    23.742
n12176.out[0] (.names)                                           0.261    24.003
n12177.in[0] (.names)                                            1.014    25.016
n12177.out[0] (.names)                                           0.261    25.277
n12178.in[1] (.names)                                            1.014    26.291
n12178.out[0] (.names)                                           0.261    26.552
n12179.in[0] (.names)                                            1.014    27.566
n12179.out[0] (.names)                                           0.261    27.827
n12180.in[0] (.names)                                            1.014    28.841
n12180.out[0] (.names)                                           0.261    29.102
n12181.in[0] (.names)                                            1.014    30.116
n12181.out[0] (.names)                                           0.261    30.377
n12182.in[0] (.names)                                            1.014    31.390
n12182.out[0] (.names)                                           0.261    31.651
n12184.in[0] (.names)                                            1.014    32.665
n12184.out[0] (.names)                                           0.261    32.926
n12196.in[1] (.names)                                            1.014    33.940
n12196.out[0] (.names)                                           0.261    34.201
n12193.in[0] (.names)                                            1.014    35.215
n12193.out[0] (.names)                                           0.261    35.476
n12210.in[0] (.names)                                            1.014    36.490
n12210.out[0] (.names)                                           0.261    36.751
n12211.in[0] (.names)                                            1.014    37.765
n12211.out[0] (.names)                                           0.261    38.026
n12214.in[1] (.names)                                            1.014    39.039
n12214.out[0] (.names)                                           0.261    39.300
n12767.in[0] (.names)                                            1.014    40.314
n12767.out[0] (.names)                                           0.261    40.575
n12768.in[0] (.names)                                            1.014    41.589
n12768.out[0] (.names)                                           0.261    41.850
n12769.in[1] (.names)                                            1.014    42.864
n12769.out[0] (.names)                                           0.261    43.125
n12770.in[3] (.names)                                            1.014    44.139
n12770.out[0] (.names)                                           0.261    44.400
n11875.in[1] (.names)                                            1.014    45.413
n11875.out[0] (.names)                                           0.261    45.674
n12771.in[0] (.names)                                            1.014    46.688
n12771.out[0] (.names)                                           0.261    46.949
n12773.in[0] (.names)                                            1.014    47.963
n12773.out[0] (.names)                                           0.261    48.224
n11837.in[0] (.names)                                            1.014    49.238
n11837.out[0] (.names)                                           0.261    49.499
n11838.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11838.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n9330.Q[0] (.latch clocked by pclk)
Endpoint  : n9166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9330.clk[0] (.latch)                                            1.014     1.014
n9330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9752.in[0] (.names)                                             1.014     2.070
n9752.out[0] (.names)                                            0.261     2.331
n9909.in[2] (.names)                                             1.014     3.344
n9909.out[0] (.names)                                            0.261     3.605
n9910.in[2] (.names)                                             1.014     4.619
n9910.out[0] (.names)                                            0.261     4.880
n9858.in[0] (.names)                                             1.014     5.894
n9858.out[0] (.names)                                            0.261     6.155
n9809.in[0] (.names)                                             1.014     7.169
n9809.out[0] (.names)                                            0.261     7.430
n9811.in[0] (.names)                                             1.014     8.444
n9811.out[0] (.names)                                            0.261     8.705
n9813.in[0] (.names)                                             1.014     9.719
n9813.out[0] (.names)                                            0.261     9.980
n9815.in[1] (.names)                                             1.014    10.993
n9815.out[0] (.names)                                            0.261    11.254
n9820.in[0] (.names)                                             1.014    12.268
n9820.out[0] (.names)                                            0.261    12.529
n9821.in[0] (.names)                                             1.014    13.543
n9821.out[0] (.names)                                            0.261    13.804
n9824.in[1] (.names)                                             1.014    14.818
n9824.out[0] (.names)                                            0.261    15.079
n9825.in[0] (.names)                                             1.014    16.093
n9825.out[0] (.names)                                            0.261    16.354
n9826.in[2] (.names)                                             1.014    17.367
n9826.out[0] (.names)                                            0.261    17.628
n9827.in[0] (.names)                                             1.014    18.642
n9827.out[0] (.names)                                            0.261    18.903
n9828.in[0] (.names)                                             1.014    19.917
n9828.out[0] (.names)                                            0.261    20.178
n9838.in[3] (.names)                                             1.014    21.192
n9838.out[0] (.names)                                            0.261    21.453
n9839.in[0] (.names)                                             1.014    22.467
n9839.out[0] (.names)                                            0.261    22.728
n9841.in[2] (.names)                                             1.014    23.742
n9841.out[0] (.names)                                            0.261    24.003
n9844.in[2] (.names)                                             1.014    25.016
n9844.out[0] (.names)                                            0.261    25.277
n9845.in[1] (.names)                                             1.014    26.291
n9845.out[0] (.names)                                            0.261    26.552
n9846.in[0] (.names)                                             1.014    27.566
n9846.out[0] (.names)                                            0.261    27.827
n9833.in[0] (.names)                                             1.014    28.841
n9833.out[0] (.names)                                            0.261    29.102
n9834.in[1] (.names)                                             1.014    30.116
n9834.out[0] (.names)                                            0.261    30.377
n9837.in[1] (.names)                                             1.014    31.390
n9837.out[0] (.names)                                            0.261    31.651
n9829.in[0] (.names)                                             1.014    32.665
n9829.out[0] (.names)                                            0.261    32.926
n9830.in[0] (.names)                                             1.014    33.940
n9830.out[0] (.names)                                            0.261    34.201
n9797.in[1] (.names)                                             1.014    35.215
n9797.out[0] (.names)                                            0.261    35.476
n9891.in[1] (.names)                                             1.014    36.490
n9891.out[0] (.names)                                            0.261    36.751
n9736.in[0] (.names)                                             1.014    37.765
n9736.out[0] (.names)                                            0.261    38.026
n9737.in[1] (.names)                                             1.014    39.039
n9737.out[0] (.names)                                            0.261    39.300
n9746.in[1] (.names)                                             1.014    40.314
n9746.out[0] (.names)                                            0.261    40.575
n9747.in[3] (.names)                                             1.014    41.589
n9747.out[0] (.names)                                            0.261    41.850
n9748.in[2] (.names)                                             1.014    42.864
n9748.out[0] (.names)                                            0.261    43.125
n8574.in[1] (.names)                                             1.014    44.139
n8574.out[0] (.names)                                            0.261    44.400
n9750.in[1] (.names)                                             1.014    45.413
n9750.out[0] (.names)                                            0.261    45.674
n9751.in[1] (.names)                                             1.014    46.688
n9751.out[0] (.names)                                            0.261    46.949
n9165.in[1] (.names)                                             1.014    47.963
n9165.out[0] (.names)                                            0.261    48.224
n9166.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9166.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n219.Q[0] (.latch clocked by pclk)
Endpoint  : n8986.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n219.clk[0] (.latch)                                             1.014     1.014
n219.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8726.in[0] (.names)                                             1.014     2.070
n8726.out[0] (.names)                                            0.261     2.331
n8717.in[0] (.names)                                             1.014     3.344
n8717.out[0] (.names)                                            0.261     3.605
n8718.in[0] (.names)                                             1.014     4.619
n8718.out[0] (.names)                                            0.261     4.880
n8689.in[0] (.names)                                             1.014     5.894
n8689.out[0] (.names)                                            0.261     6.155
n8662.in[0] (.names)                                             1.014     7.169
n8662.out[0] (.names)                                            0.261     7.430
n8694.in[0] (.names)                                             1.014     8.444
n8694.out[0] (.names)                                            0.261     8.705
n8695.in[0] (.names)                                             1.014     9.719
n8695.out[0] (.names)                                            0.261     9.980
n8690.in[0] (.names)                                             1.014    10.993
n8690.out[0] (.names)                                            0.261    11.254
n8693.in[0] (.names)                                             1.014    12.268
n8693.out[0] (.names)                                            0.261    12.529
n8696.in[1] (.names)                                             1.014    13.543
n8696.out[0] (.names)                                            0.261    13.804
n8697.in[3] (.names)                                             1.014    14.818
n8697.out[0] (.names)                                            0.261    15.079
n8698.in[1] (.names)                                             1.014    16.093
n8698.out[0] (.names)                                            0.261    16.354
n8699.in[1] (.names)                                             1.014    17.367
n8699.out[0] (.names)                                            0.261    17.628
n8681.in[0] (.names)                                             1.014    18.642
n8681.out[0] (.names)                                            0.261    18.903
n8656.in[2] (.names)                                             1.014    19.917
n8656.out[0] (.names)                                            0.261    20.178
n8727.in[1] (.names)                                             1.014    21.192
n8727.out[0] (.names)                                            0.261    21.453
n8665.in[1] (.names)                                             1.014    22.467
n8665.out[0] (.names)                                            0.261    22.728
n8953.in[1] (.names)                                             1.014    23.742
n8953.out[0] (.names)                                            0.261    24.003
n8955.in[0] (.names)                                             1.014    25.016
n8955.out[0] (.names)                                            0.261    25.277
n8958.in[1] (.names)                                             1.014    26.291
n8958.out[0] (.names)                                            0.261    26.552
n8960.in[0] (.names)                                             1.014    27.566
n8960.out[0] (.names)                                            0.261    27.827
n8962.in[0] (.names)                                             1.014    28.841
n8962.out[0] (.names)                                            0.261    29.102
n8964.in[1] (.names)                                             1.014    30.116
n8964.out[0] (.names)                                            0.261    30.377
n8626.in[3] (.names)                                             1.014    31.390
n8626.out[0] (.names)                                            0.261    31.651
n8968.in[0] (.names)                                             1.014    32.665
n8968.out[0] (.names)                                            0.261    32.926
n8969.in[0] (.names)                                             1.014    33.940
n8969.out[0] (.names)                                            0.261    34.201
n8971.in[1] (.names)                                             1.014    35.215
n8971.out[0] (.names)                                            0.261    35.476
n8973.in[1] (.names)                                             1.014    36.490
n8973.out[0] (.names)                                            0.261    36.751
n8977.in[0] (.names)                                             1.014    37.765
n8977.out[0] (.names)                                            0.261    38.026
n8978.in[0] (.names)                                             1.014    39.039
n8978.out[0] (.names)                                            0.261    39.300
n8646.in[3] (.names)                                             1.014    40.314
n8646.out[0] (.names)                                            0.261    40.575
n8980.in[0] (.names)                                             1.014    41.589
n8980.out[0] (.names)                                            0.261    41.850
n8981.in[2] (.names)                                             1.014    42.864
n8981.out[0] (.names)                                            0.261    43.125
n8652.in[1] (.names)                                             1.014    44.139
n8652.out[0] (.names)                                            0.261    44.400
n8982.in[0] (.names)                                             1.014    45.413
n8982.out[0] (.names)                                            0.261    45.674
n8983.in[1] (.names)                                             1.014    46.688
n8983.out[0] (.names)                                            0.261    46.949
n8985.in[1] (.names)                                             1.014    47.963
n8985.out[0] (.names)                                            0.261    48.224
n8986.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8986.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n8623.Q[0] (.latch clocked by pclk)
Endpoint  : n8621.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8623.clk[0] (.latch)                                            1.014     1.014
n8623.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8947.in[2] (.names)                                             1.014     2.070
n8947.out[0] (.names)                                            0.261     2.331
n9124.in[1] (.names)                                             1.014     3.344
n9124.out[0] (.names)                                            0.261     3.605
n9125.in[2] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9128.in[0] (.names)                                             1.014     5.894
n9128.out[0] (.names)                                            0.261     6.155
n9129.in[0] (.names)                                             1.014     7.169
n9129.out[0] (.names)                                            0.261     7.430
n9132.in[2] (.names)                                             1.014     8.444
n9132.out[0] (.names)                                            0.261     8.705
n9134.in[1] (.names)                                             1.014     9.719
n9134.out[0] (.names)                                            0.261     9.980
n9135.in[0] (.names)                                             1.014    10.993
n9135.out[0] (.names)                                            0.261    11.254
n9136.in[0] (.names)                                             1.014    12.268
n9136.out[0] (.names)                                            0.261    12.529
n9126.in[1] (.names)                                             1.014    13.543
n9126.out[0] (.names)                                            0.261    13.804
n9127.in[1] (.names)                                             1.014    14.818
n9127.out[0] (.names)                                            0.261    15.079
n9086.in[1] (.names)                                             1.014    16.093
n9086.out[0] (.names)                                            0.261    16.354
n9162.in[0] (.names)                                             1.014    17.367
n9162.out[0] (.names)                                            0.261    17.628
n9164.in[0] (.names)                                             1.014    18.642
n9164.out[0] (.names)                                            0.261    18.903
n9157.in[0] (.names)                                             1.014    19.917
n9157.out[0] (.names)                                            0.261    20.178
n9156.in[0] (.names)                                             1.014    21.192
n9156.out[0] (.names)                                            0.261    21.453
n9163.in[0] (.names)                                             1.014    22.467
n9163.out[0] (.names)                                            0.261    22.728
n9159.in[1] (.names)                                             1.014    23.742
n9159.out[0] (.names)                                            0.261    24.003
n9160.in[1] (.names)                                             1.014    25.016
n9160.out[0] (.names)                                            0.261    25.277
n9161.in[0] (.names)                                             1.014    26.291
n9161.out[0] (.names)                                            0.261    26.552
n9137.in[0] (.names)                                             1.014    27.566
n9137.out[0] (.names)                                            0.261    27.827
n9138.in[2] (.names)                                             1.014    28.841
n9138.out[0] (.names)                                            0.261    29.102
n9139.in[0] (.names)                                             1.014    30.116
n9139.out[0] (.names)                                            0.261    30.377
n9140.in[0] (.names)                                             1.014    31.390
n9140.out[0] (.names)                                            0.261    31.651
n9141.in[2] (.names)                                             1.014    32.665
n9141.out[0] (.names)                                            0.261    32.926
n9142.in[0] (.names)                                             1.014    33.940
n9142.out[0] (.names)                                            0.261    34.201
n9143.in[0] (.names)                                             1.014    35.215
n9143.out[0] (.names)                                            0.261    35.476
n9144.in[0] (.names)                                             1.014    36.490
n9144.out[0] (.names)                                            0.261    36.751
n9145.in[0] (.names)                                             1.014    37.765
n9145.out[0] (.names)                                            0.261    38.026
n9148.in[1] (.names)                                             1.014    39.039
n9148.out[0] (.names)                                            0.261    39.300
n9150.in[0] (.names)                                             1.014    40.314
n9150.out[0] (.names)                                            0.261    40.575
n9151.in[0] (.names)                                             1.014    41.589
n9151.out[0] (.names)                                            0.261    41.850
n9152.in[0] (.names)                                             1.014    42.864
n9152.out[0] (.names)                                            0.261    43.125
n9153.in[2] (.names)                                             1.014    44.139
n9153.out[0] (.names)                                            0.261    44.400
n8642.in[0] (.names)                                             1.014    45.413
n8642.out[0] (.names)                                            0.261    45.674
n9154.in[0] (.names)                                             1.014    46.688
n9154.out[0] (.names)                                            0.261    46.949
n8620.in[1] (.names)                                             1.014    47.963
n8620.out[0] (.names)                                            0.261    48.224
n8621.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n8615.Q[0] (.latch clocked by pclk)
Endpoint  : n10218.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8615.clk[0] (.latch)                                            1.014     1.014
n8615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10237.in[0] (.names)                                            1.014     2.070
n10237.out[0] (.names)                                           0.261     2.331
n10238.in[0] (.names)                                            1.014     3.344
n10238.out[0] (.names)                                           0.261     3.605
n10243.in[0] (.names)                                            1.014     4.619
n10243.out[0] (.names)                                           0.261     4.880
n10239.in[0] (.names)                                            1.014     5.894
n10239.out[0] (.names)                                           0.261     6.155
n10161.in[0] (.names)                                            1.014     7.169
n10161.out[0] (.names)                                           0.261     7.430
n10162.in[3] (.names)                                            1.014     8.444
n10162.out[0] (.names)                                           0.261     8.705
n10157.in[0] (.names)                                            1.014     9.719
n10157.out[0] (.names)                                           0.261     9.980
n10158.in[0] (.names)                                            1.014    10.993
n10158.out[0] (.names)                                           0.261    11.254
n10163.in[0] (.names)                                            1.014    12.268
n10163.out[0] (.names)                                           0.261    12.529
n10164.in[0] (.names)                                            1.014    13.543
n10164.out[0] (.names)                                           0.261    13.804
n10194.in[1] (.names)                                            1.014    14.818
n10194.out[0] (.names)                                           0.261    15.079
n10195.in[1] (.names)                                            1.014    16.093
n10195.out[0] (.names)                                           0.261    16.354
n10196.in[1] (.names)                                            1.014    17.367
n10196.out[0] (.names)                                           0.261    17.628
n10197.in[1] (.names)                                            1.014    18.642
n10197.out[0] (.names)                                           0.261    18.903
n10198.in[0] (.names)                                            1.014    19.917
n10198.out[0] (.names)                                           0.261    20.178
n10206.in[1] (.names)                                            1.014    21.192
n10206.out[0] (.names)                                           0.261    21.453
n10203.in[0] (.names)                                            1.014    22.467
n10203.out[0] (.names)                                           0.261    22.728
n10207.in[0] (.names)                                            1.014    23.742
n10207.out[0] (.names)                                           0.261    24.003
n10208.in[0] (.names)                                            1.014    25.016
n10208.out[0] (.names)                                           0.261    25.277
n10209.in[0] (.names)                                            1.014    26.291
n10209.out[0] (.names)                                           0.261    26.552
n9390.in[2] (.names)                                             1.014    27.566
n9390.out[0] (.names)                                            0.261    27.827
n10210.in[1] (.names)                                            1.014    28.841
n10210.out[0] (.names)                                           0.261    29.102
n10211.in[1] (.names)                                            1.014    30.116
n10211.out[0] (.names)                                           0.261    30.377
n10212.in[0] (.names)                                            1.014    31.390
n10212.out[0] (.names)                                           0.261    31.651
n10167.in[0] (.names)                                            1.014    32.665
n10167.out[0] (.names)                                           0.261    32.926
n10187.in[1] (.names)                                            1.014    33.940
n10187.out[0] (.names)                                           0.261    34.201
n10249.in[1] (.names)                                            1.014    35.215
n10249.out[0] (.names)                                           0.261    35.476
n10250.in[3] (.names)                                            1.014    36.490
n10250.out[0] (.names)                                           0.261    36.751
n10253.in[1] (.names)                                            1.014    37.765
n10253.out[0] (.names)                                           0.261    38.026
n10254.in[0] (.names)                                            1.014    39.039
n10254.out[0] (.names)                                           0.261    39.300
n9345.in[0] (.names)                                             1.014    40.314
n9345.out[0] (.names)                                            0.261    40.575
n9373.in[0] (.names)                                             1.014    41.589
n9373.out[0] (.names)                                            0.261    41.850
n10217.in[0] (.names)                                            1.014    42.864
n10217.out[0] (.names)                                           0.261    43.125
n10220.in[1] (.names)                                            1.014    44.139
n10220.out[0] (.names)                                           0.261    44.400
n10221.in[0] (.names)                                            1.014    45.413
n10221.out[0] (.names)                                           0.261    45.674
n10215.in[0] (.names)                                            1.014    46.688
n10215.out[0] (.names)                                           0.261    46.949
n9355.in[1] (.names)                                             1.014    47.963
n9355.out[0] (.names)                                            0.261    48.224
n10218.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10218.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
