// Seed: 4069637788
module module_0;
  wire id_4;
  timeprecision 1ps;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wor id_4,
    output wire id_5
);
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  specify
    (id_10 => id_11) = (1  : id_10 < id_11  : id_10, id_2  : id_4  : 1);
    (id_12 => id_13) = 1;
  endspecify
  module_0 modCall_1 ();
endmodule
