#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Aug  2 16:07:30 2023
# Process ID: 21456
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.runs/system_coherent_average_0_0_synth_1
# Command line: vivado.exe -log system_coherent_average_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_coherent_average_0_0.tcl
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.runs/system_coherent_average_0_0_synth_1/system_coherent_average_0_0.vds
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.runs/system_coherent_average_0_0_synth_1\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
source system_coherent_average_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 394.340 ; gain = 60.973
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor_sin_trigger/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_coherent_average_0_0
Command: synth_design -top system_coherent_average_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20520
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'clean' becomes localparam in 'coherent_average' with formal parameter declaration list [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:65]
WARNING: [Synth 8-11065] parameter 'wait_for_trigger' becomes localparam in 'coherent_average' with formal parameter declaration list [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:65]
WARNING: [Synth 8-11065] parameter 'calculate' becomes localparam in 'coherent_average' with formal parameter declaration list [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:65]
WARNING: [Synth 8-11065] parameter 'finish' becomes localparam in 'coherent_average' with formal parameter declaration list [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.996 ; gain = 407.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_coherent_average_0_0' [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_coherent_average_0_0/synth/system_coherent_average_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'coherent_average' [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:140]
INFO: [Synth 8-6155] done synthesizing module 'coherent_average' (0#1) [C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/imports/my_cores/coherent_average.v:2]
INFO: [Synth 8-6155] done synthesizing module 'system_coherent_average_0_0' (0#1) [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_coherent_average_0_0/synth/system_coherent_average_0_0.v:53]
WARNING: [Synth 8-7129] Port bram_porta_rddata[31] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[30] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[29] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[28] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[27] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[26] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[25] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[24] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[23] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[22] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[21] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[20] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[19] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[18] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[17] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[16] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[15] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[14] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[13] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[12] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[11] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[10] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[9] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[8] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[7] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[6] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[5] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[4] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[3] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[2] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[1] in module coherent_average is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[0] in module coherent_average is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.664 ; gain = 503.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.664 ; gain = 503.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1310.664 ; gain = 503.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1310.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1399.734 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'coherent_average'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   clean |                               00 |                              000
        wait_for_trigger |                               01 |                              001
               calculate |                               10 |                              010
                  finish |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'coherent_average'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[31] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[30] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[29] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[28] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[27] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[26] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[25] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[24] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[23] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[22] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[21] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[20] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[19] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[18] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[17] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[16] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[15] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[14] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[13] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[12] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[11] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[10] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[9] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[8] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[7] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[6] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[5] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[4] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[3] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[2] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[1] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_wrdata[0] driven by constant 0
INFO: [Synth 8-3917] design system_coherent_average_0_0 has port bram_portb_we driven by constant 0
WARNING: [Synth 8-7129] Port bram_porta_rddata[31] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[30] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[29] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[28] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[27] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[26] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[25] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[24] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[23] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[22] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[21] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[20] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[19] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[18] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[17] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[16] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[15] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[14] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[13] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[12] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[11] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[10] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[9] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[8] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[7] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[6] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[5] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[4] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[3] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[2] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[1] in module system_coherent_average_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_porta_rddata[0] in module system_coherent_average_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |     2|
|3     |LUT2   |   210|
|4     |LUT3   |    20|
|5     |LUT4   |     8|
|6     |LUT5   |    41|
|7     |LUT6   |    22|
|8     |FDRE   |   314|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1399.734 ; gain = 503.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.734 ; gain = 592.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1399.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ccb2613e
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1399.734 ; gain = 968.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.runs/system_coherent_average_0_0_synth_1/system_coherent_average_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_coherent_average_0_0, cache-ID = 71034306dda97ca2
INFO: [Common 17-1381] The checkpoint 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.runs/system_coherent_average_0_0_synth_1/system_coherent_average_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_coherent_average_0_0_utilization_synth.rpt -pb system_coherent_average_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 16:08:38 2023...
