# NOP
0
1
00000
00000000
0000
0
00000
1
WBS_ALU
0000
00000000
00000000
00000000000000
0
0
1111
00000000000000000000000000000000
0
0

# BR_BR
0
1
00010
0000000C
0001
1
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
0
1111
00000100000000000000000000000000
0
0

# BR_CND, Z='0'
0
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
0
1111
00000100000000000000000000000000
0
0

# BR_CND, Z='1'
0
1
00010
0000000C
0001
1
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
0
1111
00000100000000000000000000000000
0
0

# BR_CNDI, Z='0'
0
1
00010
0000000C
0001
1
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
0
1111
00000100000000000000000000000000
0
0

# BR_CNDI, Z='1'
0
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
0
1111
00000100000000000000000000000000
0
0

# write MEM_W
0
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
1
1111
00000100000000000000000000000000
0
0

# write MEM_BU
0
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
1
1000
00001011------------------------
0
0

# write MEM_B
0
1
00010
0000000E
0001
0
00010
1
WBS_ALU
0002
0000000E
00000000
00000000000011
0
1
0010
----------------00001011--------
0
0

# write MEM_H without exception
0
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
00000000
00000000000011
0
1
1100
0000101100001010----------------
0
0

# write MEM_HU with exception
0
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
00000000
00000000000011
0
0
1100
0000101100001010----------------
0
1

# write MEM_W with exception
0
1
00010
0000000F
0001
0
00010
1
WBS_ALU
0002
0000000F
00000000
00000000000011
0
0
1111
00001011000010100000110000001101
0
1

# read MEM_W without exception
1
1
00010
0000000C
0001
0
00010
1
WBS_ALU
0002
0000000C
EFCDAB12
00000000000011
1
0
1111
00000000000000000000000000000000
0
0

# read MEM_W with exception
0
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
EFCDAB12
00000000000011
0
0
1111
00000000000000000000000000000000
1
0

# read MEM_W without exception
1
1
00010
0000000E
0001
0
00010
1
WBS_ALU
0002
0000000E
FFFFEFCD
00000000000011
1
0
0011
----------------0000000000000000
0
0

# read MEM_HU with exception
0
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
0000AB12
00000000000011
0
0
1100
0000000000000000----------------
1
0

# read MEM_B
1
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
FFFFFFAB
00000000000011
1
0
0100
--------00000000----------------
0
0

# release busy signal
0
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
FFFFFFAB
00000000000011
0
1
0100
--------00000000----------------
0
0

# read MEM_B and dmem is still busy on next clk
1
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
FFFFFFAB
00000000000011
1
0
0100
--------00000000----------------
0
0

1
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
FFFFFFAB
00000000000011
0
0
0100
--------00000000----------------
0
0

0
1
00010
0000000D
0001
0
00010
1
WBS_ALU
0002
0000000D
FFFFFFAB
00000000000011
0
0
0100
--------00000000----------------
0
0
