m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA/20.1
<<<<<<< HEAD
!s110 1606700551
Z1 =======
!s110 1606687671
R0
<<<<<<< HEAD
!i122 10
R1
!i122 4
R0
<<<<<<< HEAD
!s108 1606700551.000000
R1
Z2 !s108 1606687671.000000
R0
<<<<<<< HEAD
!s100 QURD]A;j9VbG5YVQNYhVB3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IDhd_I2=oZa7NDRI<W?f1z3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
Z5 dD:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project
w1606700541
Z6 8D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequnce_detector.sv
Z7 FD:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequnce_detector.sv
!i122 9
R1
!s100 IUT2FjoGM[9Ya?g2BgYfE2
R3
Ibn26j=`n1nE?>`^bIZUK?1
R4
S1
R5
w1606687612
R6
R7
!i122 5
>>>>>>> main
!i10b 1
!s100 F??n5=LkBQA;bS=MK8W8K0
R3
IQ^dU9R:W5cRhMl[KI4z5K0
R4
S1
R5
w1606686813
Z8 8D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/project_TB.sv
Z9 FD:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/project_TB.sv
>>>>>>> main
Z10 L0 19 112
Z11 OV;L;2020.1;71
r1
!s85 0
31
R0
>>>>>>> main
!s107 D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/project_TB.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/project_TB.sv|
!i113 1
Z13 o-work work -sv
Z14 tCvgOpt 0
nproject_@t@b
R0
>>>>>>> main
L0 16 160
R11
r1
!s85 0
31
R2
!s107 D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequnce_detector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequnce_detector.sv|
!i113 1
R13
R14
R0
vproject_TB
Z15 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1606717886
!i10b 1
!s100 a_Ji:Dc6;zA@>ia?BT0P63
R3
IN^QS:jI2Pa6I7bJ]FdC9X1
R4
S1
R5
w1606717751
R8
R9
!i122 35
R10
R11
r1
!s85 0
31
!s108 1606717886.000000
Z16 !s107 D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/project_TB.sv|
R12
!i113 1
R13
R14
vsequence_detector
R15
!s110 1606708002
!i10b 1
!s100 X>m3R19ecV^znD8XzkAlG1
R3
I]7Q0hAMmiHzJVS7[NTgE42
R4
S1
R5
w1606707996
8D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequence_detector.sv
FD:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequence_detector.sv
!i122 34
L0 16 156
R11
r1
!s85 0
31
!s108 1606708002.000000
!s107 D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequence_detector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/University/2020-2021/Semester 1/Digital VLSI Circuit Design/Labs/Project/VLSI_Project/sequence_detector.sv|
!i113 1
R13
R14
