Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Oct 30 06:57:08 2024
| Host         : RSC-Precision-T3600 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file enhancedCROwrap_timing_summary_routed.rpt -pb enhancedCROwrap_timing_summary_routed.pb -rpx enhancedCROwrap_timing_summary_routed.rpx -warn_on_violation
| Design       : enhancedCROwrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[10]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[11]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[12]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[13]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: crores/sela_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: teni_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: tsecp_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 160 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 33 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.075        0.000                      0                  502        0.119        0.000                      0                  502        4.500        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
extclk     {0.000 5.000}      10.000          100.000         
  uartclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extclk              2.075        0.000                      0                  223        0.126        0.000                      0                  223        4.500        0.000                       0                   119  
  uartclk           5.441        0.000                      0                  279        0.119        0.000                      0                  279        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
extclk        uartclk             8.072        0.000                      0                    1        0.164        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  extclk

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.774ns (33.083%)  route 1.566ns (66.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.802     7.575    teni[16]_i_1_n_1
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.502     9.925    clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.112    
                         clock uncertainty           -0.035    10.076    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.426     9.650    teni_reg[6]
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.774ns (33.083%)  route 1.566ns (66.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.802     7.575    teni[16]_i_1_n_1
    SLICE_X52Y90         FDRE                                         r  teni_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.502     9.925    clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  teni_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.112    
                         clock uncertainty           -0.035    10.076    
    SLICE_X52Y90         FDRE (Setup_fdre_C_R)       -0.426     9.650    teni_reg[7]
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.779ns (30.787%)  route 1.751ns (69.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[5]/Q
                         net (fo=5, routed)           0.728     6.442    FSM_onehot_PS_reg_n_1_[5]
    SLICE_X47Y92         LUT2 (Prop_lut2_I0_O)        0.301     6.743 r  teni[16]_i_2/O
                         net (fo=16, routed)          1.023     7.766    teni[16]_i_2_n_1
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.502     9.925    clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.112    
                         clock uncertainty           -0.035    10.076    
    SLICE_X52Y90         FDRE (Setup_fdre_C_CE)      -0.202     9.874    teni_reg[6]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.779ns (30.787%)  route 1.751ns (69.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[5]/Q
                         net (fo=5, routed)           0.728     6.442    FSM_onehot_PS_reg_n_1_[5]
    SLICE_X47Y92         LUT2 (Prop_lut2_I0_O)        0.301     6.743 r  teni[16]_i_2/O
                         net (fo=16, routed)          1.023     7.766    teni[16]_i_2_n_1
    SLICE_X52Y90         FDRE                                         r  teni_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.502     9.925    clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  teni_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.187    10.112    
                         clock uncertainty           -0.035    10.076    
    SLICE_X52Y90         FDRE (Setup_fdre_C_CE)      -0.202     9.874    teni_reg[7]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.774ns (35.315%)  route 1.418ns (64.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.654     7.427    teni[16]_i_1_n_1
    SLICE_X50Y90         FDRE                                         r  teni_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509     9.932    clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  teni_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.191    
                         clock uncertainty           -0.035    10.155    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.519     9.636    teni_reg[1]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.774ns (35.315%)  route 1.418ns (64.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.654     7.427    teni[16]_i_1_n_1
    SLICE_X50Y90         FDRE                                         r  teni_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509     9.932    clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  teni_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.191    
                         clock uncertainty           -0.035    10.155    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.519     9.636    teni_reg[2]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.774ns (35.315%)  route 1.418ns (64.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.654     7.427    teni[16]_i_1_n_1
    SLICE_X50Y90         FDRE                                         r  teni_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509     9.932    clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  teni_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.191    
                         clock uncertainty           -0.035    10.155    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.519     9.636    teni_reg[3]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.774ns (35.371%)  route 1.414ns (64.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.651     7.424    teni[16]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  teni_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510     9.933    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  teni_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.192    
                         clock uncertainty           -0.035    10.156    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.426     9.730    teni_reg[10]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.774ns (35.371%)  route 1.414ns (64.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.651     7.424    teni[16]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  teni_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510     9.933    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  teni_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.192    
                         clock uncertainty           -0.035    10.156    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.426     9.730    teni_reg[11]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk fall@5.000ns - extclk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.774ns (35.371%)  route 1.414ns (64.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 9.933 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  FSM_onehot_PS_reg[6]/Q
                         net (fo=5, routed)           0.763     6.477    FSM_onehot_PS_reg_n_1_[6]
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.773 r  teni[16]_i_1/O
                         net (fo=16, routed)          0.651     7.424    teni[16]_i_1_n_1
    SLICE_X51Y91         FDRE                                         r  teni_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.510     9.933    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  teni_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.192    
                         clock uncertainty           -0.035    10.156    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.426     9.730    teni_reg[8]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tsecp_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsecp_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.488ns  (logic 0.191ns (39.150%)  route 0.297ns (60.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 6.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.566     6.485    clk_IBUF_BUFG
    SLICE_X49Y93         FDSE                                         r  tsecp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDSE (Prop_fdse_C_Q)         0.146     6.631 r  tsecp_reg[0]/Q
                         net (fo=25, routed)          0.297     6.928    tsecp_reg_n_1_[0]
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.045     6.973 r  tsecp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.973    tsecp[2]_i_1_n_1
    SLICE_X52Y93         FDSE                                         r  tsecp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     6.999    clk_IBUF_BUFG
    SLICE_X52Y93         FDSE                                         r  tsecp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.748    
    SLICE_X52Y93         FDSE (Hold_fdse_C_D)         0.099     6.847    tsecp_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.847    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 jr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.602%)  route 0.087ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  jr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.146     6.629 r  jr_reg[2]/Q
                         net (fo=6, routed)           0.087     6.717    jr_reg__0[2]
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.045     6.762 r  jr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.762    p_0_in__0[5]
    SLICE_X46Y89         FDRE                                         r  jr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     7.000    clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  jr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.496    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.125     6.621    jr_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.621    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 teni_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teni_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.133ns (29.138%)  route 0.323ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  teni_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.133     6.616 r  teni_reg[5]/Q
                         net (fo=6, routed)           0.323     6.940    teni_reg_n_1_[5]
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     6.998    clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  teni_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.747    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.017     6.764    teni_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.764    
                         arrival time                           6.940    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tsecp_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsecp_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.024%)  route 0.354ns (64.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 7.002 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X52Y93         FDSE                                         r  tsecp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDSE (Prop_fdse_C_Q)         0.146     6.629 r  tsecp_reg[2]/Q
                         net (fo=23, routed)          0.354     6.984    tsecp_reg_n_1_[2]
    SLICE_X49Y93         LUT5 (Prop_lut5_I3_O)        0.045     7.029 r  tsecp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.029    tsecp[3]_i_1_n_1
    SLICE_X49Y93         FDSE                                         r  tsecp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.837     7.002    clk_IBUF_BUFG
    SLICE_X49Y93         FDSE                                         r  tsecp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.751    
    SLICE_X49Y93         FDSE (Hold_fdse_C_D)         0.099     6.850    tsecp_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.850    
                         arrival time                           7.029    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsecp_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsecp_reg[4]/D
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.960%)  route 0.355ns (65.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 7.002 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X52Y93         FDSE                                         r  tsecp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDSE (Prop_fdse_C_Q)         0.146     6.629 r  tsecp_reg[2]/Q
                         net (fo=23, routed)          0.355     6.985    tsecp_reg_n_1_[2]
    SLICE_X49Y93         LUT6 (Prop_lut6_I1_O)        0.045     7.030 r  tsecp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.030    tsecp[4]_i_1_n_1
    SLICE_X49Y93         FDSE                                         r  tsecp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.837     7.002    clk_IBUF_BUFG
    SLICE_X49Y93         FDSE                                         r  tsecp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.751    
    SLICE_X49Y93         FDSE (Hold_fdse_C_D)         0.099     6.850    tsecp_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.850    
                         arrival time                           7.030    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.330ns  (logic 0.194ns (58.874%)  route 0.136ns (41.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  jr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.146     6.629 r  jr_reg[0]/Q
                         net (fo=8, routed)           0.136     6.765    jr_reg__0[0]
    SLICE_X46Y89         LUT5 (Prop_lut5_I2_O)        0.048     6.813 r  jr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.813    p_0_in__0[4]
    SLICE_X46Y89         FDRE                                         r  jr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     7.000    clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  jr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.496    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.135     6.631    jr_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     1.487    sevensegm/ctworo/countforss/clk
    SLICE_X38Y94         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  sevensegm/ctworo/countforss/count_reg[0]/Q
                         net (fo=2, routed)           0.093     1.745    sevensegm/ctworo/countforss/count_reg[0]
    SLICE_X39Y94         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X39Y94         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[0]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.057     1.557    sevensegm/ctworo/countforss/rcounto_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 jr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.496%)  route 0.136ns (41.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 6.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     6.483    clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  jr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.146     6.629 r  jr_reg[0]/Q
                         net (fo=8, routed)           0.136     6.765    jr_reg__0[0]
    SLICE_X46Y89         LUT4 (Prop_lut4_I1_O)        0.045     6.810 r  jr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.810    p_0_in__0[3]
    SLICE_X46Y89         FDRE                                         r  jr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     7.000    clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  jr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.496    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.125     6.621    jr_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.621    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.568     1.487    sevensegm/ctworo/countforss/clk
    SLICE_X38Y95         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  sevensegm/ctworo/countforss/count_reg[6]/Q
                         net (fo=3, routed)           0.121     1.772    sevensegm/ctworo/countforss/count_reg[6]
    SLICE_X39Y94         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X39Y94         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[6]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.076     1.579    sevensegm/ctworo/countforss/rcounto_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X38Y98         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[18]/Q
                         net (fo=3, routed)           0.125     1.777    sevensegm/ctworo/countforss/count_reg[18]
    SLICE_X39Y97         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.841     2.006    sevensegm/ctworo/countforss/clk
    SLICE_X39Y97         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.072     1.576    sevensegm/ctworo/countforss/rcounto_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  uartbuf/I0
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y96    sevensegm/ctworo/countforss/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y96    sevensegm/ctworo/countforss/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    sevensegm/ctworo/countforss/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    sevensegm/ctworo/countforss/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    sevensegm/ctworo/countforss/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    sevensegm/ctworo/countforss/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    sevensegm/ctworo/countforss/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    sevensegm/ctworo/countforss/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y96    sevensegm/in_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y96    sevensegm/in_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y95    sevensegm/in_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y95    sevensegm/in_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y92    teni_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y92    teni_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y91    teni_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y91    teni_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y91    teni_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y91    teni_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y90    sevensegm/t_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y90    sevensegm/t_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y90    sevensegm/t_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y91    sevensegm/t_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y91    sevensegm/t_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y89    sevensegm/t_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y91    sevensegm/t_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y91    sevensegm/t_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y92    sevensegm/t_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y92    sevensegm/t_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.872     9.211    uart64/transmit/bitTmr
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.872     9.211    uart64/transmit/bitTmr
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.872     9.211    uart64/transmit/bitTmr
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.890ns (22.400%)  route 3.083ns (77.600%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.872     9.211    uart64/transmit/bitTmr
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y94         FDRE                                         r  uart64/transmit/bitTmr_reg[3]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 uart64/reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.636     5.239    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  uart64/reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.813     6.508    uart64/reset_cntr_reg[9]
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.632 f  uart64/FSM_sequential_uartState[0]_i_5/O
                         net (fo=2, routed)           0.935     7.567    uart64/FSM_sequential_uartState[0]_i_5_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  uart64/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.453     8.144    uart64/reset_cntr[0]_i_3_n_1
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.268 r  uart64/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.902     9.170    uart64/reset_cntr[0]_i_1_n_1
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.500    14.922    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[12]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart64/reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 uart64/reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.636     5.239    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  uart64/reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.813     6.508    uart64/reset_cntr_reg[9]
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.632 f  uart64/FSM_sequential_uartState[0]_i_5/O
                         net (fo=2, routed)           0.935     7.567    uart64/FSM_sequential_uartState[0]_i_5_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  uart64/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.453     8.144    uart64/reset_cntr[0]_i_3_n_1
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.268 r  uart64/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.902     9.170    uart64/reset_cntr[0]_i_1_n_1
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.500    14.922    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[13]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart64/reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 uart64/reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.636     5.239    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  uart64/reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.813     6.508    uart64/reset_cntr_reg[9]
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.632 f  uart64/FSM_sequential_uartState[0]_i_5/O
                         net (fo=2, routed)           0.935     7.567    uart64/FSM_sequential_uartState[0]_i_5_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  uart64/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.453     8.144    uart64/reset_cntr[0]_i_3_n_1
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.268 r  uart64/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.902     9.170    uart64/reset_cntr[0]_i_1_n_1
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.500    14.922    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[14]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart64/reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 uart64/reset_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.636     5.239    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  uart64/reset_cntr_reg[9]/Q
                         net (fo=2, routed)           0.813     6.508    uart64/reset_cntr_reg[9]
    SLICE_X45Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.632 f  uart64/FSM_sequential_uartState[0]_i_5/O
                         net (fo=2, routed)           0.935     7.567    uart64/FSM_sequential_uartState[0]_i_5_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  uart64/reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.453     8.144    uart64/reset_cntr[0]_i_3_n_1
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.268 r  uart64/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.902     9.170    uart64/reset_cntr[0]_i_1_n_1
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.500    14.922    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[15]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart64/reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.223%)  route 2.942ns (76.777%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.731     9.070    uart64/transmit/bitTmr
    SLICE_X46Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[4]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.223%)  route 2.942ns (76.777%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.635     5.238    uart64/transmit/uartclk
    SLICE_X46Y97         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart64/transmit/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.140     6.896    uart64/transmit/bitTmr_reg[13]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.656     7.676    uart64/transmit/FSM_sequential_txState[1]_i_4_n_1
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.800 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.415     8.215    uart64/transmit/eqOp__12
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.731     9.070    uart64/transmit/bitTmr
    SLICE_X46Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.513    14.936    uart64/transmit/uartclk
    SLICE_X46Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDRE (Setup_fdre_C_R)       -0.524    14.652    uart64/transmit/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart64/reset_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.569     1.488    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart64/reset_cntr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.762    uart64/reset_cntr_reg[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  uart64/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    uart64/reset_cntr_reg[8]_i_1_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  uart64/reset_cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    uart64/reset_cntr_reg[12]_i_1_n_8
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.833     1.998    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[12]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart64/reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart64/reset_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.569     1.488    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart64/reset_cntr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.762    uart64/reset_cntr_reg[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  uart64/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    uart64/reset_cntr_reg[8]_i_1_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  uart64/reset_cntr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    uart64/reset_cntr_reg[12]_i_1_n_6
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.833     1.998    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[14]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart64/reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.298ns (58.181%)  route 0.214ns (41.819%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.564     1.483    uart64/uartclk
    SLICE_X52Y96         FDRE                                         r  uart64/sendStr_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  uart64/sendStr_reg[2][7]/Q
                         net (fo=1, routed)           0.214     1.826    uart64/sendStr_reg[2]__0[7]
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.099     1.925 r  uart64/uartData[7]_i_4/O
                         net (fo=1, routed)           0.000     1.925    uart64/uartData[7]_i_4_n_1
    SLICE_X47Y96         MUXF7 (Prop_muxf7_I0_O)      0.071     1.996 r  uart64/uartData_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.996    uart64/uartData_reg[7]_i_3_n_1
    SLICE_X47Y96         FDRE                                         r  uart64/uartData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.837     2.002    uart64/uartclk
    SLICE_X47Y96         FDRE                                         r  uart64/uartData_reg[7]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.856    uart64/uartData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.257ns (49.925%)  route 0.258ns (50.075%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.564     1.483    uart64/uartclk
    SLICE_X52Y96         FDRE                                         r  uart64/sendStr_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart64/sendStr_reg[2][2]/Q
                         net (fo=1, routed)           0.258     1.882    uart64/sendStr_reg[2]__0[2]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  uart64/uartData[2]_i_2/O
                         net (fo=1, routed)           0.000     1.927    uart64/uartData[2]_i_2_n_1
    SLICE_X48Y96         MUXF7 (Prop_muxf7_I0_O)      0.071     1.998 r  uart64/uartData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.998    uart64/uartData_reg[2]_i_1_n_1
    SLICE_X48Y96         FDRE                                         r  uart64/uartData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.837     2.002    uart64/uartclk
    SLICE_X48Y96         FDRE                                         r  uart64/uartData_reg[2]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.856    uart64/uartData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart64/reset_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.569     1.488    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart64/reset_cntr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.762    uart64/reset_cntr_reg[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  uart64/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    uart64/reset_cntr_reg[8]_i_1_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  uart64/reset_cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    uart64/reset_cntr_reg[12]_i_1_n_7
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.833     1.998    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[13]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart64/reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart64/reset_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.569     1.488    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart64/reset_cntr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.762    uart64/reset_cntr_reg[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  uart64/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    uart64/reset_cntr_reg[8]_i_1_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  uart64/reset_cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    uart64/reset_cntr_reg[12]_i_1_n_5
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.833     1.998    uart64/uartclk
    SLICE_X44Y100        FDRE                                         r  uart64/reset_cntr_reg[15]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart64/reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart64/reset_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.569     1.488    uart64/uartclk
    SLICE_X44Y99         FDRE                                         r  uart64/reset_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart64/reset_cntr_reg[10]/Q
                         net (fo=2, routed)           0.133     1.762    uart64/reset_cntr_reg[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  uart64/reset_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    uart64/reset_cntr_reg[8]_i_1_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  uart64/reset_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    uart64/reset_cntr_reg[12]_i_1_n_1
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  uart64/reset_cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    uart64/reset_cntr_reg[16]_i_1_n_8
    SLICE_X44Y101        FDRE                                         r  uart64/reset_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.833     1.998    uart64/uartclk
    SLICE_X44Y101        FDRE                                         r  uart64/reset_cntr_reg[16]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    uart64/reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.248ns (45.829%)  route 0.293ns (54.171%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.564     1.483    uart64/uartclk
    SLICE_X52Y96         FDRE                                         r  uart64/sendStr_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart64/sendStr_reg[2][5]/Q
                         net (fo=1, routed)           0.293     1.917    uart64/sendStr_reg[2]__0[5]
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  uart64/uartData[5]_i_2/O
                         net (fo=1, routed)           0.000     1.962    uart64/uartData[5]_i_2_n_1
    SLICE_X47Y96         MUXF7 (Prop_muxf7_I0_O)      0.062     2.024 r  uart64/uartData_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.024    uart64/uartData_reg[5]_i_1_n_1
    SLICE_X47Y96         FDRE                                         r  uart64/uartData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.837     2.002    uart64/uartclk
    SLICE_X47Y96         FDRE                                         r  uart64/uartData_reg[5]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.856    uart64/uartData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X49Y94         FDRE                                         r  uart64/uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/uartData_reg[3]/Q
                         net (fo=2, routed)           0.130     1.756    uart64/transmit/D[3]
    SLICE_X51Y94         FDRE                                         r  uart64/transmit/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.835     2.000    uart64/transmit/uartclk
    SLICE_X51Y94         FDRE                                         r  uart64/transmit/txData_reg[4]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.066     1.586    uart64/transmit/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.248ns (81.182%)  route 0.057ns (18.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X49Y96         FDRE                                         r  uart64/sendStr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/sendStr_reg[1][0]/Q
                         net (fo=1, routed)           0.057     1.684    uart64/sendStr_reg[1]__0[0]
    SLICE_X48Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  uart64/uartData[0]_i_2/O
                         net (fo=1, routed)           0.000     1.729    uart64/uartData[0]_i_2_n_1
    SLICE_X48Y96         MUXF7 (Prop_muxf7_I0_O)      0.062     1.791 r  uart64/uartData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    uart64/uartData_reg[0]_i_1_n_1
    SLICE_X48Y96         FDRE                                         r  uart64/uartData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.837     2.002    uart64/uartclk
    SLICE_X48Y96         FDRE                                         r  uart64/uartData_reg[0]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.603    uart64/uartData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uartbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y99   uart64/reset_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y100  uart64/reset_cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y100  uart64/reset_cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y100  uart64/reset_cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y100  uart64/reset_cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y101  uart64/reset_cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y101  uart64/reset_cntr_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97   uart64/reset_cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97   uart64/reset_cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97   uart64/reset_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y99   uart64/reset_cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y101  uart64/reset_cntr_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y101  uart64/reset_cntr_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97   uart64/reset_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97   uart64/reset_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97   uart64/reset_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y100  uart64/reset_cntr_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y101  uart64/reset_cntr_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y101  uart64/reset_cntr_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   uart64/sendStr_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   uart64/sendStr_reg[2][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96   uart64/sendStr_reg[2][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   uart64/sendStr_reg[2][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        8.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - extclk rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.766ns (43.888%)  route 0.979ns (56.112%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  FSM_onehot_PS_reg[12]/Q
                         net (fo=6, routed)           0.817     6.571    uart64/gosen
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  uart64/FSM_sequential_uartState[2]_i_2/O
                         net (fo=1, routed)           0.162     6.857    uart64/transmit/FSM_sequential_uartState_reg[2]_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  uart64/transmit/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     6.981    uart64/transmit_n_3
    SLICE_X46Y99         FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.514    14.937    uart64/uartclk
    SLICE_X46Y99         FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/C
                         clock pessimism              0.071    15.007    
                         clock uncertainty           -0.035    14.972    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)        0.081    15.053    uart64/FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  8.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.254ns (41.278%)  route 0.361ns (58.722%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  FSM_onehot_PS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  FSM_onehot_PS_reg[12]/Q
                         net (fo=6, routed)           0.307     1.956    uart64/gosen
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.001 r  uart64/FSM_sequential_uartState[2]_i_2/O
                         net (fo=1, routed)           0.054     2.055    uart64/transmit/FSM_sequential_uartState_reg[2]_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.100 r  uart64/transmit/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.100    uart64/transmit_n_3
    SLICE_X46Y99         FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.838     2.003    uart64/uartclk
    SLICE_X46Y99         FDRE                                         r  uart64/FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.188     1.815    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.121     1.936    uart64/FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.164    





