# Branch Target Buffer (BTB) - SystemVerilog Implementation

This repository contains the RTL design and verification environment for a **2-way set-associative Branch Target Buffer (BTB)** with an integrated **2-bit saturating branch predictor**, implemented in **SystemVerilog**.  
The BTB enables branch target and direction prediction in pipelined processors, enhancing control-flow efficiency.

---

## ğŸ“ Repository Structure
```
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ btb.sv
â”‚ â”œâ”€â”€ btb_file.sv 
â”‚ â”œâ”€â”€ btb_read_logic.sv 
â”‚ â”œâ”€â”€ btb_write_logic.sv 
â”‚ â”œâ”€â”€ lru.sv 
â”‚ â””â”€â”€ predictor_fsm.sv 
â”‚
â”œâ”€â”€ test/
â”‚ â”œâ”€â”€ btb_tb.sv 
â”‚
â”œâ”€â”€ imgs/ # Architecture diagrams and synthesis/simulation results
â”‚
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
```

---

## âš™ï¸ Design Overview

### ğŸ”¸ Architecture
- **2-way set associative BTB** containing 8 sets for branch storage   
- **Tag comparison** per way with valid bit check  
- **LRU replacement policy** tracks least-recently-used entry per set   
- **2-bit saturating FSM** predicts branch direction  
- **Forwarding support**: Read path returns updated target immediately when the same PC is updated
---

### ğŸ”¸ BTB Entry Structure

Each BTB entry contains:

| Field      | Width | Description                                |
|------------|-------|--------------------------------------------|
| `valid`    | 1     | Indicates if the entry is valid            |
| `tag`      | 27    | Upper bits of the branch instruction address |
| `target`   | 32    | Predicted branch target address            |
| `fsm prediction` | 2   | 2-bit saturating counter for branch prediction |

Visual representation of BTB Entry:  

<img src="imgs/btb_entry_structure.png" width="550" />  

---

### ğŸ”¸ 2-Bit Branch Predictor FSM

The predictor uses a 2-bit saturating counter with four states:

| State | Prediction | Meaning               |
|-------|-----------|----------------------|
| 00    | Not Taken | Strongly Not Taken    |
| 01    | Not Taken | Weakly Not Taken      |
| 10    | Taken     | Strongly Taken        |
| 11    | Taken     | Weakly Taken          |

State Transition Diagram::  

<img src="imgs/predictor_fsm.png" width="500" />  

**FSM Transitions:**

- On **correct prediction**, the counter moves toward strongly taken/not taken or stays in the current state.  
- On **misprediction**, the counter moves toward the opposite prediction.

---

### ğŸ”¸ Signals
| Signal | Dir | Width | Description |
|--------|-----|--------|-------------|
| `clk` | in | 1 | Clock signal |
| `rst` | in | 1 | Active-high reset |
| `PC` | in | 32 | Program Counter |
| `update` | in | 1 | Update enable |
| `updatePC` | in | 32 | Address to update BTB entry |
| `updateTarget` | in | 32 | Target address to store |
| `mispredicted` | in | 1 | Branch misprediction signal |
| `valid` | out | 1 | Indicates BTB hit |
| `target` | out | 32 | Predicted branch target address |
| `predictedTaken` | out | 1 | Predicted branch direction |

---

## ğŸ§© Testbench

`btb_tb.sv` verifies BTB functionality through multiple directed test cases.

| Test # | Description | Expected Behavior |
|--------|--------------|------------------|
| 0 | Read before any update | `valid = 0` |
| 1 | Write new entry and read back | `valid = 1`, `target = updateTarget` |
| 2 | FSM transition under misprediction | FSM toggles between Taken/NotTaken |
| 3 | Simultaneous write and read | Returns newly written value |
| 4 | Entry eviction (3rd insert) | Oldest entry replaced |

---

## ğŸ–¥ï¸ Simulation Instructions

### ğŸ”¹ Using Vivado/ ModelSim
1. Add all `src/` and `tb/` files to your simulation project.  
2. Set `btb_tb` as the top-level module.  
3. Run the simulation for at least **400 ns**.  

---

## ğŸ“ˆ Example Simulation Waveform

![BTB Waveform](imgs/btb_waveform.png)  

**Description:**
- Shows BTB lookups, updates, FSM transitions, and LRU activity  
- FSM resets to state 0 whenever a new entry is inserted
- valid asserts on BTB hits, and target outputs the predicted branch address  

---

## ğŸ“Š Synthesis and Implementation Results

### ğŸ”¸ Tool Used
**Xilinx Vivado Design Suite**

---

### â±ï¸ Timing Summary

- **System Clock:** 100 MHz  
- **Clock Period:** 10 ns  

| Parameter | Value |
|------------|--------|
| **Worst Negative Slack (WNS)** | 1.638 ns |
| **Worst Hold Slack (WHS)** | 0.235 ns | 
| **Estimated Max Frequency (Fmax)** | ~120 MHz | 

![Timing Summary](imgs/timing_summary.png)  

âœ… **All user-specified timing constraints are met.**

---

### ğŸ§± Resource Utilization

| Resource | Used | Available | Utilization |
|-----------|-------|------------|--------------|
| **Slice LUTs** | 334 | 134,600 | 0.25% |
| **Slice Registers** | 8 | 269,200 | <0.01% |

![Resource Utilization](imgs/resource_utilization.png)  

âœ… **Compact design** â€” uses less than 0.3% of FPGA resources.
A portion of LUTs is used to implement memory blocks for BTB storage.

---

### âš¡ Power Summary

| Parameter | Value |
|------------|--------|
| **Total On-Chip Power** | 0.157 W |
| **Dynamic Power** | 0.026 W (17%) |
| **Device Static Power** | 0.131 W (83%) |

![Power Summary](imgs/power_summary.png)  

---

## ğŸ§© Future Improvements

- Add parameterized number of sets and ways  
- Add more automated tests to check corner cases   
- Improve synthesis results for lower area, power, or higher speed
- Explore using BRAM instead of LUT memory for larger BTBs, if memory size grows or LUT usage becomes significant

---

## ğŸ‘©â€ğŸ’» Author

**Ayesha Quddus**  
MS Embedded Computing Systems, United Kingdom  

---

## ğŸ“œ License

This project is released under the **MIT License**.  
Feel free to use, modify, and share it with proper attribution.
