[connectivity]
sp=D_naive_accel_1.C_update_0_read_pipe0:DDR[0]
sp=D_naive_accel_1.D_update_0_write_pipe0:DDR[1]
