static void T_1 F_1 ( void )\r\n{\r\nF_2 ( 88 , V_1 | V_2 ) ;\r\nF_2 ( 89 , V_1 | V_2 ) ;\r\nF_2 ( 124 , V_1 | V_2 ) ;\r\nF_3 ( L_1 , V_1 | V_2 ) ;\r\nif ( F_4 () ) {\r\nF_3 ( L_2 ,\r\nV_1 | V_2 ) ;\r\nF_3 ( L_3 , 0 ) ;\r\nF_3 ( L_4 , 0 ) ;\r\nV_3 [ 5 ] = 0 ;\r\nV_4 [ 2 ] = 15 ;\r\nV_4 [ 6 ] = 18 ;\r\n} else {\r\nF_3 ( L_5 , V_1 | V_2 ) ;\r\nF_3 ( L_6 , 0 ) ;\r\nF_3 ( L_4 , 0 ) ;\r\n}\r\nF_3 ( L_7 , 0 ) ;\r\nF_3 ( L_8 , 0 ) ;\r\nF_3 ( L_9 , 0 ) ;\r\nF_3 ( L_10 , 0 ) ;\r\nF_3 ( L_11 , 0 ) ;\r\nF_5 ( & V_5 ) ;\r\n}\r\nstatic inline void F_1 ( void )\r\n{\r\n}\r\nstatic T_2 F_6 ( void )\r\n{\r\nreturn ( F_7 ( V_6 ) &\r\n( V_7 | V_8 |\r\nV_9 | V_10 |\r\nV_11 | V_12 ) ) ;\r\n}\r\nstatic T_2 F_8 ( void )\r\n{\r\nT_2 V_13 ;\r\nV_13 = F_6 () ;\r\nif ( ( V_13 & 0xF ) == 0xd )\r\nreturn 1 ;\r\nif ( V_13 & 0x2 )\r\nreturn 1 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\nif ( F_8 () )\r\nV_14 . V_15 |= V_16 ;\r\nF_2 ( V_14 . V_17 , V_18 ) ;\r\nF_10 ( & V_14 ) ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nunsigned long V_19 ;\r\nif ( F_12 ( V_20 , V_21 , & V_19 ) < 0 ) {\r\nF_13 ( L_12 ) ;\r\nreturn;\r\n}\r\nV_22 . V_23 = V_19 ;\r\nV_22 . V_24 = V_19 + V_21 - 1 ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nF_15 ( V_25 , V_26 ) ;\r\nF_1 () ;\r\nV_27 [ 0 ] . V_28 = F_16 ( 125 ) ;\r\nF_17 ( 1 , V_27 ,\r\nF_18 ( V_27 ) ) ;\r\nF_19 ( V_29 , F_18 ( V_29 ) ) ;\r\nF_20 () ;\r\nF_21 ( NULL , NULL ) ;\r\nF_11 () ;\r\nF_9 () ;\r\nF_22 ( & V_30 ) ;\r\n}
