$date
	Mon Oct 09 17:00:24 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_16CO235 $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # t $end
$scope module flipKaroKhushRaho $end
$var wire 1 " clk $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#30
1"
#50
1#
#60
0"
#90
1!
1"
#100
0#
#120
0"
#150
0!
1"
1#
#180
0"
#200
0#
#210
1"
#240
0"
#250
1#
#270
1!
1"
#300
0"
0#
#330
1"
#350
1#
#360
0"
#390
0!
1"
#400
0#
#420
0"
#450
1!
1"
1#
#480
0"
#500
0#
#510
1"
#540
0"
#550
1#
#570
0!
1"
#600
0"
0#
#630
1"
#650
1#
#660
0"
#690
1!
1"
#700
0#
#720
0"
#750
0!
1"
1#
#780
0"
#800
0#
#810
1"
#840
0"
#850
1#
#870
1!
1"
#900
0"
0#
