#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e4b6fa0d90 .scope module, "MLD_7_4_Encoder_test_bench" "MLD_7_4_Encoder_test_bench" 2 1;
 .timescale 0 0;
v0x55e4b6ff9c30_0 .var "clk", 0 0;
v0x55e4b6ff9cd0_0 .var "information_bit", 0 0;
v0x55e4b6ff9d90_0 .net "parity_vector", 3 0, L_0x55e4b6ffa0b0;  1 drivers
v0x55e4b6ff9e90_0 .var "reset", 0 0;
S_0x55e4b6fa0f20 .scope module, "DUT" "MLD_7_4_encoder" 2 5, 3 1 0, S_0x55e4b6fa0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "parity_vector";
    .port_info 3 /INPUT 1 "information_bit";
L_0x55e4b6ff9f30 .functor BUFZ 1, v0x55e4b6fca3b0_0, C4<0>, C4<0>, C4<0>;
L_0x55e4b6ff9fd0 .functor BUFZ 1, v0x55e4b6ff7ff0_0, C4<0>, C4<0>, C4<0>;
L_0x55e4b6ffa040 .functor BUFZ 1, v0x55e4b6ff85e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e4b6ffa290 .functor BUFZ 1, v0x55e4b6ff8c40_0, C4<0>, C4<0>, C4<0>;
v0x55e4b6ff8ed0_0 .net *"_ivl_11", 0 0, L_0x55e4b6ffa040;  1 drivers
v0x55e4b6ff8fd0_0 .net *"_ivl_16", 0 0, L_0x55e4b6ffa290;  1 drivers
v0x55e4b6ff90b0_0 .net *"_ivl_3", 0 0, L_0x55e4b6ff9f30;  1 drivers
v0x55e4b6ff9170_0 .net *"_ivl_7", 0 0, L_0x55e4b6ff9fd0;  1 drivers
v0x55e4b6ff9250_0 .net "clk", 0 0, v0x55e4b6ff9c30_0;  1 drivers
v0x55e4b6ff9340_0 .var "ff1_input", 0 0;
v0x55e4b6ff93e0_0 .net "ff1_output", 0 0, v0x55e4b6fca3b0_0;  1 drivers
v0x55e4b6ff94b0_0 .var "ff2_input", 0 0;
v0x55e4b6ff9580_0 .net "ff2_output", 0 0, v0x55e4b6ff7ff0_0;  1 drivers
v0x55e4b6ff9650_0 .var "ff3_input", 0 0;
v0x55e4b6ff9720_0 .net "ff3_output", 0 0, v0x55e4b6ff85e0_0;  1 drivers
v0x55e4b6ff97f0_0 .var "ff4_input", 0 0;
v0x55e4b6ff98c0_0 .net "ff4_output", 0 0, v0x55e4b6ff8c40_0;  1 drivers
v0x55e4b6ff9990_0 .net "information_bit", 0 0, v0x55e4b6ff9cd0_0;  1 drivers
v0x55e4b6ff9a30_0 .net "parity_vector", 3 0, L_0x55e4b6ffa0b0;  alias, 1 drivers
v0x55e4b6ff9ad0_0 .net "reset", 0 0, v0x55e4b6ff9e90_0;  1 drivers
E_0x55e4b6fddc00/0 .event edge, v0x55e4b6ff8c40_0, v0x55e4b6ff9990_0, v0x55e4b6fca3b0_0, v0x55e4b6fc9e50_0;
E_0x55e4b6fddc00/1 .event edge, v0x55e4b6ff7ff0_0, v0x55e4b6ff85e0_0;
E_0x55e4b6fddc00 .event/or E_0x55e4b6fddc00/0, E_0x55e4b6fddc00/1;
L_0x55e4b6ffa0b0 .concat8 [ 1 1 1 1], L_0x55e4b6ff9f30, L_0x55e4b6ff9fd0, L_0x55e4b6ffa040, L_0x55e4b6ffa290;
S_0x55e4b6fe04d0 .scope module, "FF1" "d_flip_flop" 3 12, 4 1 0, S_0x55e4b6fa0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x55e4b6fc9e50_0 .net "D", 0 0, v0x55e4b6ff9340_0;  1 drivers
v0x55e4b6fca3b0_0 .var "Q", 0 0;
v0x55e4b6fca8a0_0 .net "clk", 0 0, v0x55e4b6ff9c30_0;  alias, 1 drivers
v0x55e4b6ff7bf0_0 .net "reset", 0 0, v0x55e4b6ff9e90_0;  alias, 1 drivers
E_0x55e4b6fdb6d0 .event posedge, v0x55e4b6fca8a0_0;
S_0x55e4b6ff7d30 .scope module, "FF2" "d_flip_flop" 3 13, 4 1 0, S_0x55e4b6fa0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x55e4b6ff7f30_0 .net "D", 0 0, v0x55e4b6ff94b0_0;  1 drivers
v0x55e4b6ff7ff0_0 .var "Q", 0 0;
v0x55e4b6ff80b0_0 .net "clk", 0 0, v0x55e4b6ff9c30_0;  alias, 1 drivers
v0x55e4b6ff8180_0 .net "reset", 0 0, v0x55e4b6ff9e90_0;  alias, 1 drivers
S_0x55e4b6ff82a0 .scope module, "FF3" "d_flip_flop" 3 14, 4 1 0, S_0x55e4b6fa0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x55e4b6ff8520_0 .net "D", 0 0, v0x55e4b6ff9650_0;  1 drivers
v0x55e4b6ff85e0_0 .var "Q", 0 0;
v0x55e4b6ff86a0_0 .net "clk", 0 0, v0x55e4b6ff9c30_0;  alias, 1 drivers
v0x55e4b6ff87c0_0 .net "reset", 0 0, v0x55e4b6ff9e90_0;  alias, 1 drivers
S_0x55e4b6ff8910 .scope module, "FF4" "d_flip_flop" 3 15, 4 1 0, S_0x55e4b6fa0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x55e4b6ff8b60_0 .net "D", 0 0, v0x55e4b6ff97f0_0;  1 drivers
v0x55e4b6ff8c40_0 .var "Q", 0 0;
v0x55e4b6ff8d00_0 .net "clk", 0 0, v0x55e4b6ff9c30_0;  alias, 1 drivers
v0x55e4b6ff8da0_0 .net "reset", 0 0, v0x55e4b6ff9e90_0;  alias, 1 drivers
    .scope S_0x55e4b6fe04d0;
T_0 ;
    %wait E_0x55e4b6fdb6d0;
    %load/vec4 v0x55e4b6ff7bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4b6fca3b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e4b6fc9e50_0;
    %assign/vec4 v0x55e4b6fca3b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e4b6ff7d30;
T_1 ;
    %wait E_0x55e4b6fdb6d0;
    %load/vec4 v0x55e4b6ff8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4b6ff7ff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e4b6ff7f30_0;
    %assign/vec4 v0x55e4b6ff7ff0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e4b6ff82a0;
T_2 ;
    %wait E_0x55e4b6fdb6d0;
    %load/vec4 v0x55e4b6ff87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4b6ff85e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e4b6ff8520_0;
    %assign/vec4 v0x55e4b6ff85e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e4b6ff8910;
T_3 ;
    %wait E_0x55e4b6fdb6d0;
    %load/vec4 v0x55e4b6ff8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4b6ff8c40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e4b6ff8b60_0;
    %assign/vec4 v0x55e4b6ff8c40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e4b6fa0f20;
T_4 ;
    %wait E_0x55e4b6fddc00;
    %load/vec4 v0x55e4b6ff98c0_0;
    %load/vec4 v0x55e4b6ff9990_0;
    %xor;
    %store/vec4 v0x55e4b6ff9340_0, 0, 1;
    %load/vec4 v0x55e4b6ff93e0_0;
    %store/vec4 v0x55e4b6ff94b0_0, 0, 1;
    %load/vec4 v0x55e4b6ff9340_0;
    %load/vec4 v0x55e4b6ff9580_0;
    %xor;
    %store/vec4 v0x55e4b6ff9650_0, 0, 1;
    %load/vec4 v0x55e4b6ff9340_0;
    %load/vec4 v0x55e4b6ff9720_0;
    %xor;
    %store/vec4 v0x55e4b6ff97f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e4b6fa0d90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b6ff9c30_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55e4b6fa0d90;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x55e4b6ff9c30_0;
    %inv;
    %store/vec4 v0x55e4b6ff9c30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e4b6fa0d90;
T_7 ;
    %vpi_call 2 11 "$dumpfile", "MLD_7_4_encoder.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e4b6fa0d90 {0 0 0};
    %vpi_call 2 13 "$monitor", "Parity Bits Generated: %b, %b, %b, %b", &PV<v0x55e4b6ff9d90_0, 0, 1>, &PV<v0x55e4b6ff9d90_0, 1, 1>, &PV<v0x55e4b6ff9d90_0, 2, 1>, &PV<v0x55e4b6ff9d90_0, 3, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b6ff9cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b6ff9e90_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b6ff9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b6ff9cd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4b6ff9cd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4b6ff9cd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MLD_7_4_encoder_test_bench.v";
    "MLD_7_4_encoder.v";
    "d_flip_flop.v";
