{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1423522289026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1423522289026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 15:51:28 2015 " "Processing started: Mon Feb 09 15:51:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1423522289026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1423522289026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off group4_project -c group4_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off group4_project -c group4_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1423522289026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1423522289915 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "group4_project_system.qsys " "Elaborating Qsys system entity \"group4_project_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1423522289946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:32 Progress: Loading group4_project/group4_project_system.qsys " "2015.02.09.15:51:32 Progress: Loading group4_project/group4_project_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522292146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:32 Progress: Reading input file " "2015.02.09.15:51:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522292411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:32 Progress: Adding clk_0 \[clock_source 12.1\] " "2015.02.09.15:51:32 Progress: Adding clk_0 \[clock_source 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522292583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:32 Progress: Parameterizing module clk_0 " "2015.02.09.15:51:32 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522292708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:32 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 12.1\] " "2015.02.09.15:51:32 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522292708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module nios2_qsys_0 " "2015.02.09.15:51:33 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 12.1\] " "2015.02.09.15:51:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module onchip_memory2_0 " "2015.02.09.15:51:33 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 12.1\] " "2015.02.09.15:51:33 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module sysid_qsys_0 " "2015.02.09.15:51:33 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding timer_0 \[altera_avalon_timer 12.1\] " "2015.02.09.15:51:33 Progress: Adding timer_0 \[altera_avalon_timer 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module timer_0 " "2015.02.09.15:51:33 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 12.1\] " "2015.02.09.15:51:33 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module jtag_uart_0 " "2015.02.09.15:51:33 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding character_lcd_0 \[altera_up_avalon_character_lcd 12.0\] " "2015.02.09.15:51:33 Progress: Adding character_lcd_0 \[altera_up_avalon_character_lcd 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module character_lcd_0 " "2015.02.09.15:51:33 Progress: Parameterizing module character_lcd_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding green_leds \[altera_avalon_pio 12.1\] " "2015.02.09.15:51:33 Progress: Adding green_leds \[altera_avalon_pio 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module green_leds " "2015.02.09.15:51:33 Progress: Parameterizing module green_leds" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding switch \[altera_avalon_pio 12.1\] " "2015.02.09.15:51:33 Progress: Adding switch \[altera_avalon_pio 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module switch " "2015.02.09.15:51:33 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding altpll_0 \[altpll 12.1\] " "2015.02.09.15:51:33 Progress: Adding altpll_0 \[altpll 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module altpll_0 " "2015.02.09.15:51:33 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 12.1\] " "2015.02.09.15:51:33 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module sdram_0 " "2015.02.09.15:51:33 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding sram_0 \[altera_up_avalon_sram 12.0\] " "2015.02.09.15:51:33 Progress: Adding sram_0 \[altera_up_avalon_sram 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module sram_0 " "2015.02.09.15:51:33 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding switch_0 \[altera_avalon_pio 12.1\] " "2015.02.09.15:51:33 Progress: Adding switch_0 \[altera_avalon_pio 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module switch_0 " "2015.02.09.15:51:33 Progress: Parameterizing module switch_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Adding servo_pwm_0 \[servo_pwm 1.0\] " "2015.02.09.15:51:33 Progress: Adding servo_pwm_0 \[servo_pwm 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing module servo_pwm_0 " "2015.02.09.15:51:33 Progress: Parameterizing module servo_pwm_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Building connections " "2015.02.09.15:51:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Parameterizing connections " "2015.02.09.15:51:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:33 Progress: Validating " "2015.02.09.15:51:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522293987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:34 Progress: Done reading input file " "2015.02.09.15:51:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex " "Group4_project_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Group4_project_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Group4_project_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Group4_project_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system.switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Group4_project_system.switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Group4_project_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Group4_project_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Group4_project_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Group4_project_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Group4_project_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Group4_project_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1423522294486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Group4_project_system: Generating group4_project_system \"group4_project_system\" for QUARTUS_SYNTH " "Group4_project_system: Generating group4_project_system \"group4_project_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522295219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 14 modules, 58 connections " "Pipeline_bridge_swap_transform: After transform: 14 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522295392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522295410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 29 modules, 118 connections " "Merlin_translator_transform: After transform: 29 modules, 118 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522295834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 59 modules, 318 connections " "Merlin_domain_transform: After transform: 59 modules, 318 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 74 modules, 378 connections " "Merlin_router_transform: After transform: 74 modules, 378 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 76 modules, 388 connections " "Merlin_traffic_limiter_transform: After transform: 76 modules, 388 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 80 modules, 404 connections " "Merlin_burst_transform: After transform: 80 modules, 404 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 82 modules, 317 connections " "Reset_adaptation_transform: After transform: 82 modules, 317 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 111 modules, 381 connections " "Merlin_network_to_switch_transform: After transform: 111 modules, 381 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 119 modules, 405 connections " "Merlin_width_transform: After transform: 119 modules, 405 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522296982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0 " "Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522297016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4 " "Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522297062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 121 modules, 415 connections " "Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 121 modules, 415 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522297062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 121 modules, 417 connections " "Limiter_update_transform: After transform: 121 modules, 417 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522297127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 122 modules, 420 connections " "Merlin_interrupt_mapper_transform: After transform: 122 modules, 420 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522297159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'group4_project_system_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'group4_project_system_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522298144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=group4_project_system_nios2_qsys_0 --dir=C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0001_nios2_qsys_0_gen//group4_project_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=group4_project_system_nios2_qsys_0 --dir=C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0001_nios2_qsys_0_gen//group4_project_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522298144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*) Starting Nios II generation " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2015.02.09 15:51:38 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Encrypted license found.  SOF will not be time-limited. " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)     Testbench " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)     Instruction decoding " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)       Instruction fields " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)       Instruction decodes " "Nios2_qsys_0: # 2015.02.09 15:51:39 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)       Instruction controls " "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)     Pipeline frontend " "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)     Pipeline backend " "Nios2_qsys_0: # 2015.02.09 15:51:40 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:42 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2015.02.09 15:51:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:45 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2015.02.09 15:51:45 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2015.02.09 15:51:46 (*) Done Nios II generation " "Nios2_qsys_0: # 2015.02.09 15:51:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'group4_project_system_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'group4_project_system_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"group4_project_system\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"group4_project_system\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Starting classic module elaboration. " "Starting classic module elaboration." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522306989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47 cygwin warning: " "2015.02.09.15:51:47 cygwin warning:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh " "2015.02.09.15:51:47   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh " "2015.02.09.15:51:47   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning. " "2015.02.09.15:51:47   CYGWIN environment variable option \"nodosfilewarning\" turns off this warning." {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47   Consult the user's guide for more details about POSIX paths: " "2015.02.09.15:51:47   Consult the user's guide for more details about POSIX paths:" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames " "2015.02.09.15:51:47     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.09.15:51:47 \"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1sp1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0002_sopclgen  --no_splash --refresh C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0002_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1sp1/quartus\" --sopc_perl=\"c:/altera/12.1sp1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip\" " "2015.02.09.15:51:47 \"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe\" -Xmx512M -classpath \"c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar\" sopc_builder.sopc_builder  -d\"c:/altera/12.1sp1/quartus/sopc_builder\" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0002_sopclgen  --no_splash --refresh C:/Users/rcorpuz/AppData/Local/Temp/alt6475_5114260525973515054.dir/0002_sopclgen/yysystem.v --quartus_dir=\"c:/altera/12.1sp1/quartus\" --sopc_perl=\"c:/altera/12.1sp1/quartus/bin/perl\" --sopc_lib_path=\"++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423522307535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finished ela