{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 08:47:04 2020 " "Info: Processing started: Tue Sep 08 08:47:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrafficLight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Info: Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst46 " "Warning: Block or symbol \"OR2\" of instance \"inst46\" overlaps another block or symbol" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3920 11816 11864 3984 "inst46" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst21 " "Info: Elaborating entity \"74160\" for hierarchy \"74160:inst21\"" {  } { { "TrafficLight.bdf" "inst21" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst21 " "Info: Elaborated megafunction instantiation \"74160:inst21\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 74190:inst34 " "Info: Elaborating entity \"74190\" for hierarchy \"74190:inst34\"" {  } { { "TrafficLight.bdf" "inst34" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74190:inst34 " "Info: Elaborated megafunction instantiation \"74190:inst34\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 08:47:04 2020 " "Info: Processing ended: Tue Sep 08 08:47:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
