
MS19_VER100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014efc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001048  080150dc  080150dc  000250dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016124  08016124  00030094  2**0
                  CONTENTS
  4 .ARM          00000008  08016124  08016124  00026124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801612c  0801612c  00030094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801612c  0801612c  0002612c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016130  08016130  00026130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08016134  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e80  20000094  080161c8  00030094  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20000f14  080161c8  00030f14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000306f0  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004848  00000000  00000000  000607b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000023c8  00000000  00000000  00065000  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000021e8  00000000  00000000  000673c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00030ac5  00000000  00000000  000695b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001bc3a  00000000  00000000  0009a075  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012c44e  00000000  00000000  000b5caf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e20fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a3a0  00000000  00000000  001e2178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000094 	.word	0x20000094
 80001fc:	00000000 	.word	0x00000000
 8000200:	080150c4 	.word	0x080150c4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000098 	.word	0x20000098
 800021c:	080150c4 	.word	0x080150c4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <DS2482_reset>:
//
// Returns: TRUE if device was reset
//          FALSE device not detected or failure to perform reset
//
int32_t DS2482_reset(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af02      	add	r7, sp, #8
//  I2C_stop();

  uint8_t aTxBuffer[1];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_DRST;
 80005c6:	23f0      	movs	r3, #240	; 0xf0
 80005c8:	713b      	strb	r3, [r7, #4]

  /*##- Start the transmission process #####################################*/
  /* While the I2C in reception process, user can transmit data through
   "aTxBuffer" buffer */
  /* Timeout is set to 10S */
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 80005ca:	e01a      	b.n	8000602 <DS2482_reset+0x42>
  {
    /* Error_Handler() function is called when Timeout error occurs.
     When Acknowledge failure occurs (Slave don't acknowledge its address)
     Master restarts communication */
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <DS2482_reset+0xbc>)
 80005ce:	f00e ffad 	bl	800f52c <HAL_I2C_GetError>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b20      	cmp	r3, #32
 80005d6:	d003      	beq.n	80005e0 <DS2482_reset+0x20>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 80005d8:	4829      	ldr	r0, [pc, #164]	; (8000680 <DS2482_reset+0xc0>)
 80005da:	f013 ff2b 	bl	8014434 <puts>
      break;
 80005de:	e01c      	b.n	800061a <DS2482_reset+0x5a>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 80005e0:	4826      	ldr	r0, [pc, #152]	; (800067c <DS2482_reset+0xbc>)
 80005e2:	f00e ffa3 	bl	800f52c <HAL_I2C_GetError>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	d00a      	beq.n	8000602 <DS2482_reset+0x42>
    {
      DBG_PRINT("error: DS2482_reset\r\n");
 80005ec:	4825      	ldr	r0, [pc, #148]	; (8000684 <DS2482_reset+0xc4>)
 80005ee:	f013 ff21 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit\r\n");
 80005f2:	4825      	ldr	r0, [pc, #148]	; (8000688 <DS2482_reset+0xc8>)
 80005f4:	f013 ff1e 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_ERROR_AF\r\n");
 80005f8:	4824      	ldr	r0, [pc, #144]	; (800068c <DS2482_reset+0xcc>)
 80005fa:	f013 ff1b 	bl	8014434 <puts>
      Error_Handler();
 80005fe:	f00c fa55 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 8000602:	1d3a      	adds	r2, r7, #4
 8000604:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2301      	movs	r3, #1
 800060c:	2130      	movs	r1, #48	; 0x30
 800060e:	481b      	ldr	r0, [pc, #108]	; (800067c <DS2482_reset+0xbc>)
 8000610:	f00e fda2 	bl	800f158 <HAL_I2C_Master_Transmit>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1d8      	bne.n	80005cc <DS2482_reset+0xc>
    }
  }

  /*##- Put I2C peripheral in reception process ############################*/
  /* Timeout is set to 10S */
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 800061a:	e017      	b.n	800064c <DS2482_reset+0x8c>
  {
    /* Error_Handler() function is called when Timeout error occurs.
     When Acknowledge failure occurs (Slave don't acknowledge it's address)
     Master restarts communication */
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 800061c:	4817      	ldr	r0, [pc, #92]	; (800067c <DS2482_reset+0xbc>)
 800061e:	f00e ff85 	bl	800f52c <HAL_I2C_GetError>
 8000622:	4603      	mov	r3, r0
 8000624:	2b20      	cmp	r3, #32
 8000626:	d003      	beq.n	8000630 <DS2482_reset+0x70>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000628:	4815      	ldr	r0, [pc, #84]	; (8000680 <DS2482_reset+0xc0>)
 800062a:	f013 ff03 	bl	8014434 <puts>
      break;
 800062e:	e019      	b.n	8000664 <DS2482_reset+0xa4>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000630:	4812      	ldr	r0, [pc, #72]	; (800067c <DS2482_reset+0xbc>)
 8000632:	f00e ff7b 	bl	800f52c <HAL_I2C_GetError>
 8000636:	4603      	mov	r3, r0
 8000638:	2b04      	cmp	r3, #4
 800063a:	d007      	beq.n	800064c <DS2482_reset+0x8c>
    {
      DBG_PRINT("error: DS2482_reset\r\n");
 800063c:	4811      	ldr	r0, [pc, #68]	; (8000684 <DS2482_reset+0xc4>)
 800063e:	f013 fef9 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive\r\n");
 8000642:	4813      	ldr	r0, [pc, #76]	; (8000690 <DS2482_reset+0xd0>)
 8000644:	f013 fef6 	bl	8014434 <puts>
      Error_Handler();
 8000648:	f00c fa30 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 800064c:	463a      	mov	r2, r7
 800064e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2301      	movs	r3, #1
 8000656:	2130      	movs	r1, #48	; 0x30
 8000658:	4808      	ldr	r0, [pc, #32]	; (800067c <DS2482_reset+0xbc>)
 800065a:	f00e fe71 	bl	800f340 <HAL_I2C_Master_Receive>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1db      	bne.n	800061c <DS2482_reset+0x5c>
    }
  }

//  // check for failure due to incorrect read back of status
//  return ((status& 0xF7)== 0x10);
  return ((aRxBuffer[0]& 0xF7)== 0x10);
 8000664:	783b      	ldrb	r3, [r7, #0]
 8000666:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 800066a:	2b10      	cmp	r3, #16
 800066c:	bf0c      	ite	eq
 800066e:	2301      	moveq	r3, #1
 8000670:	2300      	movne	r3, #0
 8000672:	b2db      	uxtb	r3, r3
}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000b74 	.word	0x20000b74
 8000680:	080150dc 	.word	0x080150dc
 8000684:	080150fc 	.word	0x080150fc
 8000688:	08015114 	.word	0x08015114
 800068c:	08015134 	.word	0x08015134
 8000690:	08015150 	.word	0x08015150

08000694 <DS2482_write_config>:
//
// Returns:  TRUE: config written and response correct
//           FALSE: response incorrect
//
int32_t DS2482_write_config(uint8_t config)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af02      	add	r7, sp, #8
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
//  I2C_stop();

  uint8_t aTxBuffer[2];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_WCFG;
 800069e:	23d2      	movs	r3, #210	; 0xd2
 80006a0:	733b      	strb	r3, [r7, #12]
  aTxBuffer[1]=config| (~config<< 4);
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	011b      	lsls	r3, r3, #4
 80006a8:	b25a      	sxtb	r2, r3
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b25b      	sxtb	r3, r3
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	737b      	strb	r3, [r7, #13]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 80006b6:	e017      	b.n	80006e8 <DS2482_write_config+0x54>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 80006b8:	482e      	ldr	r0, [pc, #184]	; (8000774 <DS2482_write_config+0xe0>)
 80006ba:	f00e ff37 	bl	800f52c <HAL_I2C_GetError>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b20      	cmp	r3, #32
 80006c2:	d003      	beq.n	80006cc <DS2482_write_config+0x38>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 80006c4:	482c      	ldr	r0, [pc, #176]	; (8000778 <DS2482_write_config+0xe4>)
 80006c6:	f013 feb5 	bl	8014434 <puts>
      break;
 80006ca:	e01a      	b.n	8000702 <DS2482_write_config+0x6e>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 80006cc:	4829      	ldr	r0, [pc, #164]	; (8000774 <DS2482_write_config+0xe0>)
 80006ce:	f00e ff2d 	bl	800f52c <HAL_I2C_GetError>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b04      	cmp	r3, #4
 80006d6:	d007      	beq.n	80006e8 <DS2482_write_config+0x54>
    {
      DBG_PRINT("error: DS2482_write_config\r\n");
 80006d8:	4828      	ldr	r0, [pc, #160]	; (800077c <DS2482_write_config+0xe8>)
 80006da:	f013 feab 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit\r\n");
 80006de:	4828      	ldr	r0, [pc, #160]	; (8000780 <DS2482_write_config+0xec>)
 80006e0:	f013 fea8 	bl	8014434 <puts>
      Error_Handler();
 80006e4:	f00c f9e2 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 80006e8:	f107 020c 	add.w	r2, r7, #12
 80006ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	2302      	movs	r3, #2
 80006f4:	2130      	movs	r1, #48	; 0x30
 80006f6:	481f      	ldr	r0, [pc, #124]	; (8000774 <DS2482_write_config+0xe0>)
 80006f8:	f00e fd2e 	bl	800f158 <HAL_I2C_Master_Transmit>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d1da      	bne.n	80006b8 <DS2482_write_config+0x24>
    }
  }

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000702:	e017      	b.n	8000734 <DS2482_write_config+0xa0>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000704:	481b      	ldr	r0, [pc, #108]	; (8000774 <DS2482_write_config+0xe0>)
 8000706:	f00e ff11 	bl	800f52c <HAL_I2C_GetError>
 800070a:	4603      	mov	r3, r0
 800070c:	2b20      	cmp	r3, #32
 800070e:	d003      	beq.n	8000718 <DS2482_write_config+0x84>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000710:	4819      	ldr	r0, [pc, #100]	; (8000778 <DS2482_write_config+0xe4>)
 8000712:	f013 fe8f 	bl	8014434 <puts>
      break;
 8000716:	e01a      	b.n	800074e <DS2482_write_config+0xba>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000718:	4816      	ldr	r0, [pc, #88]	; (8000774 <DS2482_write_config+0xe0>)
 800071a:	f00e ff07 	bl	800f52c <HAL_I2C_GetError>
 800071e:	4603      	mov	r3, r0
 8000720:	2b04      	cmp	r3, #4
 8000722:	d007      	beq.n	8000734 <DS2482_write_config+0xa0>
    {
      DBG_PRINT("error: DS2482_write_config\r\n");
 8000724:	4815      	ldr	r0, [pc, #84]	; (800077c <DS2482_write_config+0xe8>)
 8000726:	f013 fe85 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive\r\n");
 800072a:	4816      	ldr	r0, [pc, #88]	; (8000784 <DS2482_write_config+0xf0>)
 800072c:	f013 fe82 	bl	8014434 <puts>
      Error_Handler();
 8000730:	f00c f9bc 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000734:	f107 0208 	add.w	r2, r7, #8
 8000738:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	2130      	movs	r1, #48	; 0x30
 8000742:	480c      	ldr	r0, [pc, #48]	; (8000774 <DS2482_write_config+0xe0>)
 8000744:	f00e fdfc 	bl	800f340 <HAL_I2C_Master_Receive>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d1da      	bne.n	8000704 <DS2482_write_config+0x70>
    }
  }

  // check for failure due to incorrect read back
//  if(config!= read_config)
  if(config!= aRxBuffer[0])
 800074e:	7a3b      	ldrb	r3, [r7, #8]
 8000750:	79fa      	ldrb	r2, [r7, #7]
 8000752:	429a      	cmp	r2, r3
 8000754:	d009      	beq.n	800076a <DS2482_write_config+0xd6>
  {
    // handle error
    // ...
    DS2482_reset();
 8000756:	f7ff ff33 	bl	80005c0 <DS2482_reset>

    DBG_PRINT("error: DS2482_write_config\r\n");
 800075a:	4808      	ldr	r0, [pc, #32]	; (800077c <DS2482_write_config+0xe8>)
 800075c:	f013 fe6a 	bl	8014434 <puts>
    DBG_PRINT("error: incorrect read back\r\n");
 8000760:	4809      	ldr	r0, [pc, #36]	; (8000788 <DS2482_write_config+0xf4>)
 8000762:	f013 fe67 	bl	8014434 <puts>

    return FALSE;
 8000766:	2300      	movs	r3, #0
 8000768:	e000      	b.n	800076c <DS2482_write_config+0xd8>
  }

  return TRUE;
 800076a:	2301      	movs	r3, #1
}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000b74 	.word	0x20000b74
 8000778:	080150dc 	.word	0x080150dc
 800077c:	08015170 	.word	0x08015170
 8000780:	08015114 	.word	0x08015114
 8000784:	08015150 	.word	0x08015150
 8000788:	0801518c 	.word	0x0801518c

0800078c <DS2482_detect>:
// Returns: TRUE if device was detected and written
//          FALSE device not detected or failure to write configuration byte
//
//int32_t DS2482_detect(uint8_t addr)
int32_t DS2482_detect(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  // set global address
//  I2C_address=addr;

// reset the DS2482 ON selected address
  if(!DS2482_reset())
 8000790:	f7ff ff16 	bl	80005c0 <DS2482_reset>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d101      	bne.n	800079e <DS2482_detect+0x12>
  {
    return FALSE;
 800079a:	2300      	movs	r3, #0
 800079c:	e027      	b.n	80007ee <DS2482_detect+0x62>
  }

  // default configuration
  c1WS=FALSE;
 800079e:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <DS2482_detect+0x68>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
  cSPU=FALSE;
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <DS2482_detect+0x6c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
  //cSPU=CONFIG_SPU;
  cPPM=FALSE;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <DS2482_detect+0x70>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
  cAPU=CONFIG_APU;
 80007b0:	4b13      	ldr	r3, [pc, #76]	; (8000800 <DS2482_detect+0x74>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	601a      	str	r2, [r3, #0]

  // write the default configuration setup
  if(!DS2482_write_config(c1WS| cSPU| cPPM| cAPU))
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <DS2482_detect+0x68>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	b25a      	sxtb	r2, r3
 80007bc:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <DS2482_detect+0x6c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	b25b      	sxtb	r3, r3
 80007c2:	4313      	orrs	r3, r2
 80007c4:	b25a      	sxtb	r2, r3
 80007c6:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <DS2482_detect+0x70>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	b25b      	sxtb	r3, r3
 80007cc:	4313      	orrs	r3, r2
 80007ce:	b25a      	sxtb	r2, r3
 80007d0:	4b0b      	ldr	r3, [pc, #44]	; (8000800 <DS2482_detect+0x74>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	4313      	orrs	r3, r2
 80007d8:	b25b      	sxtb	r3, r3
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff59 	bl	8000694 <DS2482_write_config>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d101      	bne.n	80007ec <DS2482_detect+0x60>
  {
    return FALSE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	e000      	b.n	80007ee <DS2482_detect+0x62>
  }

  return TRUE;
 80007ec:	2301      	movs	r3, #1
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000880 	.word	0x20000880
 80007f8:	20000b70 	.word	0x20000b70
 80007fc:	20000a84 	.word	0x20000a84
 8000800:	20000888 	.word	0x20000888

08000804 <DS2482_channel_select>:
//
// Returns: TRUE if channel selected
//          FALSE device not detected or failure to perform select
//
int32_t DS2482_channel_select(int32_t channel)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af02      	add	r7, sp, #8
 800080a:	6078      	str	r0, [r7, #4]

//  I2C_start();
//  I2C_write(I2C_address| I2C_WRITE, EXPECT_ACK);
//  I2C_write(CMD_CHSL, EXPECT_ACK);

  switch(channel)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	2b06      	cmp	r3, #6
 8000812:	d811      	bhi.n	8000838 <DS2482_channel_select+0x34>
 8000814:	a201      	add	r2, pc, #4	; (adr r2, 800081c <DS2482_channel_select+0x18>)
 8000816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800081a:	bf00      	nop
 800081c:	08000843 	.word	0x08000843
 8000820:	0800084d 	.word	0x0800084d
 8000824:	08000857 	.word	0x08000857
 8000828:	08000861 	.word	0x08000861
 800082c:	0800086b 	.word	0x0800086b
 8000830:	08000875 	.word	0x08000875
 8000834:	0800087f 	.word	0x0800087f
  {
    default:
    case 0:
      ch=0xF0;
 8000838:	23f0      	movs	r3, #240	; 0xf0
 800083a:	73fb      	strb	r3, [r7, #15]
      ch_read=0xB8;
 800083c:	23b8      	movs	r3, #184	; 0xb8
 800083e:	73bb      	strb	r3, [r7, #14]
      break;
 8000840:	e022      	b.n	8000888 <DS2482_channel_select+0x84>
    case 1:
      ch=0xE1;
 8000842:	23e1      	movs	r3, #225	; 0xe1
 8000844:	73fb      	strb	r3, [r7, #15]
      ch_read=0xB1;
 8000846:	23b1      	movs	r3, #177	; 0xb1
 8000848:	73bb      	strb	r3, [r7, #14]
      break;
 800084a:	e01d      	b.n	8000888 <DS2482_channel_select+0x84>
    case 2:
      ch=0xD2;
 800084c:	23d2      	movs	r3, #210	; 0xd2
 800084e:	73fb      	strb	r3, [r7, #15]
      ch_read=0xAA;
 8000850:	23aa      	movs	r3, #170	; 0xaa
 8000852:	73bb      	strb	r3, [r7, #14]
      break;
 8000854:	e018      	b.n	8000888 <DS2482_channel_select+0x84>
    case 3:
      ch=0xC3;
 8000856:	23c3      	movs	r3, #195	; 0xc3
 8000858:	73fb      	strb	r3, [r7, #15]
      ch_read=0xA3;
 800085a:	23a3      	movs	r3, #163	; 0xa3
 800085c:	73bb      	strb	r3, [r7, #14]
      break;
 800085e:	e013      	b.n	8000888 <DS2482_channel_select+0x84>
    case 4:
      ch=0xB4;
 8000860:	23b4      	movs	r3, #180	; 0xb4
 8000862:	73fb      	strb	r3, [r7, #15]
      ch_read=0x9C;
 8000864:	239c      	movs	r3, #156	; 0x9c
 8000866:	73bb      	strb	r3, [r7, #14]
      break;
 8000868:	e00e      	b.n	8000888 <DS2482_channel_select+0x84>
    case 5:
      ch=0xA5;
 800086a:	23a5      	movs	r3, #165	; 0xa5
 800086c:	73fb      	strb	r3, [r7, #15]
      ch_read=0x95;
 800086e:	2395      	movs	r3, #149	; 0x95
 8000870:	73bb      	strb	r3, [r7, #14]
      break;
 8000872:	e009      	b.n	8000888 <DS2482_channel_select+0x84>
    case 6:
      ch=0x96;
 8000874:	2396      	movs	r3, #150	; 0x96
 8000876:	73fb      	strb	r3, [r7, #15]
      ch_read=0x8E;
 8000878:	238e      	movs	r3, #142	; 0x8e
 800087a:	73bb      	strb	r3, [r7, #14]
      break;
 800087c:	e004      	b.n	8000888 <DS2482_channel_select+0x84>
    case 7:
      ch=0x87;
 800087e:	2387      	movs	r3, #135	; 0x87
 8000880:	73fb      	strb	r3, [r7, #15]
      ch_read=0x87;
 8000882:	2387      	movs	r3, #135	; 0x87
 8000884:	73bb      	strb	r3, [r7, #14]
      break;
 8000886:	bf00      	nop
//  I2C_stop();

  uint8_t aTxBuffer[2];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_CHSL;
 8000888:	23c3      	movs	r3, #195	; 0xc3
 800088a:	733b      	strb	r3, [r7, #12]
  aTxBuffer[1]=ch;
 800088c:	7bfb      	ldrb	r3, [r7, #15]
 800088e:	737b      	strb	r3, [r7, #13]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 8000890:	e017      	b.n	80008c2 <DS2482_channel_select+0xbe>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000892:	482b      	ldr	r0, [pc, #172]	; (8000940 <DS2482_channel_select+0x13c>)
 8000894:	f00e fe4a 	bl	800f52c <HAL_I2C_GetError>
 8000898:	4603      	mov	r3, r0
 800089a:	2b20      	cmp	r3, #32
 800089c:	d003      	beq.n	80008a6 <DS2482_channel_select+0xa2>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 800089e:	4829      	ldr	r0, [pc, #164]	; (8000944 <DS2482_channel_select+0x140>)
 80008a0:	f013 fdc8 	bl	8014434 <puts>
      break;
 80008a4:	e01a      	b.n	80008dc <DS2482_channel_select+0xd8>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 80008a6:	4826      	ldr	r0, [pc, #152]	; (8000940 <DS2482_channel_select+0x13c>)
 80008a8:	f00e fe40 	bl	800f52c <HAL_I2C_GetError>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b04      	cmp	r3, #4
 80008b0:	d007      	beq.n	80008c2 <DS2482_channel_select+0xbe>
    {
      DBG_PRINT("error: DS2482_channel_select\r\n");
 80008b2:	4825      	ldr	r0, [pc, #148]	; (8000948 <DS2482_channel_select+0x144>)
 80008b4:	f013 fdbe 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit\r\n");
 80008b8:	4824      	ldr	r0, [pc, #144]	; (800094c <DS2482_channel_select+0x148>)
 80008ba:	f013 fdbb 	bl	8014434 <puts>
      Error_Handler();
 80008be:	f00c f8f5 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 80008c2:	f107 020c 	add.w	r2, r7, #12
 80008c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ca:	9300      	str	r3, [sp, #0]
 80008cc:	2302      	movs	r3, #2
 80008ce:	2130      	movs	r1, #48	; 0x30
 80008d0:	481b      	ldr	r0, [pc, #108]	; (8000940 <DS2482_channel_select+0x13c>)
 80008d2:	f00e fc41 	bl	800f158 <HAL_I2C_Master_Transmit>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d1da      	bne.n	8000892 <DS2482_channel_select+0x8e>
    }
  }

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 80008dc:	e017      	b.n	800090e <DS2482_channel_select+0x10a>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 80008de:	4818      	ldr	r0, [pc, #96]	; (8000940 <DS2482_channel_select+0x13c>)
 80008e0:	f00e fe24 	bl	800f52c <HAL_I2C_GetError>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b20      	cmp	r3, #32
 80008e8:	d003      	beq.n	80008f2 <DS2482_channel_select+0xee>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 80008ea:	4816      	ldr	r0, [pc, #88]	; (8000944 <DS2482_channel_select+0x140>)
 80008ec:	f013 fda2 	bl	8014434 <puts>
      break;
 80008f0:	e01a      	b.n	8000928 <DS2482_channel_select+0x124>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 80008f2:	4813      	ldr	r0, [pc, #76]	; (8000940 <DS2482_channel_select+0x13c>)
 80008f4:	f00e fe1a 	bl	800f52c <HAL_I2C_GetError>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	d007      	beq.n	800090e <DS2482_channel_select+0x10a>
    {
      DBG_PRINT("error: DS2482_channel_select\r\n");
 80008fe:	4812      	ldr	r0, [pc, #72]	; (8000948 <DS2482_channel_select+0x144>)
 8000900:	f013 fd98 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive\r\n");
 8000904:	4812      	ldr	r0, [pc, #72]	; (8000950 <DS2482_channel_select+0x14c>)
 8000906:	f013 fd95 	bl	8014434 <puts>
      Error_Handler();
 800090a:	f00c f8cf 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 800090e:	f107 0208 	add.w	r2, r7, #8
 8000912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	2301      	movs	r3, #1
 800091a:	2130      	movs	r1, #48	; 0x30
 800091c:	4808      	ldr	r0, [pc, #32]	; (8000940 <DS2482_channel_select+0x13c>)
 800091e:	f00e fd0f 	bl	800f340 <HAL_I2C_Master_Receive>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d1da      	bne.n	80008de <DS2482_channel_select+0xda>
    }
  }

  // check for failure due to incorrect read back of channel
//  return (check== ch_read);
  return (aRxBuffer[0]== ch_read);
 8000928:	7a3b      	ldrb	r3, [r7, #8]
 800092a:	7bba      	ldrb	r2, [r7, #14]
 800092c:	429a      	cmp	r2, r3
 800092e:	bf0c      	ite	eq
 8000930:	2301      	moveq	r3, #1
 8000932:	2300      	movne	r3, #0
 8000934:	b2db      	uxtb	r3, r3
}
 8000936:	4618      	mov	r0, r3
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000b74 	.word	0x20000b74
 8000944:	080150dc 	.word	0x080150dc
 8000948:	080151a8 	.word	0x080151a8
 800094c:	08015114 	.word	0x08015114
 8000950:	08015150 	.word	0x08015150

08000954 <OWReset>:
//
// Returns: TRUE(1):  presence pulse(s) detected, device(s) reset
//          FALSE(0): no presence pulses detected
//
int32_t OWReset(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af02      	add	r7, sp, #8
  uint8_t status;
  int32_t poll_count=0;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
//  I2C_stop();

  uint8_t aTxBuffer[1];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_1WRS;
 800095e:	23b4      	movs	r3, #180	; 0xb4
 8000960:	723b      	strb	r3, [r7, #8]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 8000962:	e017      	b.n	8000994 <OWReset+0x40>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000964:	4854      	ldr	r0, [pc, #336]	; (8000ab8 <OWReset+0x164>)
 8000966:	f00e fde1 	bl	800f52c <HAL_I2C_GetError>
 800096a:	4603      	mov	r3, r0
 800096c:	2b20      	cmp	r3, #32
 800096e:	d003      	beq.n	8000978 <OWReset+0x24>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000970:	4852      	ldr	r0, [pc, #328]	; (8000abc <OWReset+0x168>)
 8000972:	f013 fd5f 	bl	8014434 <puts>
      break;
 8000976:	e01a      	b.n	80009ae <OWReset+0x5a>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000978:	484f      	ldr	r0, [pc, #316]	; (8000ab8 <OWReset+0x164>)
 800097a:	f00e fdd7 	bl	800f52c <HAL_I2C_GetError>
 800097e:	4603      	mov	r3, r0
 8000980:	2b04      	cmp	r3, #4
 8000982:	d007      	beq.n	8000994 <OWReset+0x40>
    {
      DBG_PRINT("error: OWReset\r\n");
 8000984:	484e      	ldr	r0, [pc, #312]	; (8000ac0 <OWReset+0x16c>)
 8000986:	f013 fd55 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit\r\n");
 800098a:	484e      	ldr	r0, [pc, #312]	; (8000ac4 <OWReset+0x170>)
 800098c:	f013 fd52 	bl	8014434 <puts>
      Error_Handler();
 8000990:	f00c f88c 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 8000994:	f107 0208 	add.w	r2, r7, #8
 8000998:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	2301      	movs	r3, #1
 80009a0:	2130      	movs	r1, #48	; 0x30
 80009a2:	4845      	ldr	r0, [pc, #276]	; (8000ab8 <OWReset+0x164>)
 80009a4:	f00e fbd8 	bl	800f158 <HAL_I2C_Master_Transmit>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d1da      	bne.n	8000964 <OWReset+0x10>
    }
  }

  if(c1WS== FALSE) delay_ms(1);
 80009ae:	4b46      	ldr	r3, [pc, #280]	; (8000ac8 <OWReset+0x174>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d11b      	bne.n	80009ee <OWReset+0x9a>
 80009b6:	2001      	movs	r0, #1
 80009b8:	f013 f9e2 	bl	8013d80 <LL_mDelay>

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 80009bc:	e017      	b.n	80009ee <OWReset+0x9a>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 80009be:	483e      	ldr	r0, [pc, #248]	; (8000ab8 <OWReset+0x164>)
 80009c0:	f00e fdb4 	bl	800f52c <HAL_I2C_GetError>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b20      	cmp	r3, #32
 80009c8:	d003      	beq.n	80009d2 <OWReset+0x7e>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 80009ca:	483c      	ldr	r0, [pc, #240]	; (8000abc <OWReset+0x168>)
 80009cc:	f013 fd32 	bl	8014434 <puts>
      break;
 80009d0:	e019      	b.n	8000a06 <OWReset+0xb2>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 80009d2:	4839      	ldr	r0, [pc, #228]	; (8000ab8 <OWReset+0x164>)
 80009d4:	f00e fdaa 	bl	800f52c <HAL_I2C_GetError>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b04      	cmp	r3, #4
 80009dc:	d007      	beq.n	80009ee <OWReset+0x9a>
    {
      DBG_PRINT("error: OWReset\r\n");
 80009de:	4838      	ldr	r0, [pc, #224]	; (8000ac0 <OWReset+0x16c>)
 80009e0:	f013 fd28 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive1\r\n");
 80009e4:	4839      	ldr	r0, [pc, #228]	; (8000acc <OWReset+0x178>)
 80009e6:	f013 fd25 	bl	8014434 <puts>
      Error_Handler();
 80009ea:	f00c f85f 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 80009ee:	1d3a      	adds	r2, r7, #4
 80009f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	2301      	movs	r3, #1
 80009f8:	2130      	movs	r1, #48	; 0x30
 80009fa:	482f      	ldr	r0, [pc, #188]	; (8000ab8 <OWReset+0x164>)
 80009fc:	f00e fca0 	bl	800f340 <HAL_I2C_Master_Receive>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d1db      	bne.n	80009be <OWReset+0x6a>
    }
  }

  status=aRxBuffer[0];
 8000a06:	793b      	ldrb	r3, [r7, #4]
 8000a08:	72fb      	strb	r3, [r7, #11]
  do
  {
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000a0a:	e017      	b.n	8000a3c <OWReset+0xe8>
    {
      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000a0c:	482a      	ldr	r0, [pc, #168]	; (8000ab8 <OWReset+0x164>)
 8000a0e:	f00e fd8d 	bl	800f52c <HAL_I2C_GetError>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b20      	cmp	r3, #32
 8000a16:	d003      	beq.n	8000a20 <OWReset+0xcc>
      {
        DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000a18:	4828      	ldr	r0, [pc, #160]	; (8000abc <OWReset+0x168>)
 8000a1a:	f013 fd0b 	bl	8014434 <puts>
        break;
 8000a1e:	e019      	b.n	8000a54 <OWReset+0x100>
      }

      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000a20:	4825      	ldr	r0, [pc, #148]	; (8000ab8 <OWReset+0x164>)
 8000a22:	f00e fd83 	bl	800f52c <HAL_I2C_GetError>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	d007      	beq.n	8000a3c <OWReset+0xe8>
      {
        DBG_PRINT("error: OWReset\r\n");
 8000a2c:	4824      	ldr	r0, [pc, #144]	; (8000ac0 <OWReset+0x16c>)
 8000a2e:	f013 fd01 	bl	8014434 <puts>
        DBG_PRINT("error: HAL_I2C_Master_Receive2\r\n");
 8000a32:	4827      	ldr	r0, [pc, #156]	; (8000ad0 <OWReset+0x17c>)
 8000a34:	f013 fcfe 	bl	8014434 <puts>
        Error_Handler();
 8000a38:	f00c f838 	bl	800caac <Error_Handler>
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000a3c:	1d3a      	adds	r2, r7, #4
 8000a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	2301      	movs	r3, #1
 8000a46:	2130      	movs	r1, #48	; 0x30
 8000a48:	481b      	ldr	r0, [pc, #108]	; (8000ab8 <OWReset+0x164>)
 8000a4a:	f00e fc79 	bl	800f340 <HAL_I2C_Master_Receive>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d1db      	bne.n	8000a0c <OWReset+0xb8>
      }
    }
    status=aRxBuffer[0]& STATUS_1WB;
 8000a54:	793b      	ldrb	r3, [r7, #4]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	72fb      	strb	r3, [r7, #11]
  } while((status& STATUS_1WB)&& (poll_count++< POLL_LIMIT));
 8000a5c:	7afb      	ldrb	r3, [r7, #11]
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d004      	beq.n	8000a70 <OWReset+0x11c>
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	1c5a      	adds	r2, r3, #1
 8000a6a:	60fa      	str	r2, [r7, #12]
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	dde5      	ble.n	8000a3c <OWReset+0xe8>

  // check for failure due to poll limit reached
  if(poll_count>= POLL_LIMIT)
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2b04      	cmp	r3, #4
 8000a74:	dd07      	ble.n	8000a86 <OWReset+0x132>
  {
    // handle error
    // ...
    //DS2482_reset();

    DBG_PRINT("error: OWReset\r\n");
 8000a76:	4812      	ldr	r0, [pc, #72]	; (8000ac0 <OWReset+0x16c>)
 8000a78:	f013 fcdc 	bl	8014434 <puts>
    DBG_PRINT("error: poll limit reached\r\n");
 8000a7c:	4815      	ldr	r0, [pc, #84]	; (8000ad4 <OWReset+0x180>)
 8000a7e:	f013 fcd9 	bl	8014434 <puts>

    return FALSE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	e013      	b.n	8000aae <OWReset+0x15a>
  }

  // check for short condition
  if(status& STATUS_SD) short_detected= TRUE;
 8000a86:	7afb      	ldrb	r3, [r7, #11]
 8000a88:	f003 0304 	and.w	r3, r3, #4
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <OWReset+0x144>
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <OWReset+0x184>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	e002      	b.n	8000a9e <OWReset+0x14a>
  else short_detected= FALSE;
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <OWReset+0x184>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]

  // check for presence detect
  if(status& STATUS_PPD)
 8000a9e:	7afb      	ldrb	r3, [r7, #11]
 8000aa0:	f003 0302 	and.w	r3, r3, #2
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <OWReset+0x158>
  {
    return TRUE;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	e000      	b.n	8000aae <OWReset+0x15a>
  }
  else
  {
    return FALSE;
 8000aac:	2300      	movs	r3, #0
  }
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000b74 	.word	0x20000b74
 8000abc:	080150dc 	.word	0x080150dc
 8000ac0:	080151c8 	.word	0x080151c8
 8000ac4:	08015114 	.word	0x08015114
 8000ac8:	20000880 	.word	0x20000880
 8000acc:	080151d8 	.word	0x080151d8
 8000ad0:	080151f8 	.word	0x080151f8
 8000ad4:	08015218 	.word	0x08015218
 8000ad8:	2000090c 	.word	0x2000090c

08000adc <OWWriteByte>:
//
// Returns:  TRUE: bytes written and echo was the same
//           FALSE: echo was not the same
//
void OWWriteByte(uint8_t sendbyte)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b088      	sub	sp, #32
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
  uint8_t status;
  int32_t poll_count=0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	617b      	str	r3, [r7, #20]
//  I2C_stop();

  uint8_t aTxBuffer[2];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_1WWB;
 8000aea:	23a5      	movs	r3, #165	; 0xa5
 8000aec:	743b      	strb	r3, [r7, #16]
  aTxBuffer[1]=sendbyte;
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	747b      	strb	r3, [r7, #17]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 8000af2:	e017      	b.n	8000b24 <OWWriteByte+0x48>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000af4:	484a      	ldr	r0, [pc, #296]	; (8000c20 <OWWriteByte+0x144>)
 8000af6:	f00e fd19 	bl	800f52c <HAL_I2C_GetError>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b20      	cmp	r3, #32
 8000afe:	d003      	beq.n	8000b08 <OWWriteByte+0x2c>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000b00:	4848      	ldr	r0, [pc, #288]	; (8000c24 <OWWriteByte+0x148>)
 8000b02:	f013 fc97 	bl	8014434 <puts>
      break;
 8000b06:	e01a      	b.n	8000b3e <OWWriteByte+0x62>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000b08:	4845      	ldr	r0, [pc, #276]	; (8000c20 <OWWriteByte+0x144>)
 8000b0a:	f00e fd0f 	bl	800f52c <HAL_I2C_GetError>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d007      	beq.n	8000b24 <OWWriteByte+0x48>
    {
      DBG_PRINT("error: OWWriteByte\r\n");
 8000b14:	4844      	ldr	r0, [pc, #272]	; (8000c28 <OWWriteByte+0x14c>)
 8000b16:	f013 fc8d 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit\r\n");
 8000b1a:	4844      	ldr	r0, [pc, #272]	; (8000c2c <OWWriteByte+0x150>)
 8000b1c:	f013 fc8a 	bl	8014434 <puts>
      Error_Handler();
 8000b20:	f00b ffc4 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 8000b24:	f107 0210 	add.w	r2, r7, #16
 8000b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b2c:	9300      	str	r3, [sp, #0]
 8000b2e:	2302      	movs	r3, #2
 8000b30:	2130      	movs	r1, #48	; 0x30
 8000b32:	483b      	ldr	r0, [pc, #236]	; (8000c20 <OWWriteByte+0x144>)
 8000b34:	f00e fb10 	bl	800f158 <HAL_I2C_Master_Transmit>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1da      	bne.n	8000af4 <OWWriteByte+0x18>
    }
  }

  if(c1WS== FALSE) delay_ms(1);
 8000b3e:	4b3c      	ldr	r3, [pc, #240]	; (8000c30 <OWWriteByte+0x154>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d11b      	bne.n	8000b7e <OWWriteByte+0xa2>
 8000b46:	2001      	movs	r0, #1
 8000b48:	f013 f91a 	bl	8013d80 <LL_mDelay>

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000b4c:	e017      	b.n	8000b7e <OWWriteByte+0xa2>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000b4e:	4834      	ldr	r0, [pc, #208]	; (8000c20 <OWWriteByte+0x144>)
 8000b50:	f00e fcec 	bl	800f52c <HAL_I2C_GetError>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b20      	cmp	r3, #32
 8000b58:	d003      	beq.n	8000b62 <OWWriteByte+0x86>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000b5a:	4832      	ldr	r0, [pc, #200]	; (8000c24 <OWWriteByte+0x148>)
 8000b5c:	f013 fc6a 	bl	8014434 <puts>
      break;
 8000b60:	e01a      	b.n	8000b98 <OWWriteByte+0xbc>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000b62:	482f      	ldr	r0, [pc, #188]	; (8000c20 <OWWriteByte+0x144>)
 8000b64:	f00e fce2 	bl	800f52c <HAL_I2C_GetError>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	d007      	beq.n	8000b7e <OWWriteByte+0xa2>
    {
      DBG_PRINT("error: OWWriteByte\r\n");
 8000b6e:	482e      	ldr	r0, [pc, #184]	; (8000c28 <OWWriteByte+0x14c>)
 8000b70:	f013 fc60 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive1\r\n");
 8000b74:	482f      	ldr	r0, [pc, #188]	; (8000c34 <OWWriteByte+0x158>)
 8000b76:	f013 fc5d 	bl	8014434 <puts>
      Error_Handler();
 8000b7a:	f00b ff97 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000b7e:	f107 020c 	add.w	r2, r7, #12
 8000b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	2301      	movs	r3, #1
 8000b8a:	2130      	movs	r1, #48	; 0x30
 8000b8c:	4824      	ldr	r0, [pc, #144]	; (8000c20 <OWWriteByte+0x144>)
 8000b8e:	f00e fbd7 	bl	800f340 <HAL_I2C_Master_Receive>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1da      	bne.n	8000b4e <OWWriteByte+0x72>
    }
  }

  status=aRxBuffer[0];
 8000b98:	7b3b      	ldrb	r3, [r7, #12]
 8000b9a:	74fb      	strb	r3, [r7, #19]
  do
  {
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000b9c:	e017      	b.n	8000bce <OWWriteByte+0xf2>
    {
      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000b9e:	4820      	ldr	r0, [pc, #128]	; (8000c20 <OWWriteByte+0x144>)
 8000ba0:	f00e fcc4 	bl	800f52c <HAL_I2C_GetError>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b20      	cmp	r3, #32
 8000ba8:	d003      	beq.n	8000bb2 <OWWriteByte+0xd6>
      {
        DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000baa:	481e      	ldr	r0, [pc, #120]	; (8000c24 <OWWriteByte+0x148>)
 8000bac:	f013 fc42 	bl	8014434 <puts>
        break;
 8000bb0:	e01a      	b.n	8000be8 <OWWriteByte+0x10c>
      }

      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000bb2:	481b      	ldr	r0, [pc, #108]	; (8000c20 <OWWriteByte+0x144>)
 8000bb4:	f00e fcba 	bl	800f52c <HAL_I2C_GetError>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	d007      	beq.n	8000bce <OWWriteByte+0xf2>
      {
        DBG_PRINT("error: OWWriteByte\r\n");
 8000bbe:	481a      	ldr	r0, [pc, #104]	; (8000c28 <OWWriteByte+0x14c>)
 8000bc0:	f013 fc38 	bl	8014434 <puts>
        DBG_PRINT("error: HAL_I2C_Master_Receive2\r\n");
 8000bc4:	481c      	ldr	r0, [pc, #112]	; (8000c38 <OWWriteByte+0x15c>)
 8000bc6:	f013 fc35 	bl	8014434 <puts>
        Error_Handler();
 8000bca:	f00b ff6f 	bl	800caac <Error_Handler>
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000bce:	f107 020c 	add.w	r2, r7, #12
 8000bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	2130      	movs	r1, #48	; 0x30
 8000bdc:	4810      	ldr	r0, [pc, #64]	; (8000c20 <OWWriteByte+0x144>)
 8000bde:	f00e fbaf 	bl	800f340 <HAL_I2C_Master_Receive>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1da      	bne.n	8000b9e <OWWriteByte+0xc2>
      }
    }
    status=aRxBuffer[0]& STATUS_1WB;
 8000be8:	7b3b      	ldrb	r3, [r7, #12]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	74fb      	strb	r3, [r7, #19]
  } while((status& STATUS_1WB)&& (poll_count++< POLL_LIMIT));
 8000bf0:	7cfb      	ldrb	r3, [r7, #19]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d004      	beq.n	8000c04 <OWWriteByte+0x128>
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	1c5a      	adds	r2, r3, #1
 8000bfe:	617a      	str	r2, [r7, #20]
 8000c00:	2b04      	cmp	r3, #4
 8000c02:	dde4      	ble.n	8000bce <OWWriteByte+0xf2>

  // check for failure due to poll limit reached
  if(poll_count>= POLL_LIMIT)
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	dd05      	ble.n	8000c16 <OWWriteByte+0x13a>
  {
    // handle error
    // ...
    //DS2482_reset();

    DBG_PRINT("error: OWWriteByte\r\n");
 8000c0a:	4807      	ldr	r0, [pc, #28]	; (8000c28 <OWWriteByte+0x14c>)
 8000c0c:	f013 fc12 	bl	8014434 <puts>
    DBG_PRINT("error: poll limit reached\r\n");
 8000c10:	480a      	ldr	r0, [pc, #40]	; (8000c3c <OWWriteByte+0x160>)
 8000c12:	f013 fc0f 	bl	8014434 <puts>
  }
}
 8000c16:	bf00      	nop
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000b74 	.word	0x20000b74
 8000c24:	080150dc 	.word	0x080150dc
 8000c28:	08015234 	.word	0x08015234
 8000c2c:	08015114 	.word	0x08015114
 8000c30:	20000880 	.word	0x20000880
 8000c34:	080151d8 	.word	0x080151d8
 8000c38:	080151f8 	.word	0x080151f8
 8000c3c:	08015218 	.word	0x08015218

08000c40 <OWReadByte>:
// result 8 bits read from the 1-Wire Net.
//
// Returns:  8 bits read from 1-Wire Net
//
uint8_t OWReadByte(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af02      	add	r7, sp, #8
  uint8_t data, status;
  int32_t poll_count=0;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
//    status=I2C_read(status& STATUS_1WB);
//  } while((status& STATUS_1WB)&& (poll_count++< POLL_LIMIT));
  uint8_t aTxBuffer[2];
  uint8_t aRxBuffer[1];

  aTxBuffer[0]=CMD_1WRB;
 8000c4a:	2396      	movs	r3, #150	; 0x96
 8000c4c:	723b      	strb	r3, [r7, #8]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 8000c4e:	e017      	b.n	8000c80 <OWReadByte+0x40>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000c50:	4873      	ldr	r0, [pc, #460]	; (8000e20 <OWReadByte+0x1e0>)
 8000c52:	f00e fc6b 	bl	800f52c <HAL_I2C_GetError>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b20      	cmp	r3, #32
 8000c5a:	d003      	beq.n	8000c64 <OWReadByte+0x24>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000c5c:	4871      	ldr	r0, [pc, #452]	; (8000e24 <OWReadByte+0x1e4>)
 8000c5e:	f013 fbe9 	bl	8014434 <puts>
      break;
 8000c62:	e01a      	b.n	8000c9a <OWReadByte+0x5a>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000c64:	486e      	ldr	r0, [pc, #440]	; (8000e20 <OWReadByte+0x1e0>)
 8000c66:	f00e fc61 	bl	800f52c <HAL_I2C_GetError>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	d007      	beq.n	8000c80 <OWReadByte+0x40>
    {
      DBG_PRINT("error: OWReadByte\r\n");
 8000c70:	486d      	ldr	r0, [pc, #436]	; (8000e28 <OWReadByte+0x1e8>)
 8000c72:	f013 fbdf 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit1\r\n");
 8000c76:	486d      	ldr	r0, [pc, #436]	; (8000e2c <OWReadByte+0x1ec>)
 8000c78:	f013 fbdc 	bl	8014434 <puts>
      Error_Handler();
 8000c7c:	f00b ff16 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 1, 1000)!= HAL_OK)
 8000c80:	f107 0208 	add.w	r2, r7, #8
 8000c84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c88:	9300      	str	r3, [sp, #0]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	2130      	movs	r1, #48	; 0x30
 8000c8e:	4864      	ldr	r0, [pc, #400]	; (8000e20 <OWReadByte+0x1e0>)
 8000c90:	f00e fa62 	bl	800f158 <HAL_I2C_Master_Transmit>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1da      	bne.n	8000c50 <OWReadByte+0x10>
    }
  }

  if(c1WS== FALSE) delay_ms(1);
 8000c9a:	4b65      	ldr	r3, [pc, #404]	; (8000e30 <OWReadByte+0x1f0>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d11b      	bne.n	8000cda <OWReadByte+0x9a>
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f013 f86c 	bl	8013d80 <LL_mDelay>

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000ca8:	e017      	b.n	8000cda <OWReadByte+0x9a>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000caa:	485d      	ldr	r0, [pc, #372]	; (8000e20 <OWReadByte+0x1e0>)
 8000cac:	f00e fc3e 	bl	800f52c <HAL_I2C_GetError>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b20      	cmp	r3, #32
 8000cb4:	d003      	beq.n	8000cbe <OWReadByte+0x7e>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000cb6:	485b      	ldr	r0, [pc, #364]	; (8000e24 <OWReadByte+0x1e4>)
 8000cb8:	f013 fbbc 	bl	8014434 <puts>
      break;
 8000cbc:	e019      	b.n	8000cf2 <OWReadByte+0xb2>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000cbe:	4858      	ldr	r0, [pc, #352]	; (8000e20 <OWReadByte+0x1e0>)
 8000cc0:	f00e fc34 	bl	800f52c <HAL_I2C_GetError>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b04      	cmp	r3, #4
 8000cc8:	d007      	beq.n	8000cda <OWReadByte+0x9a>
    {
      DBG_PRINT("error: OWReadByte\r\n");
 8000cca:	4857      	ldr	r0, [pc, #348]	; (8000e28 <OWReadByte+0x1e8>)
 8000ccc:	f013 fbb2 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive1\r\n");
 8000cd0:	4858      	ldr	r0, [pc, #352]	; (8000e34 <OWReadByte+0x1f4>)
 8000cd2:	f013 fbaf 	bl	8014434 <puts>
      Error_Handler();
 8000cd6:	f00b fee9 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000cda:	1d3a      	adds	r2, r7, #4
 8000cdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	2130      	movs	r1, #48	; 0x30
 8000ce6:	484e      	ldr	r0, [pc, #312]	; (8000e20 <OWReadByte+0x1e0>)
 8000ce8:	f00e fb2a 	bl	800f340 <HAL_I2C_Master_Receive>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1db      	bne.n	8000caa <OWReadByte+0x6a>
    }
  }

  status=aRxBuffer[0];
 8000cf2:	793b      	ldrb	r3, [r7, #4]
 8000cf4:	72fb      	strb	r3, [r7, #11]
  do
  {
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000cf6:	e017      	b.n	8000d28 <OWReadByte+0xe8>
    {
      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000cf8:	4849      	ldr	r0, [pc, #292]	; (8000e20 <OWReadByte+0x1e0>)
 8000cfa:	f00e fc17 	bl	800f52c <HAL_I2C_GetError>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b20      	cmp	r3, #32
 8000d02:	d003      	beq.n	8000d0c <OWReadByte+0xcc>
      {
        DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000d04:	4847      	ldr	r0, [pc, #284]	; (8000e24 <OWReadByte+0x1e4>)
 8000d06:	f013 fb95 	bl	8014434 <puts>
        break;
 8000d0a:	e019      	b.n	8000d40 <OWReadByte+0x100>
      }

      if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000d0c:	4844      	ldr	r0, [pc, #272]	; (8000e20 <OWReadByte+0x1e0>)
 8000d0e:	f00e fc0d 	bl	800f52c <HAL_I2C_GetError>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b04      	cmp	r3, #4
 8000d16:	d007      	beq.n	8000d28 <OWReadByte+0xe8>
      {
        DBG_PRINT("error: OWReadByte\r\n");
 8000d18:	4843      	ldr	r0, [pc, #268]	; (8000e28 <OWReadByte+0x1e8>)
 8000d1a:	f013 fb8b 	bl	8014434 <puts>
        DBG_PRINT("error: HAL_I2C_Master_Receive2\r\n");
 8000d1e:	4846      	ldr	r0, [pc, #280]	; (8000e38 <OWReadByte+0x1f8>)
 8000d20:	f013 fb88 	bl	8014434 <puts>
        Error_Handler();
 8000d24:	f00b fec2 	bl	800caac <Error_Handler>
    while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000d28:	1d3a      	adds	r2, r7, #4
 8000d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2301      	movs	r3, #1
 8000d32:	2130      	movs	r1, #48	; 0x30
 8000d34:	483a      	ldr	r0, [pc, #232]	; (8000e20 <OWReadByte+0x1e0>)
 8000d36:	f00e fb03 	bl	800f340 <HAL_I2C_Master_Receive>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d1db      	bne.n	8000cf8 <OWReadByte+0xb8>
      }
    }
    status=aRxBuffer[0]& STATUS_1WB;
 8000d40:	793b      	ldrb	r3, [r7, #4]
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	72fb      	strb	r3, [r7, #11]
  } while((status& STATUS_1WB)&& (poll_count++< POLL_LIMIT));
 8000d48:	7afb      	ldrb	r3, [r7, #11]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d004      	beq.n	8000d5c <OWReadByte+0x11c>
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1c5a      	adds	r2, r3, #1
 8000d56:	60fa      	str	r2, [r7, #12]
 8000d58:	2b04      	cmp	r3, #4
 8000d5a:	dde5      	ble.n	8000d28 <OWReadByte+0xe8>

  // check for failure due to poll limit reached
  if(poll_count>= POLL_LIMIT)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	2b04      	cmp	r3, #4
 8000d60:	dd07      	ble.n	8000d72 <OWReadByte+0x132>
  {
    // handle error
    // ...
    //DS2482_reset();

    DBG_PRINT("error: OWReadByte\r\n");
 8000d62:	4831      	ldr	r0, [pc, #196]	; (8000e28 <OWReadByte+0x1e8>)
 8000d64:	f013 fb66 	bl	8014434 <puts>
    DBG_PRINT("error: poll limit reached\r\n");
 8000d68:	4834      	ldr	r0, [pc, #208]	; (8000e3c <OWReadByte+0x1fc>)
 8000d6a:	f013 fb63 	bl	8014434 <puts>

    return 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e051      	b.n	8000e16 <OWReadByte+0x1d6>
//  I2C_rep_start();
//  I2C_write(I2C_address| I2C_READ, EXPECT_ACK);
//  data=I2C_read(NACK);
//  I2C_stop();

  aTxBuffer[0]=CMD_SRP;
 8000d72:	23e1      	movs	r3, #225	; 0xe1
 8000d74:	723b      	strb	r3, [r7, #8]
  aTxBuffer[1]=0xE1;
 8000d76:	23e1      	movs	r3, #225	; 0xe1
 8000d78:	727b      	strb	r3, [r7, #9]

  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 8000d7a:	e017      	b.n	8000dac <OWReadByte+0x16c>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000d7c:	4828      	ldr	r0, [pc, #160]	; (8000e20 <OWReadByte+0x1e0>)
 8000d7e:	f00e fbd5 	bl	800f52c <HAL_I2C_GetError>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b20      	cmp	r3, #32
 8000d86:	d003      	beq.n	8000d90 <OWReadByte+0x150>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000d88:	4826      	ldr	r0, [pc, #152]	; (8000e24 <OWReadByte+0x1e4>)
 8000d8a:	f013 fb53 	bl	8014434 <puts>
      break;
 8000d8e:	e01a      	b.n	8000dc6 <OWReadByte+0x186>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000d90:	4823      	ldr	r0, [pc, #140]	; (8000e20 <OWReadByte+0x1e0>)
 8000d92:	f00e fbcb 	bl	800f52c <HAL_I2C_GetError>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d007      	beq.n	8000dac <OWReadByte+0x16c>
    {
      DBG_PRINT("error: OWReadByte\r\n");
 8000d9c:	4822      	ldr	r0, [pc, #136]	; (8000e28 <OWReadByte+0x1e8>)
 8000d9e:	f013 fb49 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Transmit2\r\n");
 8000da2:	4827      	ldr	r0, [pc, #156]	; (8000e40 <OWReadByte+0x200>)
 8000da4:	f013 fb46 	bl	8014434 <puts>
      Error_Handler();
 8000da8:	f00b fe80 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Transmit(&hi2c3, (uint16_t)I2C_ADDRESS, aTxBuffer, 2, 1000)!= HAL_OK)
 8000dac:	f107 0208 	add.w	r2, r7, #8
 8000db0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	2302      	movs	r3, #2
 8000db8:	2130      	movs	r1, #48	; 0x30
 8000dba:	4819      	ldr	r0, [pc, #100]	; (8000e20 <OWReadByte+0x1e0>)
 8000dbc:	f00e f9cc 	bl	800f158 <HAL_I2C_Master_Transmit>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d1da      	bne.n	8000d7c <OWReadByte+0x13c>
    }
  }

  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000dc6:	e017      	b.n	8000df8 <OWReadByte+0x1b8>
  {
    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_TIMEOUT)
 8000dc8:	4815      	ldr	r0, [pc, #84]	; (8000e20 <OWReadByte+0x1e0>)
 8000dca:	f00e fbaf 	bl	800f52c <HAL_I2C_GetError>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b20      	cmp	r3, #32
 8000dd2:	d003      	beq.n	8000ddc <OWReadByte+0x19c>
    {
      DBG_PRINT("error: HAL_I2C_ERROR_TIMEOUT\r\n");
 8000dd4:	4813      	ldr	r0, [pc, #76]	; (8000e24 <OWReadByte+0x1e4>)
 8000dd6:	f013 fb2d 	bl	8014434 <puts>
      break;
 8000dda:	e019      	b.n	8000e10 <OWReadByte+0x1d0>
    }

    if(HAL_I2C_GetError(&hi2c3)!= HAL_I2C_ERROR_AF)
 8000ddc:	4810      	ldr	r0, [pc, #64]	; (8000e20 <OWReadByte+0x1e0>)
 8000dde:	f00e fba5 	bl	800f52c <HAL_I2C_GetError>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b04      	cmp	r3, #4
 8000de6:	d007      	beq.n	8000df8 <OWReadByte+0x1b8>
    {
      DBG_PRINT("error: OWReadByte\r\n");
 8000de8:	480f      	ldr	r0, [pc, #60]	; (8000e28 <OWReadByte+0x1e8>)
 8000dea:	f013 fb23 	bl	8014434 <puts>
      DBG_PRINT("error: HAL_I2C_Master_Receive3\r\n");
 8000dee:	4815      	ldr	r0, [pc, #84]	; (8000e44 <OWReadByte+0x204>)
 8000df0:	f013 fb20 	bl	8014434 <puts>
      Error_Handler();
 8000df4:	f00b fe5a 	bl	800caac <Error_Handler>
  while(HAL_I2C_Master_Receive(&hi2c3, (uint16_t)I2C_ADDRESS, aRxBuffer, 1, 1000)!= HAL_OK)
 8000df8:	1d3a      	adds	r2, r7, #4
 8000dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	2301      	movs	r3, #1
 8000e02:	2130      	movs	r1, #48	; 0x30
 8000e04:	4806      	ldr	r0, [pc, #24]	; (8000e20 <OWReadByte+0x1e0>)
 8000e06:	f00e fa9b 	bl	800f340 <HAL_I2C_Master_Receive>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1db      	bne.n	8000dc8 <OWReadByte+0x188>
    }
  }
  data=aRxBuffer[0];
 8000e10:	793b      	ldrb	r3, [r7, #4]
 8000e12:	72bb      	strb	r3, [r7, #10]

  return data;
 8000e14:	7abb      	ldrb	r3, [r7, #10]
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	20000b74 	.word	0x20000b74
 8000e24:	080150dc 	.word	0x080150dc
 8000e28:	08015248 	.word	0x08015248
 8000e2c:	0801525c 	.word	0x0801525c
 8000e30:	20000880 	.word	0x20000880
 8000e34:	080151d8 	.word	0x080151d8
 8000e38:	080151f8 	.word	0x080151f8
 8000e3c:	08015218 	.word	0x08015218
 8000e40:	08015280 	.word	0x08015280
 8000e44:	080152a4 	.word	0x080152a4

08000e48 <OW_Copy_Scratchpad>:

int32_t OW_Copy_Scratchpad(uint8_t ch, uint8_t *array)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b08d      	sub	sp, #52	; 0x34
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	71fb      	strb	r3, [r7, #7]
  if(ch> 1)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d908      	bls.n	8000e6c <OW_Copy_Scratchpad+0x24>
  {
    if(use_debug) DBG_PRINT("Channel value is wrong @OW_Copy_Scratchpad\r\n");
 8000e5a:	4b8b      	ldr	r3, [pc, #556]	; (8001088 <OW_Copy_Scratchpad+0x240>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <OW_Copy_Scratchpad+0x20>
 8000e62:	488a      	ldr	r0, [pc, #552]	; (800108c <OW_Copy_Scratchpad+0x244>)
 8000e64:	f013 fae6 	bl	8014434 <puts>

    return false;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e108      	b.n	800107e <OW_Copy_Scratchpad+0x236>
  }
  else
  {
    uint8_t i, retVal;
    uint8_t tempArr[16]={0, };
 8000e6c:	f107 0318 	add.w	r3, r7, #24
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
    uint8_t encodeValue[16]={0, };
 8000e7a:	f107 0308 	add.w	r3, r7, #8
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
    //uint8_t readArr[16]={0, };
    uint8_t TA1, TA2, E_S;

    // encoding        
    memcpy(tempArr, array, 16);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	f107 0418 	add.w	r4, r7, #24
 8000e8e:	6818      	ldr	r0, [r3, #0]
 8000e90:	6859      	ldr	r1, [r3, #4]
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    }
    DBG_PRINT("\r\n\n");
#endif

    //   RoundKey  -     
    AES_init_ctx_iv(&ctx, key, iv);
 8000e98:	4a7d      	ldr	r2, [pc, #500]	; (8001090 <OW_Copy_Scratchpad+0x248>)
 8000e9a:	497e      	ldr	r1, [pc, #504]	; (8001094 <OW_Copy_Scratchpad+0x24c>)
 8000e9c:	487e      	ldr	r0, [pc, #504]	; (8001098 <OW_Copy_Scratchpad+0x250>)
 8000e9e:	f004 f9d7 	bl	8005250 <AES_init_ctx_iv>
    // Encryption
    AES_CBC_encrypt_bufferEx(&ctx, tempArr, encodeValue, 16);
 8000ea2:	f107 0208 	add.w	r2, r7, #8
 8000ea6:	f107 0118 	add.w	r1, r7, #24
 8000eaa:	2310      	movs	r3, #16
 8000eac:	487a      	ldr	r0, [pc, #488]	; (8001098 <OW_Copy_Scratchpad+0x250>)
 8000eae:	f004 ffe9 	bl	8005e84 <AES_CBC_encrypt_bufferEx>
      DBG_PRINT("%02X ", encodeValue[i]);
    }
    DBG_PRINT("\r\n\n");
#endif

    DS2482_channel_select(ch);
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fca5 	bl	8000804 <DS2482_channel_select>

    OWReset();  // reset pulse & wait presence pulse
 8000eba:	f7ff fd4b 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 8000ebe:	20cc      	movs	r0, #204	; 0xcc
 8000ec0:	f7ff fe0c 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x0F);    // write scratchpad
 8000ec4:	200f      	movs	r0, #15
 8000ec6:	f7ff fe09 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x00);    // TA1
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f7ff fe06 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x00);    // TA2
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff fe03 	bl	8000adc <OWWriteByte>
    for(i=0; i< 8; i++)
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000edc:	e00e      	b.n	8000efc <OW_Copy_Scratchpad+0xb4>
    {
      OWWriteByte(encodeValue[i]);
 8000ede:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ee2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000ee6:	4413      	add	r3, r2
 8000ee8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fdf5 	bl	8000adc <OWWriteByte>
    for(i=0; i< 8; i++)
 8000ef2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000efc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f00:	2b07      	cmp	r3, #7
 8000f02:	d9ec      	bls.n	8000ede <OW_Copy_Scratchpad+0x96>
    }
    retVal=OWReadByte();  // CRC-16
 8000f04:	f7ff fe9c 	bl	8000c40 <OWReadByte>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    retVal=OWReadByte();  // CRC-16
 8000f0e:	f7ff fe97 	bl	8000c40 <OWReadByte>
 8000f12:	4603      	mov	r3, r0
 8000f14:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    OWReset();  // reset pulse & wait presence pulse
 8000f18:	f7ff fd1c 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 8000f1c:	20cc      	movs	r0, #204	; 0xcc
 8000f1e:	f7ff fddd 	bl	8000adc <OWWriteByte>
    OWWriteByte(0xAA);  // read scratchpad
 8000f22:	20aa      	movs	r0, #170	; 0xaa
 8000f24:	f7ff fdda 	bl	8000adc <OWWriteByte>
    TA1=OWReadByte();  // TA1
 8000f28:	f7ff fe8a 	bl	8000c40 <OWReadByte>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    TA2=OWReadByte();  // TA2
 8000f32:	f7ff fe85 	bl	8000c40 <OWReadByte>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    E_S=OWReadByte(); // E/S byte
 8000f3c:	f7ff fe80 	bl	8000c40 <OWReadByte>
 8000f40:	4603      	mov	r3, r0
 8000f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
     readArr[i]=OWReadByte();
     }
     retVal=OWReadByte();  // CRC-16
     retVal=OWReadByte();  // CRC-16*/

    OWReset();  // reset pulse & wait presence pulse
 8000f46:	f7ff fd05 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 8000f4a:	20cc      	movs	r0, #204	; 0xcc
 8000f4c:	f7ff fdc6 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x55);    // copy scratchpad
 8000f50:	2055      	movs	r0, #85	; 0x55
 8000f52:	f7ff fdc3 	bl	8000adc <OWWriteByte>
    OWWriteByte(TA1);    // TA1
 8000f56:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fdbe 	bl	8000adc <OWWriteByte>
    OWWriteByte(TA2);    // TA2
 8000f60:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fdb9 	bl	8000adc <OWWriteByte>
    OWWriteByte(E_S);    // E/S byte
 8000f6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fdb4 	bl	8000adc <OWWriteByte>
    delay_ms(15);
 8000f74:	200f      	movs	r0, #15
 8000f76:	f012 ff03 	bl	8013d80 <LL_mDelay>
    retVal=OWReadByte();  // read copy status
 8000f7a:	f7ff fe61 	bl	8000c40 <OWReadByte>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if(use_debug) DBG_PRINT("retVal1=%02X\r\n", retVal); //AAh=success
 8000f84:	4b40      	ldr	r3, [pc, #256]	; (8001088 <OW_Copy_Scratchpad+0x240>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d005      	beq.n	8000f98 <OW_Copy_Scratchpad+0x150>
 8000f8c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000f90:	4619      	mov	r1, r3
 8000f92:	4842      	ldr	r0, [pc, #264]	; (800109c <OW_Copy_Scratchpad+0x254>)
 8000f94:	f013 f9c6 	bl	8014324 <iprintf>

    OWReset();  // reset pulse & wait presence pulse
 8000f98:	f7ff fcdc 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 8000f9c:	20cc      	movs	r0, #204	; 0xcc
 8000f9e:	f7ff fd9d 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x0F);    // write scratchpad
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f7ff fd9a 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x08);    // TA1
 8000fa8:	2008      	movs	r0, #8
 8000faa:	f7ff fd97 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x00);    // TA2
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff fd94 	bl	8000adc <OWWriteByte>
    for(i=0; i< 8; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000fba:	e00f      	b.n	8000fdc <OW_Copy_Scratchpad+0x194>
    {
      OWWriteByte(encodeValue[i+ 8]);
 8000fbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fc0:	3308      	adds	r3, #8
 8000fc2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000fc6:	4413      	add	r3, r2
 8000fc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fd85 	bl	8000adc <OWWriteByte>
    for(i=0; i< 8; i++)
 8000fd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000fdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fe0:	2b07      	cmp	r3, #7
 8000fe2:	d9eb      	bls.n	8000fbc <OW_Copy_Scratchpad+0x174>
    }
    retVal=OWReadByte();  // CRC-16
 8000fe4:	f7ff fe2c 	bl	8000c40 <OWReadByte>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    retVal=OWReadByte();  // CRC-16
 8000fee:	f7ff fe27 	bl	8000c40 <OWReadByte>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    OWReset();  // reset pulse & wait presence pulse
 8000ff8:	f7ff fcac 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 8000ffc:	20cc      	movs	r0, #204	; 0xcc
 8000ffe:	f7ff fd6d 	bl	8000adc <OWWriteByte>
    OWWriteByte(0xAA);  // read scratchpad
 8001002:	20aa      	movs	r0, #170	; 0xaa
 8001004:	f7ff fd6a 	bl	8000adc <OWWriteByte>
    TA1=OWReadByte();  // TA1
 8001008:	f7ff fe1a 	bl	8000c40 <OWReadByte>
 800100c:	4603      	mov	r3, r0
 800100e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    TA2=OWReadByte();  // TA2
 8001012:	f7ff fe15 	bl	8000c40 <OWReadByte>
 8001016:	4603      	mov	r3, r0
 8001018:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    E_S=OWReadByte(); // E/S byte
 800101c:	f7ff fe10 	bl	8000c40 <OWReadByte>
 8001020:	4603      	mov	r3, r0
 8001022:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
     readArr[i+8]=OWReadByte();
     }
     retVal=OWReadByte();  // CRC-16
     retVal=OWReadByte();  // CRC-16*/

    OWReset();  // reset pulse & wait presence pulse
 8001026:	f7ff fc95 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);    // skip rom
 800102a:	20cc      	movs	r0, #204	; 0xcc
 800102c:	f7ff fd56 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x55);    // copy scratchpad
 8001030:	2055      	movs	r0, #85	; 0x55
 8001032:	f7ff fd53 	bl	8000adc <OWWriteByte>
    OWWriteByte(TA1);    // TA1
 8001036:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fd4e 	bl	8000adc <OWWriteByte>
    OWWriteByte(TA2);    // TA2
 8001040:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fd49 	bl	8000adc <OWWriteByte>
    OWWriteByte(E_S);    // E/S byte
 800104a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fd44 	bl	8000adc <OWWriteByte>
    delay_ms(15);
 8001054:	200f      	movs	r0, #15
 8001056:	f012 fe93 	bl	8013d80 <LL_mDelay>
    retVal=OWReadByte();  // read copy status
 800105a:	f7ff fdf1 	bl	8000c40 <OWReadByte>
 800105e:	4603      	mov	r3, r0
 8001060:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if(use_debug) DBG_PRINT("retVal2=%02X\r\n", retVal); //AAh=success
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <OW_Copy_Scratchpad+0x240>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d005      	beq.n	8001078 <OW_Copy_Scratchpad+0x230>
 800106c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001070:	4619      	mov	r1, r3
 8001072:	480b      	ldr	r0, [pc, #44]	; (80010a0 <OW_Copy_Scratchpad+0x258>)
 8001074:	f013 f956 	bl	8014324 <iprintf>

    OWReset();  // reset pulse & wait presence pulse
 8001078:	f7ff fc6c 	bl	8000954 <OWReset>
     DBG_PRINT("%02X ", readArr[i]);
     }
     DBG_PRINT("\r\n\n");
     }*/

    return true;
 800107c:	2301      	movs	r3, #1
  }
}
 800107e:	4618      	mov	r0, r3
 8001080:	3734      	adds	r7, #52	; 0x34
 8001082:	46bd      	mov	sp, r7
 8001084:	bd90      	pop	{r4, r7, pc}
 8001086:	bf00      	nop
 8001088:	20000aa6 	.word	0x20000aa6
 800108c:	080152c4 	.word	0x080152c4
 8001090:	20000010 	.word	0x20000010
 8001094:	20000000 	.word	0x20000000
 8001098:	20000958 	.word	0x20000958
 800109c:	080152f0 	.word	0x080152f0
 80010a0:	08015300 	.word	0x08015300

080010a4 <OW_Read_Memory>:

uint8_t* OW_Read_Memory(uint8_t ch)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
  if(ch> 1)
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d90b      	bls.n	80010cc <OW_Read_Memory+0x28>
  {
    if(use_debug) DBG_PRINT("Channel value is wrong @OW_Read_Memory\r\n");
 80010b4:	4b33      	ldr	r3, [pc, #204]	; (8001184 <OW_Read_Memory+0xe0>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d002      	beq.n	80010c2 <OW_Read_Memory+0x1e>
 80010bc:	4832      	ldr	r0, [pc, #200]	; (8001188 <OW_Read_Memory+0xe4>)
 80010be:	f013 f9b9 	bl	8014434 <puts>
    memRead_flag=false;
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <OW_Read_Memory+0xe8>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]

    return false;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e057      	b.n	800117c <OW_Read_Memory+0xd8>
  }
  else
  {
    uint8_t i, empty_count=0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	73bb      	strb	r3, [r7, #14]
    static uint8_t arrbuf[16];

    DS2482_channel_select(ch);
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fb96 	bl	8000804 <DS2482_channel_select>
    OWReset();  // reset pulse & wait presence pulse
 80010d8:	f7ff fc3c 	bl	8000954 <OWReset>
    OWWriteByte(0xCC);  // skip rom
 80010dc:	20cc      	movs	r0, #204	; 0xcc
 80010de:	f7ff fcfd 	bl	8000adc <OWWriteByte>
    OWWriteByte(0xF0);  // read memory
 80010e2:	20f0      	movs	r0, #240	; 0xf0
 80010e4:	f7ff fcfa 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x00);    // TA1
 80010e8:	2000      	movs	r0, #0
 80010ea:	f7ff fcf7 	bl	8000adc <OWWriteByte>
    OWWriteByte(0x00);    // TA2
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff fcf4 	bl	8000adc <OWWriteByte>
    for(i=0; i< 16; i++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e011      	b.n	800111e <OW_Read_Memory+0x7a>
    {
      arrbuf[i]=OWReadByte();
 80010fa:	7bfc      	ldrb	r4, [r7, #15]
 80010fc:	f7ff fda0 	bl	8000c40 <OWReadByte>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b22      	ldr	r3, [pc, #136]	; (8001190 <OW_Read_Memory+0xec>)
 8001106:	551a      	strb	r2, [r3, r4]
      if(arrbuf[i]== 0xFF) empty_count++;
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	4a21      	ldr	r2, [pc, #132]	; (8001190 <OW_Read_Memory+0xec>)
 800110c:	5cd3      	ldrb	r3, [r2, r3]
 800110e:	2bff      	cmp	r3, #255	; 0xff
 8001110:	d102      	bne.n	8001118 <OW_Read_Memory+0x74>
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	3301      	adds	r3, #1
 8001116:	73bb      	strb	r3, [r7, #14]
    for(i=0; i< 16; i++)
 8001118:	7bfb      	ldrb	r3, [r7, #15]
 800111a:	3301      	adds	r3, #1
 800111c:	73fb      	strb	r3, [r7, #15]
 800111e:	7bfb      	ldrb	r3, [r7, #15]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d9ea      	bls.n	80010fa <OW_Read_Memory+0x56>
    }
    OWReset();  // reset pulse & wait presence pulse
 8001124:	f7ff fc16 	bl	8000954 <OWReset>

    if(empty_count> 15)
 8001128:	7bbb      	ldrb	r3, [r7, #14]
 800112a:	2b0f      	cmp	r3, #15
 800112c:	d90b      	bls.n	8001146 <OW_Read_Memory+0xa2>
    {
      if(use_debug) DBG_PRINT("empty_count @OW_Read_Memory\r\n");
 800112e:	4b15      	ldr	r3, [pc, #84]	; (8001184 <OW_Read_Memory+0xe0>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d002      	beq.n	800113c <OW_Read_Memory+0x98>
 8001136:	4817      	ldr	r0, [pc, #92]	; (8001194 <OW_Read_Memory+0xf0>)
 8001138:	f013 f97c 	bl	8014434 <puts>
      memRead_flag=false;
 800113c:	4b13      	ldr	r3, [pc, #76]	; (800118c <OW_Read_Memory+0xe8>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]

      return false;
 8001142:	2300      	movs	r3, #0
 8001144:	e01a      	b.n	800117c <OW_Read_Memory+0xd8>
    }
    DBG_PRINT("\r\n\n");
#endif

    //   RoundKey  -     
    AES_init_ctx_iv(&ctx, key, iv);
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <OW_Read_Memory+0xf4>)
 8001148:	4914      	ldr	r1, [pc, #80]	; (800119c <OW_Read_Memory+0xf8>)
 800114a:	4815      	ldr	r0, [pc, #84]	; (80011a0 <OW_Read_Memory+0xfc>)
 800114c:	f004 f880 	bl	8005250 <AES_init_ctx_iv>
    // Decryption
    AES_CBC_decrypt_buffer(&ctx, arrbuf, 16);
 8001150:	2210      	movs	r2, #16
 8001152:	490f      	ldr	r1, [pc, #60]	; (8001190 <OW_Read_Memory+0xec>)
 8001154:	4812      	ldr	r0, [pc, #72]	; (80011a0 <OW_Read_Memory+0xfc>)
 8001156:	f004 fec6 	bl	8005ee6 <AES_CBC_decrypt_buffer>
      DBG_PRINT("%02X ", arrbuf[i]);
    }
    DBG_PRINT("\r\n\n");
#endif

    if(arrbuf[0]!= WATERMARK)
 800115a:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <OW_Read_Memory+0xec>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2be0      	cmp	r3, #224	; 0xe0
 8001160:	d00b      	beq.n	800117a <OW_Read_Memory+0xd6>
    {
      if(use_debug) DBG_PRINT("WATERMARK @OW_Read_Memory\r\n");
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <OW_Read_Memory+0xe0>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <OW_Read_Memory+0xcc>
 800116a:	480e      	ldr	r0, [pc, #56]	; (80011a4 <OW_Read_Memory+0x100>)
 800116c:	f013 f962 	bl	8014434 <puts>
      memRead_flag=false;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <OW_Read_Memory+0xe8>)
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]

      return false;
 8001176:	2300      	movs	r3, #0
 8001178:	e000      	b.n	800117c <OW_Read_Memory+0xd8>
    }

    return arrbuf;
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <OW_Read_Memory+0xec>)
  }
}
 800117c:	4618      	mov	r0, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bd90      	pop	{r4, r7, pc}
 8001184:	20000aa6 	.word	0x20000aa6
 8001188:	08015310 	.word	0x08015310
 800118c:	20000922 	.word	0x20000922
 8001190:	200000b0 	.word	0x200000b0
 8001194:	08015338 	.word	0x08015338
 8001198:	20000010 	.word	0x20000010
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000958 	.word	0x20000958
 80011a4:	08015358 	.word	0x08015358

080011a8 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4904      	ldr	r1, [pc, #16]	; (80011c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	40010400 	.word	0x40010400

080011cc <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	43db      	mvns	r3, r3
 80011dc:	4904      	ldr	r1, [pc, #16]	; (80011f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80011de:	4013      	ands	r3, r2
 80011e0:	600b      	str	r3, [r1, #0]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40010400 	.word	0x40010400

080011f4 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001204:	2b80      	cmp	r3, #128	; 0x80
 8001206:	d101      	bne.n	800120c <LL_SPI_IsActiveFlag_BSY+0x18>
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <LL_SPI_IsActiveFlag_BSY+0x1a>
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800121a:	b480      	push	{r7}
 800121c:	b085      	sub	sp, #20
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	460b      	mov	r3, r1
 8001224:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	330c      	adds	r3, #12
 800122a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	78fa      	ldrb	r2, [r7, #3]
 8001230:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001232:	bf00      	nop
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
 8001246:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
 8001262:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	629a      	str	r2, [r3, #40]	; 0x28
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
	...

08001278 <POWER_DA_CONTROL_A>:

//-------------------------------------------------------------------------
// Power DA Function
//-------------------------------------------------------------------------
void POWER_DA_CONTROL_A(uint32_t data)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint8_t d4922_data;
  uint8_t d4922_command;

  LL_GPIO_ResetOutputPin(MCP4922_CS_GPIO_Port, MCP4922_CS_Pin);
 8001280:	2140      	movs	r1, #64	; 0x40
 8001282:	4816      	ldr	r0, [pc, #88]	; (80012dc <POWER_DA_CONTROL_A+0x64>)
 8001284:	f7ff ffe9 	bl	800125a <LL_GPIO_ResetOutputPin>

  d4922_command=(data>> 8)& 0xff;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	0a1b      	lsrs	r3, r3, #8
 800128c:	73fb      	strb	r3, [r7, #15]
  d4922_command=0x70| d4922_command;
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001294:	73fb      	strb	r3, [r7, #15]
  d4922_data=data& 0xff;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	73bb      	strb	r3, [r7, #14]

  LL_SPI_TransmitData8(SPI1, d4922_command);
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	4619      	mov	r1, r3
 800129e:	4810      	ldr	r0, [pc, #64]	; (80012e0 <POWER_DA_CONTROL_A+0x68>)
 80012a0:	f7ff ffbb 	bl	800121a <LL_SPI_TransmitData8>
  while(LL_SPI_IsActiveFlag_BSY(SPI1))
 80012a4:	bf00      	nop
 80012a6:	480e      	ldr	r0, [pc, #56]	; (80012e0 <POWER_DA_CONTROL_A+0x68>)
 80012a8:	f7ff ffa4 	bl	80011f4 <LL_SPI_IsActiveFlag_BSY>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f9      	bne.n	80012a6 <POWER_DA_CONTROL_A+0x2e>
  {
  }

  LL_SPI_TransmitData8(SPI1, d4922_data);
 80012b2:	7bbb      	ldrb	r3, [r7, #14]
 80012b4:	4619      	mov	r1, r3
 80012b6:	480a      	ldr	r0, [pc, #40]	; (80012e0 <POWER_DA_CONTROL_A+0x68>)
 80012b8:	f7ff ffaf 	bl	800121a <LL_SPI_TransmitData8>
  while(LL_SPI_IsActiveFlag_BSY(SPI1))
 80012bc:	bf00      	nop
 80012be:	4808      	ldr	r0, [pc, #32]	; (80012e0 <POWER_DA_CONTROL_A+0x68>)
 80012c0:	f7ff ff98 	bl	80011f4 <LL_SPI_IsActiveFlag_BSY>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f9      	bne.n	80012be <POWER_DA_CONTROL_A+0x46>
  {
  }

  LL_GPIO_SetOutputPin(MCP4922_CS_GPIO_Port, MCP4922_CS_Pin);
 80012ca:	2140      	movs	r1, #64	; 0x40
 80012cc:	4803      	ldr	r0, [pc, #12]	; (80012dc <POWER_DA_CONTROL_A+0x64>)
 80012ce:	f7ff ffb6 	bl	800123e <LL_GPIO_SetOutputPin>
}
 80012d2:	bf00      	nop
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	48000400 	.word	0x48000400
 80012e0:	40013000 	.word	0x40013000

080012e4 <POWER_DA_CONTROL_B>:

void POWER_DA_CONTROL_B(uint32_t data)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint8_t d4922_data;
  uint8_t d4922_command;

  LL_GPIO_ResetOutputPin(MCP4922_CS_GPIO_Port, MCP4922_CS_Pin);
 80012ec:	2140      	movs	r1, #64	; 0x40
 80012ee:	4816      	ldr	r0, [pc, #88]	; (8001348 <POWER_DA_CONTROL_B+0x64>)
 80012f0:	f7ff ffb3 	bl	800125a <LL_GPIO_ResetOutputPin>

  d4922_command=(data>> 8)& 0xff;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	73fb      	strb	r3, [r7, #15]
  d4922_command=0xf0| d4922_command;
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	f063 030f 	orn	r3, r3, #15
 8001300:	73fb      	strb	r3, [r7, #15]
  d4922_data=data& 0xff;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	73bb      	strb	r3, [r7, #14]

  LL_SPI_TransmitData8(SPI1, d4922_command);
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	4619      	mov	r1, r3
 800130a:	4810      	ldr	r0, [pc, #64]	; (800134c <POWER_DA_CONTROL_B+0x68>)
 800130c:	f7ff ff85 	bl	800121a <LL_SPI_TransmitData8>
  while(LL_SPI_IsActiveFlag_BSY(SPI1))
 8001310:	bf00      	nop
 8001312:	480e      	ldr	r0, [pc, #56]	; (800134c <POWER_DA_CONTROL_B+0x68>)
 8001314:	f7ff ff6e 	bl	80011f4 <LL_SPI_IsActiveFlag_BSY>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f9      	bne.n	8001312 <POWER_DA_CONTROL_B+0x2e>
  {
  }

  LL_SPI_TransmitData8(SPI1, d4922_data);
 800131e:	7bbb      	ldrb	r3, [r7, #14]
 8001320:	4619      	mov	r1, r3
 8001322:	480a      	ldr	r0, [pc, #40]	; (800134c <POWER_DA_CONTROL_B+0x68>)
 8001324:	f7ff ff79 	bl	800121a <LL_SPI_TransmitData8>
  while(LL_SPI_IsActiveFlag_BSY(SPI1))
 8001328:	bf00      	nop
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <POWER_DA_CONTROL_B+0x68>)
 800132c:	f7ff ff62 	bl	80011f4 <LL_SPI_IsActiveFlag_BSY>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f9      	bne.n	800132a <POWER_DA_CONTROL_B+0x46>
  {
  }

  LL_GPIO_SetOutputPin(MCP4922_CS_GPIO_Port, MCP4922_CS_Pin);
 8001336:	2140      	movs	r1, #64	; 0x40
 8001338:	4803      	ldr	r0, [pc, #12]	; (8001348 <POWER_DA_CONTROL_B+0x64>)
 800133a:	f7ff ff80 	bl	800123e <LL_GPIO_SetOutputPin>
}
 800133e:	bf00      	nop
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	48000400 	.word	0x48000400
 800134c:	40013000 	.word	0x40013000

08001350 <Q_change_A>:
 ----------------------------------------------------------------------- */
//-------------------------------------------------------------------------
// Q_change Function
//-------------------------------------------------------------------------
void Q_change_A(uint32_t Q_FREQ_A)
{
 8001350:	b480      	push	{r7}
 8001352:	b087      	sub	sp, #28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t PRESCALER_VALUE=0;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  uint32_t PERIOD_VALUE=0, PULSE_VALUE=0;
 800135c:	2300      	movs	r3, #0
 800135e:	613b      	str	r3, [r7, #16]
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]

  if((Q_FREQ_A>= 1)&& (Q_FREQ_A<= 150))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d027      	beq.n	80013ba <Q_change_A+0x6a>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b96      	cmp	r3, #150	; 0x96
 800136e:	d824      	bhi.n	80013ba <Q_change_A+0x6a>
  {
    // timer set
    PRESCALER_VALUE=(SystemCoreClock/ (TIM_COUNTER_CONST* Q_FREQ_A))- 1;
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <Q_change_A+0x78>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f64e 2160 	movw	r1, #60000	; 0xea60
 800137a:	fb01 f303 	mul.w	r3, r1, r3
 800137e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001382:	3b01      	subs	r3, #1
 8001384:	617b      	str	r3, [r7, #20]
    TIM1->PSC=PRESCALER_VALUE;
 8001386:	4a11      	ldr	r2, [pc, #68]	; (80013cc <Q_change_A+0x7c>)
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	6293      	str	r3, [r2, #40]	; 0x28

    PERIOD_VALUE=TIM_COUNTER_CONST- 1;
 800138c:	f64e 235f 	movw	r3, #59999	; 0xea5f
 8001390:	613b      	str	r3, [r7, #16]
    TIM1->ARR=PERIOD_VALUE;
 8001392:	4a0e      	ldr	r2, [pc, #56]	; (80013cc <Q_change_A+0x7c>)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	62d3      	str	r3, [r2, #44]	; 0x2c

    PULSE_VALUE=(PERIOD_VALUE+ 1)* 2/ (1000/ Q_FREQ_A);
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	3301      	adds	r3, #1
 800139c:	005a      	lsls	r2, r3, #1
 800139e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80013a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ac:	60fb      	str	r3, [r7, #12]
    TIM1->CCR1=PULSE_VALUE;
 80013ae:	4a07      	ldr	r2, [pc, #28]	; (80013cc <Q_change_A+0x7c>)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6353      	str	r3, [r2, #52]	; 0x34

    TIM1->CNT=0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <Q_change_A+0x7c>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80013ba:	bf00      	nop
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000024 	.word	0x20000024
 80013cc:	40012c00 	.word	0x40012c00

080013d0 <Ready_A_Start>:

void Ready_A_Start(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* Enable ExtiLine (Rising/Falling Edge) */
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_0);
 80013d4:	2001      	movs	r0, #1
 80013d6:	f7ff fee7 	bl	80011a8 <LL_EXTI_EnableIT_0_31>
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <Ready_A_Stop>:

void Ready_A_Stop(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* Disable ExtiLine */
  LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_0);
 80013e4:	2001      	movs	r0, #1
 80013e6:	f7ff fef1 	bl	80011cc <LL_EXTI_DisableIT_0_31>

  READY_A_HIGH;
 80013ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ee:	4802      	ldr	r0, [pc, #8]	; (80013f8 <Ready_A_Stop+0x18>)
 80013f0:	f7ff ff25 	bl	800123e <LL_GPIO_SetOutputPin>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	48001000 	.word	0x48001000

080013fc <Q_change_B>:

void Q_change_B(uint32_t Q_FREQ_B)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b087      	sub	sp, #28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t PRESCALER_VALUE=0;
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
  uint32_t PERIOD_VALUE=0, PULSE_VALUE=0;
 8001408:	2300      	movs	r3, #0
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]

  if((Q_FREQ_B>= 1)&& (Q_FREQ_B<= 150))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d027      	beq.n	8001466 <Q_change_B+0x6a>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b96      	cmp	r3, #150	; 0x96
 800141a:	d824      	bhi.n	8001466 <Q_change_B+0x6a>
  {
    // timer set
    PRESCALER_VALUE=(SystemCoreClock/ (TIM_COUNTER_CONST* Q_FREQ_B))- 1;
 800141c:	4b15      	ldr	r3, [pc, #84]	; (8001474 <Q_change_B+0x78>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f64e 2160 	movw	r1, #60000	; 0xea60
 8001426:	fb01 f303 	mul.w	r3, r1, r3
 800142a:	fbb2 f3f3 	udiv	r3, r2, r3
 800142e:	3b01      	subs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
    TIM8->PSC=PRESCALER_VALUE;
 8001432:	4a11      	ldr	r2, [pc, #68]	; (8001478 <Q_change_B+0x7c>)
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	6293      	str	r3, [r2, #40]	; 0x28

    PERIOD_VALUE=TIM_COUNTER_CONST- 1;
 8001438:	f64e 235f 	movw	r3, #59999	; 0xea5f
 800143c:	613b      	str	r3, [r7, #16]
    TIM8->ARR=PERIOD_VALUE;
 800143e:	4a0e      	ldr	r2, [pc, #56]	; (8001478 <Q_change_B+0x7c>)
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	62d3      	str	r3, [r2, #44]	; 0x2c

    PULSE_VALUE=(PERIOD_VALUE+ 1)* 2/ (1000/ Q_FREQ_B);
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	3301      	adds	r3, #1
 8001448:	005a      	lsls	r2, r3, #1
 800144a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	fbb1 f3f3 	udiv	r3, r1, r3
 8001454:	fbb2 f3f3 	udiv	r3, r2, r3
 8001458:	60fb      	str	r3, [r7, #12]
    TIM8->CCR1=PULSE_VALUE;
 800145a:	4a07      	ldr	r2, [pc, #28]	; (8001478 <Q_change_B+0x7c>)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	6353      	str	r3, [r2, #52]	; 0x34

    TIM8->CNT=0;
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <Q_change_B+0x7c>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001466:	bf00      	nop
 8001468:	371c      	adds	r7, #28
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	20000024 	.word	0x20000024
 8001478:	40013400 	.word	0x40013400

0800147c <Ready_B_Start>:

void Ready_B_Start(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* Enable ExtiLine (Rising/Falling Edge) */
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_1);
 8001480:	2002      	movs	r0, #2
 8001482:	f7ff fe91 	bl	80011a8 <LL_EXTI_EnableIT_0_31>
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <Ready_B_Stop>:

void Ready_B_Stop(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Disable ExtiLine */
  LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_1);
 8001490:	2002      	movs	r0, #2
 8001492:	f7ff fe9b 	bl	80011cc <LL_EXTI_DisableIT_0_31>

  READY_B_HIGH;
 8001496:	2180      	movs	r1, #128	; 0x80
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <Ready_B_Stop+0x18>)
 800149a:	f7ff fed0 	bl	800123e <LL_GPIO_SetOutputPin>
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	48000800 	.word	0x48000800

080014a8 <LL_GPIO_IsInputPinSet>:
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691a      	ldr	r2, [r3, #16]
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	4013      	ands	r3, r2
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d101      	bne.n	80014c4 <LL_GPIO_IsInputPinSet+0x1c>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e000      	b.n	80014c6 <LL_GPIO_IsInputPinSet+0x1e>
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <LL_GPIO_SetOutputPin>:
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	619a      	str	r2, [r3, #24]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_GPIO_ResetOutputPin>:
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
	...

0800150c <HAL_TIM_PeriodElapsedCallback>:
#include "main.h"

uint32_t fanCountA=0, fanCountB=0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  if(htim->Instance== TIM6)  // 200us
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a91      	ldr	r2, [pc, #580]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800151a:	4293      	cmp	r3, r2
 800151c:	f040 86c8 	bne.w	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
  {
    if(_master_flag== CHANNEL_L)
 8001520:	4b90      	ldr	r3, [pc, #576]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b01      	cmp	r3, #1
 8001528:	f040 8376 	bne.w	8001c18 <HAL_TIM_PeriodElapsedCallback+0x70c>
    {
      if(phase_2A_flag)
 800152c:	4b8e      	ldr	r3, [pc, #568]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 8138 	beq.w	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
      {
        phase_2A_count++;
 8001536:	4b8d      	ldr	r3, [pc, #564]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	3301      	adds	r3, #1
 800153c:	4a8b      	ldr	r2, [pc, #556]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800153e:	6013      	str	r3, [r2, #0]
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001540:	4b8b      	ldr	r3, [pc, #556]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001542:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001546:	2b03      	cmp	r3, #3
 8001548:	d005      	beq.n	8001556 <HAL_TIM_PeriodElapsedCallback+0x4a>
 800154a:	4b89      	ldr	r3, [pc, #548]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800154c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001550:	2b04      	cmp	r3, #4
 8001552:	f040 808d 	bne.w	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
        {
          if((phase_2A_count== (pmr.s1* 500))&& (pmr.s2!= 0))
 8001556:	4b86      	ldr	r3, [pc, #536]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001558:	79db      	ldrb	r3, [r3, #7]
 800155a:	461a      	mov	r2, r3
 800155c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001560:	fb03 f302 	mul.w	r3, r3, r2
 8001564:	461a      	mov	r2, r3
 8001566:	4b81      	ldr	r3, [pc, #516]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d112      	bne.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x88>
 800156e:	4b80      	ldr	r3, [pc, #512]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001570:	7a1b      	ldrb	r3, [r3, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d00e      	beq.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x88>
          {
            if(pmr.freq2!= pmr.freq1)
 8001576:	4b7e      	ldr	r3, [pc, #504]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001578:	789a      	ldrb	r2, [r3, #2]
 800157a:	4b7d      	ldr	r3, [pc, #500]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800157c:	785b      	ldrb	r3, [r3, #1]
 800157e:	429a      	cmp	r2, r3
 8001580:	d076      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            {
              Q_change_A(pmr.freq2);
 8001582:	4b7b      	ldr	r3, [pc, #492]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fee2 	bl	8001350 <Q_change_A>
              changedFreqA=2;
 800158c:	4b79      	ldr	r3, [pc, #484]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800158e:	2202      	movs	r2, #2
 8001590:	701a      	strb	r2, [r3, #0]
            if(pmr.freq2!= pmr.freq1)
 8001592:	e06d      	b.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            }
          }
          else if((phase_2A_count== ((pmr.s1+ pmr.s2)* 500))&& (pmr.s3!= 0))
 8001594:	4b76      	ldr	r3, [pc, #472]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001596:	79db      	ldrb	r3, [r3, #7]
 8001598:	461a      	mov	r2, r3
 800159a:	4b75      	ldr	r3, [pc, #468]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800159c:	7a1b      	ldrb	r3, [r3, #8]
 800159e:	4413      	add	r3, r2
 80015a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015a4:	fb02 f303 	mul.w	r3, r2, r3
 80015a8:	461a      	mov	r2, r3
 80015aa:	4b70      	ldr	r3, [pc, #448]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d112      	bne.n	80015d8 <HAL_TIM_PeriodElapsedCallback+0xcc>
 80015b2:	4b6f      	ldr	r3, [pc, #444]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015b4:	7a5b      	ldrb	r3, [r3, #9]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00e      	beq.n	80015d8 <HAL_TIM_PeriodElapsedCallback+0xcc>
          {
            if(pmr.freq3!= pmr.freq2)
 80015ba:	4b6d      	ldr	r3, [pc, #436]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015bc:	78da      	ldrb	r2, [r3, #3]
 80015be:	4b6c      	ldr	r3, [pc, #432]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015c0:	789b      	ldrb	r3, [r3, #2]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d054      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            {
              Q_change_A(pmr.freq3);
 80015c6:	4b6a      	ldr	r3, [pc, #424]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015c8:	78db      	ldrb	r3, [r3, #3]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fec0 	bl	8001350 <Q_change_A>
              changedFreqA=3;
 80015d0:	4b68      	ldr	r3, [pc, #416]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80015d2:	2203      	movs	r2, #3
 80015d4:	701a      	strb	r2, [r3, #0]
            if(pmr.freq3!= pmr.freq2)
 80015d6:	e04b      	b.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            }
          }
          else if((phase_2A_count== ((pmr.s1+ pmr.s2+ pmr.s3)* 500))&& (pmr.s4!= 0))
 80015d8:	4b65      	ldr	r3, [pc, #404]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015da:	79db      	ldrb	r3, [r3, #7]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b64      	ldr	r3, [pc, #400]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015e0:	7a1b      	ldrb	r3, [r3, #8]
 80015e2:	4413      	add	r3, r2
 80015e4:	4a62      	ldr	r2, [pc, #392]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015e6:	7a52      	ldrb	r2, [r2, #9]
 80015e8:	4413      	add	r3, r2
 80015ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015ee:	fb02 f303 	mul.w	r3, r2, r3
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b5d      	ldr	r3, [pc, #372]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d112      	bne.n	8001622 <HAL_TIM_PeriodElapsedCallback+0x116>
 80015fc:	4b5c      	ldr	r3, [pc, #368]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80015fe:	7a9b      	ldrb	r3, [r3, #10]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00e      	beq.n	8001622 <HAL_TIM_PeriodElapsedCallback+0x116>
          {
            if(pmr.freq4!= pmr.freq3)
 8001604:	4b5a      	ldr	r3, [pc, #360]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001606:	791a      	ldrb	r2, [r3, #4]
 8001608:	4b59      	ldr	r3, [pc, #356]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800160a:	78db      	ldrb	r3, [r3, #3]
 800160c:	429a      	cmp	r2, r3
 800160e:	d02f      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            {
              Q_change_A(pmr.freq4);
 8001610:	4b57      	ldr	r3, [pc, #348]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001612:	791b      	ldrb	r3, [r3, #4]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fe9b 	bl	8001350 <Q_change_A>
              changedFreqA=4;
 800161a:	4b56      	ldr	r3, [pc, #344]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800161c:	2204      	movs	r2, #4
 800161e:	701a      	strb	r2, [r3, #0]
            if(pmr.freq4!= pmr.freq3)
 8001620:	e026      	b.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            }
          }
          else if((phase_2A_count== ((pmr.s1+ pmr.s2+ pmr.s3+ pmr.s4)* 500))&& (pmr.s5!= 0))
 8001622:	4b53      	ldr	r3, [pc, #332]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001624:	79db      	ldrb	r3, [r3, #7]
 8001626:	461a      	mov	r2, r3
 8001628:	4b51      	ldr	r3, [pc, #324]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800162a:	7a1b      	ldrb	r3, [r3, #8]
 800162c:	4413      	add	r3, r2
 800162e:	4a50      	ldr	r2, [pc, #320]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001630:	7a52      	ldrb	r2, [r2, #9]
 8001632:	4413      	add	r3, r2
 8001634:	4a4e      	ldr	r2, [pc, #312]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001636:	7a92      	ldrb	r2, [r2, #10]
 8001638:	4413      	add	r3, r2
 800163a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	461a      	mov	r2, r3
 8001644:	4b49      	ldr	r3, [pc, #292]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d111      	bne.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
 800164c:	4b48      	ldr	r3, [pc, #288]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800164e:	7adb      	ldrb	r3, [r3, #11]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d00d      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
          {
            if(pmr.freq5!= pmr.freq4)
 8001654:	4b46      	ldr	r3, [pc, #280]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001656:	795a      	ldrb	r2, [r3, #5]
 8001658:	4b45      	ldr	r3, [pc, #276]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800165a:	791b      	ldrb	r3, [r3, #4]
 800165c:	429a      	cmp	r2, r3
 800165e:	d007      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x164>
            {
              Q_change_A(pmr.freq5);
 8001660:	4b43      	ldr	r3, [pc, #268]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001662:	795b      	ldrb	r3, [r3, #5]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fe73 	bl	8001350 <Q_change_A>
              changedFreqA=5;
 800166a:	4b42      	ldr	r3, [pc, #264]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800166c:	2205      	movs	r2, #5
 800166e:	701a      	strb	r2, [r3, #0]
            }
          }
        }

        if(phase_2A_count>= (pmr.sTime* 500))
 8001670:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001672:	7b1b      	ldrb	r3, [r3, #12]
 8001674:	461a      	mov	r2, r3
 8001676:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800167a:	fb03 f302 	mul.w	r3, r3, r2
 800167e:	461a      	mov	r2, r3
 8001680:	4b3a      	ldr	r3, [pc, #232]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	f200 808e 	bhi.w	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
        {
          if(pmr.freq0!= 0)
 800168a:	4b39      	ldr	r3, [pc, #228]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	f000 8089 	beq.w	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
          {
            phase_2A_count=0;
 8001694:	4b35      	ldr	r3, [pc, #212]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
            phase_2A_flag=0;
 800169a:	4b33      	ldr	r3, [pc, #204]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
            phase_3A_count=0;
 80016a0:	4b35      	ldr	r3, [pc, #212]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
            phase_3A_flag=1;
 80016a6:	4b35      	ldr	r3, [pc, #212]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x270>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	701a      	strb	r2, [r3, #0]

            if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 80016ac:	4b30      	ldr	r3, [pc, #192]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d004      	beq.n	80016c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>
 80016b6:	4b2e      	ldr	r3, [pc, #184]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d172      	bne.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
            {
              if(changedFreqA== 1)
 80016c0:	4b2c      	ldr	r3, [pc, #176]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10e      	bne.n	80016e8 <HAL_TIM_PeriodElapsedCallback+0x1dc>
              {
                if(pmr.freq0!= pmr.freq1) Q_change_A(pmr.freq0);
 80016ca:	4b29      	ldr	r3, [pc, #164]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016cc:	781a      	ldrb	r2, [r3, #0]
 80016ce:	4b28      	ldr	r3, [pc, #160]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016d0:	785b      	ldrb	r3, [r3, #1]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d004      	beq.n	80016e0 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fe38 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 80016e0:	4b24      	ldr	r3, [pc, #144]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	e05e      	b.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
              }
              else if(changedFreqA== 2)
 80016e8:	4b22      	ldr	r3, [pc, #136]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d10e      	bne.n	8001710 <HAL_TIM_PeriodElapsedCallback+0x204>
              {
                if(pmr.freq0!= pmr.freq2) Q_change_A(pmr.freq0);
 80016f2:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016f4:	781a      	ldrb	r2, [r3, #0]
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016f8:	789b      	ldrb	r3, [r3, #2]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d004      	beq.n	8001708 <HAL_TIM_PeriodElapsedCallback+0x1fc>
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fe24 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 8001708:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800170a:	2200      	movs	r2, #0
 800170c:	701a      	strb	r2, [r3, #0]
 800170e:	e04a      	b.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
              }
              else if(changedFreqA== 3)
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b03      	cmp	r3, #3
 8001718:	d10e      	bne.n	8001738 <HAL_TIM_PeriodElapsedCallback+0x22c>
              {
                if(pmr.freq0!= pmr.freq3) Q_change_A(pmr.freq0);
 800171a:	4b15      	ldr	r3, [pc, #84]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001720:	78db      	ldrb	r3, [r3, #3]
 8001722:	429a      	cmp	r2, r3
 8001724:	d004      	beq.n	8001730 <HAL_TIM_PeriodElapsedCallback+0x224>
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fe10 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 8001730:	4b10      	ldr	r3, [pc, #64]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
 8001736:	e036      	b.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
              }
              else if(changedFreqA== 4)
 8001738:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b04      	cmp	r3, #4
 8001740:	d11e      	bne.n	8001780 <HAL_TIM_PeriodElapsedCallback+0x274>
              {
                if(pmr.freq0!= pmr.freq4) Q_change_A(pmr.freq0);
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001744:	781a      	ldrb	r2, [r3, #0]
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001748:	791b      	ldrb	r3, [r3, #4]
 800174a:	429a      	cmp	r2, r3
 800174c:	d004      	beq.n	8001758 <HAL_TIM_PeriodElapsedCallback+0x24c>
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff fdfc 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
 800175e:	e022      	b.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
 8001760:	40001000 	.word	0x40001000
 8001764:	20000a9d 	.word	0x20000a9d
 8001768:	2000080e 	.word	0x2000080e
 800176c:	20000b20 	.word	0x20000b20
 8001770:	20000a60 	.word	0x20000a60
 8001774:	20000909 	.word	0x20000909
 8001778:	20000b0c 	.word	0x20000b0c
 800177c:	20000ad0 	.word	0x20000ad0
              }
              else if(changedFreqA== 5)
 8001780:	4b79      	ldr	r3, [pc, #484]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b05      	cmp	r3, #5
 8001788:	d10d      	bne.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x29a>
              {
                if(pmr.freq0!= pmr.freq5) Q_change_A(pmr.freq0);
 800178a:	4b78      	ldr	r3, [pc, #480]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800178c:	781a      	ldrb	r2, [r3, #0]
 800178e:	4b77      	ldr	r3, [pc, #476]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001790:	795b      	ldrb	r3, [r3, #5]
 8001792:	429a      	cmp	r2, r3
 8001794:	d004      	beq.n	80017a0 <HAL_TIM_PeriodElapsedCallback+0x294>
 8001796:	4b75      	ldr	r3, [pc, #468]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fdd8 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 80017a0:	4b71      	ldr	r3, [pc, #452]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
            // freq. 0 stop
          }
        }
      }

      if(phase_4A_flag)
 80017a6:	4b72      	ldr	r3, [pc, #456]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x464>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d05f      	beq.n	800186e <HAL_TIM_PeriodElapsedCallback+0x362>
      {
        phase_4A_count++;
 80017ae:	4b71      	ldr	r3, [pc, #452]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x468>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3301      	adds	r3, #1
 80017b4:	4a6f      	ldr	r2, [pc, #444]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x468>)
 80017b6:	6013      	str	r3, [r2, #0]
        if(phase_4A_count>= (pmr.oTime* 500))
 80017b8:	4b6c      	ldr	r3, [pc, #432]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017ba:	7b9b      	ldrb	r3, [r3, #14]
 80017bc:	461a      	mov	r2, r3
 80017be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017c2:	fb03 f302 	mul.w	r3, r3, r2
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b6a      	ldr	r3, [pc, #424]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x468>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d84e      	bhi.n	800186e <HAL_TIM_PeriodElapsedCallback+0x362>
        {
          if(pmr.freq0!= 0)
 80017d0:	4b66      	ldr	r3, [pc, #408]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d04a      	beq.n	800186e <HAL_TIM_PeriodElapsedCallback+0x362>
          {
            if(reaction_A_flag)
 80017d8:	4b67      	ldr	r3, [pc, #412]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x46c>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d02e      	beq.n	800183e <HAL_TIM_PeriodElapsedCallback+0x332>
            {
              reaction_A_flag=0;
 80017e0:	4b65      	ldr	r3, [pc, #404]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x46c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
              pmr.intenA=pmr.intenA_new;
 80017e6:	4b61      	ldr	r3, [pc, #388]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	4a60      	ldr	r2, [pc, #384]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017ec:	6113      	str	r3, [r2, #16]

              if(pmr.intenA> CONSTANT_DA) chA_uStep=(pmr.intenA- CONSTANT_DA)/ uStep;
 80017ee:	4b5f      	ldr	r3, [pc, #380]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	f240 5246 	movw	r2, #1350	; 0x546
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d90a      	bls.n	8001810 <HAL_TIM_PeriodElapsedCallback+0x304>
 80017fa:	4b5c      	ldr	r3, [pc, #368]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80017fc:	691b      	ldr	r3, [r3, #16]
 80017fe:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8001802:	4b5e      	ldr	r3, [pc, #376]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x470>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	fbb2 f3f3 	udiv	r3, r2, r3
 800180a:	4a5d      	ldr	r2, [pc, #372]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x474>)
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	e002      	b.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x30a>
              else chA_uStep=0;
 8001810:	4b5b      	ldr	r3, [pc, #364]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x474>)
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]

              if(pmr.intenA> CONSTANT_DA) chA_dStep=(pmr.intenA- CONSTANT_DA)/ dStep;
 8001816:	4b55      	ldr	r3, [pc, #340]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	f240 5246 	movw	r2, #1350	; 0x546
 800181e:	4293      	cmp	r3, r2
 8001820:	d90a      	bls.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x32c>
 8001822:	4b52      	ldr	r3, [pc, #328]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 800182a:	4b56      	ldr	r3, [pc, #344]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x478>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	4a55      	ldr	r2, [pc, #340]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e002      	b.n	800183e <HAL_TIM_PeriodElapsedCallback+0x332>
              else chA_dStep=0;
 8001838:	4b53      	ldr	r3, [pc, #332]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
            }
            phase_4A_count=0;
 800183e:	4b4d      	ldr	r3, [pc, #308]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x468>)
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
            phase_4A_flag=0;
 8001844:	4b4a      	ldr	r3, [pc, #296]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x464>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
            phase_1A_count=0;
 800184a:	4b50      	ldr	r3, [pc, #320]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x480>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
            phase_1A_flag=1;
 8001850:	4b4f      	ldr	r3, [pc, #316]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x484>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
            Ready_A_Start();
 8001856:	f7ff fdbb 	bl	80013d0 <Ready_A_Start>

            if(_next_step_)
 800185a:	4b4e      	ldr	r3, [pc, #312]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x488>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b00      	cmp	r3, #0
 8001862:	d004      	beq.n	800186e <HAL_TIM_PeriodElapsedCallback+0x362>
            {
              _next_step_=0;
 8001864:	4b4b      	ldr	r3, [pc, #300]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x488>)
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
              Ready_B_Start();
 800186a:	f7ff fe07 	bl	800147c <Ready_B_Start>
            }
          }
        }
      }

      if(phase_2B_flag)
 800186e:	4b4a      	ldr	r3, [pc, #296]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 8146 	beq.w	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
      {
        phase_2B_count++;
 8001878:	4b48      	ldr	r3, [pc, #288]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x490>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3301      	adds	r3, #1
 800187e:	4a47      	ldr	r2, [pc, #284]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x490>)
 8001880:	6013      	str	r3, [r2, #0]
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001882:	4b3a      	ldr	r3, [pc, #232]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001888:	2b03      	cmp	r3, #3
 800188a:	d005      	beq.n	8001898 <HAL_TIM_PeriodElapsedCallback+0x38c>
 800188c:	4b37      	ldr	r3, [pc, #220]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800188e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001892:	2b04      	cmp	r3, #4
 8001894:	f040 80ad 	bne.w	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
        {
          if((phase_2B_count== (pmr.s1* 500))&& (pmr.s2!= 0))
 8001898:	4b34      	ldr	r3, [pc, #208]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800189a:	79db      	ldrb	r3, [r3, #7]
 800189c:	461a      	mov	r2, r3
 800189e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018a2:	fb03 f302 	mul.w	r3, r3, r2
 80018a6:	461a      	mov	r2, r3
 80018a8:	4b3c      	ldr	r3, [pc, #240]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x490>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d113      	bne.n	80018d8 <HAL_TIM_PeriodElapsedCallback+0x3cc>
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018b2:	7a1b      	ldrb	r3, [r3, #8]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00f      	beq.n	80018d8 <HAL_TIM_PeriodElapsedCallback+0x3cc>
          {
            if(pmr.freq2!= pmr.freq1)
 80018b8:	4b2c      	ldr	r3, [pc, #176]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018ba:	789a      	ldrb	r2, [r3, #2]
 80018bc:	4b2b      	ldr	r3, [pc, #172]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018be:	785b      	ldrb	r3, [r3, #1]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	f000 8096 	beq.w	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            {
              Q_change_B(pmr.freq2);
 80018c6:	4b29      	ldr	r3, [pc, #164]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018c8:	789b      	ldrb	r3, [r3, #2]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fd96 	bl	80013fc <Q_change_B>
              changedFreqB=2;
 80018d0:	4b33      	ldr	r3, [pc, #204]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x494>)
 80018d2:	2202      	movs	r2, #2
 80018d4:	701a      	strb	r2, [r3, #0]
            if(pmr.freq2!= pmr.freq1)
 80018d6:	e08c      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            }
          }
          else if((phase_2B_count== ((pmr.s1+ pmr.s2)* 500))&& (pmr.s3!= 0))
 80018d8:	4b24      	ldr	r3, [pc, #144]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018da:	79db      	ldrb	r3, [r3, #7]
 80018dc:	461a      	mov	r2, r3
 80018de:	4b23      	ldr	r3, [pc, #140]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018e0:	7a1b      	ldrb	r3, [r3, #8]
 80018e2:	4413      	add	r3, r2
 80018e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80018e8:	fb02 f303 	mul.w	r3, r2, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b2b      	ldr	r3, [pc, #172]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x490>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d112      	bne.n	800191c <HAL_TIM_PeriodElapsedCallback+0x410>
 80018f6:	4b1d      	ldr	r3, [pc, #116]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 80018f8:	7a5b      	ldrb	r3, [r3, #9]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00e      	beq.n	800191c <HAL_TIM_PeriodElapsedCallback+0x410>
          {
            if(pmr.freq3!= pmr.freq2)
 80018fe:	4b1b      	ldr	r3, [pc, #108]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001900:	78da      	ldrb	r2, [r3, #3]
 8001902:	4b1a      	ldr	r3, [pc, #104]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001904:	789b      	ldrb	r3, [r3, #2]
 8001906:	429a      	cmp	r2, r3
 8001908:	d073      	beq.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            {
              Q_change_B(pmr.freq3);
 800190a:	4b18      	ldr	r3, [pc, #96]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800190c:	78db      	ldrb	r3, [r3, #3]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fd74 	bl	80013fc <Q_change_B>
              changedFreqB=3;
 8001914:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x494>)
 8001916:	2203      	movs	r2, #3
 8001918:	701a      	strb	r2, [r3, #0]
            if(pmr.freq3!= pmr.freq2)
 800191a:	e06a      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            }
          }
          else if((phase_2B_count== ((pmr.s1+ pmr.s2+ pmr.s3)* 500))&& (pmr.s4!= 0))
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800191e:	79db      	ldrb	r3, [r3, #7]
 8001920:	461a      	mov	r2, r3
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001924:	7a1b      	ldrb	r3, [r3, #8]
 8001926:	4413      	add	r3, r2
 8001928:	4a10      	ldr	r2, [pc, #64]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800192a:	7a52      	ldrb	r2, [r2, #9]
 800192c:	4413      	add	r3, r2
 800192e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001932:	fb02 f303 	mul.w	r3, r2, r3
 8001936:	461a      	mov	r2, r3
 8001938:	4b18      	ldr	r3, [pc, #96]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x490>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	429a      	cmp	r2, r3
 800193e:	d131      	bne.n	80019a4 <HAL_TIM_PeriodElapsedCallback+0x498>
 8001940:	4b0a      	ldr	r3, [pc, #40]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001942:	7a9b      	ldrb	r3, [r3, #10]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d02d      	beq.n	80019a4 <HAL_TIM_PeriodElapsedCallback+0x498>
          {
            if(pmr.freq4!= pmr.freq3)
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800194a:	791a      	ldrb	r2, [r3, #4]
 800194c:	4b07      	ldr	r3, [pc, #28]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 800194e:	78db      	ldrb	r3, [r3, #3]
 8001950:	429a      	cmp	r2, r3
 8001952:	d04e      	beq.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            {
              Q_change_B(pmr.freq4);
 8001954:	4b05      	ldr	r3, [pc, #20]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x460>)
 8001956:	791b      	ldrb	r3, [r3, #4]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fd4f 	bl	80013fc <Q_change_B>
              changedFreqB=4;
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x494>)
 8001960:	2204      	movs	r2, #4
 8001962:	701a      	strb	r2, [r3, #0]
            if(pmr.freq4!= pmr.freq3)
 8001964:	e045      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
 8001966:	bf00      	nop
 8001968:	20000909 	.word	0x20000909
 800196c:	20000a60 	.word	0x20000a60
 8001970:	20000aa7 	.word	0x20000aa7
 8001974:	20000ad4 	.word	0x20000ad4
 8001978:	20000a89 	.word	0x20000a89
 800197c:	20000884 	.word	0x20000884
 8001980:	20000a98 	.word	0x20000a98
 8001984:	20000b60 	.word	0x20000b60
 8001988:	20000a30 	.word	0x20000a30
 800198c:	20000a54 	.word	0x20000a54
 8001990:	200008ae 	.word	0x200008ae
 8001994:	20000b05 	.word	0x20000b05
 8001998:	2000088c 	.word	0x2000088c
 800199c:	20000944 	.word	0x20000944
 80019a0:	2000080d 	.word	0x2000080d
            }
          }
          else if((phase_2B_count== ((pmr.s1+ pmr.s2+ pmr.s3+ pmr.s4)* 500))&& (pmr.s5!= 0))
 80019a4:	4b8c      	ldr	r3, [pc, #560]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019a6:	79db      	ldrb	r3, [r3, #7]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b8b      	ldr	r3, [pc, #556]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019ac:	7a1b      	ldrb	r3, [r3, #8]
 80019ae:	4413      	add	r3, r2
 80019b0:	4a89      	ldr	r2, [pc, #548]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019b2:	7a52      	ldrb	r2, [r2, #9]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a88      	ldr	r2, [pc, #544]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019b8:	7a92      	ldrb	r2, [r2, #10]
 80019ba:	4413      	add	r3, r2
 80019bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80019c0:	fb02 f303 	mul.w	r3, r2, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b85      	ldr	r3, [pc, #532]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d111      	bne.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
 80019ce:	4b82      	ldr	r3, [pc, #520]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019d0:	7adb      	ldrb	r3, [r3, #11]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00d      	beq.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
          {
            if(pmr.freq5!= pmr.freq4)
 80019d6:	4b80      	ldr	r3, [pc, #512]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019d8:	795a      	ldrb	r2, [r3, #5]
 80019da:	4b7f      	ldr	r3, [pc, #508]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019dc:	791b      	ldrb	r3, [r3, #4]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d007      	beq.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4e6>
            {
              Q_change_B(pmr.freq5);
 80019e2:	4b7d      	ldr	r3, [pc, #500]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019e4:	795b      	ldrb	r3, [r3, #5]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff fd08 	bl	80013fc <Q_change_B>
              changedFreqB=5;
 80019ec:	4b7c      	ldr	r3, [pc, #496]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 80019ee:	2205      	movs	r2, #5
 80019f0:	701a      	strb	r2, [r3, #0]
            }
          }
        }

        if(phase_2B_count>= (pmr.sTime* 500))
 80019f2:	4b79      	ldr	r3, [pc, #484]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 80019f4:	7b1b      	ldrb	r3, [r3, #12]
 80019f6:	461a      	mov	r2, r3
 80019f8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019fc:	fb03 f302 	mul.w	r3, r3, r2
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b76      	ldr	r3, [pc, #472]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d87c      	bhi.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
        {
          if(pmr.freq0!= 0)
 8001a0a:	4b73      	ldr	r3, [pc, #460]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d078      	beq.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
          {
            phase_2B_count=0;
 8001a12:	4b72      	ldr	r3, [pc, #456]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
            phase_2B_flag=0;
 8001a18:	4b72      	ldr	r3, [pc, #456]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
            phase_3B_count=0;
 8001a1e:	4b72      	ldr	r3, [pc, #456]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
            phase_3B_flag=1;
 8001a24:	4b71      	ldr	r3, [pc, #452]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	701a      	strb	r2, [r3, #0]

            if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001a2a:	4b6b      	ldr	r3, [pc, #428]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d004      	beq.n	8001a3e <HAL_TIM_PeriodElapsedCallback+0x532>
 8001a34:	4b68      	ldr	r3, [pc, #416]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d162      	bne.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
            {
              if(changedFreqB== 1)
 8001a3e:	4b68      	ldr	r3, [pc, #416]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d10e      	bne.n	8001a66 <HAL_TIM_PeriodElapsedCallback+0x55a>
              {
                if(pmr.freq0!= pmr.freq1) Q_change_B(pmr.freq0);
 8001a48:	4b63      	ldr	r3, [pc, #396]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	4b62      	ldr	r3, [pc, #392]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a4e:	785b      	ldrb	r3, [r3, #1]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d004      	beq.n	8001a5e <HAL_TIM_PeriodElapsedCallback+0x552>
 8001a54:	4b60      	ldr	r3, [pc, #384]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff fccf 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001a5e:	4b60      	ldr	r3, [pc, #384]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
 8001a64:	e04e      	b.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
              }
              else if(changedFreqB== 2)
 8001a66:	4b5e      	ldr	r3, [pc, #376]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d10e      	bne.n	8001a8e <HAL_TIM_PeriodElapsedCallback+0x582>
              {
                if(pmr.freq0!= pmr.freq2) Q_change_B(pmr.freq0);
 8001a70:	4b59      	ldr	r3, [pc, #356]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a72:	781a      	ldrb	r2, [r3, #0]
 8001a74:	4b58      	ldr	r3, [pc, #352]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a76:	789b      	ldrb	r3, [r3, #2]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d004      	beq.n	8001a86 <HAL_TIM_PeriodElapsedCallback+0x57a>
 8001a7c:	4b56      	ldr	r3, [pc, #344]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fcbb 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001a86:	4b56      	ldr	r3, [pc, #344]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
 8001a8c:	e03a      	b.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
              }
              else if(changedFreqB== 3)
 8001a8e:	4b54      	ldr	r3, [pc, #336]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d10e      	bne.n	8001ab6 <HAL_TIM_PeriodElapsedCallback+0x5aa>
              {
                if(pmr.freq0!= pmr.freq3) Q_change_B(pmr.freq0);
 8001a98:	4b4f      	ldr	r3, [pc, #316]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	4b4e      	ldr	r3, [pc, #312]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001a9e:	78db      	ldrb	r3, [r3, #3]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d004      	beq.n	8001aae <HAL_TIM_PeriodElapsedCallback+0x5a2>
 8001aa4:	4b4c      	ldr	r3, [pc, #304]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fca7 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001aae:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
 8001ab4:	e026      	b.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
              }
              else if(changedFreqB== 4)
 8001ab6:	4b4a      	ldr	r3, [pc, #296]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d10e      	bne.n	8001ade <HAL_TIM_PeriodElapsedCallback+0x5d2>
              {
                if(pmr.freq0!= pmr.freq4) Q_change_B(pmr.freq0);
 8001ac0:	4b45      	ldr	r3, [pc, #276]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	4b44      	ldr	r3, [pc, #272]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001ac6:	791b      	ldrb	r3, [r3, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d004      	beq.n	8001ad6 <HAL_TIM_PeriodElapsedCallback+0x5ca>
 8001acc:	4b42      	ldr	r3, [pc, #264]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fc93 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001ad6:	4b42      	ldr	r3, [pc, #264]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
 8001adc:	e012      	b.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
              }
              else if(changedFreqB== 5)
 8001ade:	4b40      	ldr	r3, [pc, #256]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b05      	cmp	r3, #5
 8001ae6:	d10d      	bne.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x5f8>
              {
                if(pmr.freq0!= pmr.freq5) Q_change_B(pmr.freq0);
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001aea:	781a      	ldrb	r2, [r3, #0]
 8001aec:	4b3a      	ldr	r3, [pc, #232]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001aee:	795b      	ldrb	r3, [r3, #5]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d004      	beq.n	8001afe <HAL_TIM_PeriodElapsedCallback+0x5f2>
 8001af4:	4b38      	ldr	r3, [pc, #224]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fc7f 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001afe:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
            // freq. 0 stop
          }
        }
      }

      if(phase_4B_flag)
 8001b04:	4b3a      	ldr	r3, [pc, #232]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 83d1 	beq.w	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
      {
        phase_4B_count++;
 8001b0e:	4b39      	ldr	r3, [pc, #228]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	3301      	adds	r3, #1
 8001b14:	4a37      	ldr	r2, [pc, #220]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8001b16:	6013      	str	r3, [r2, #0]
        if(phase_4B_count>= (pmr.oTime* 500))
 8001b18:	4b2f      	ldr	r3, [pc, #188]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b1a:	7b9b      	ldrb	r3, [r3, #14]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b22:	fb03 f302 	mul.w	r3, r3, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	4b32      	ldr	r3, [pc, #200]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	f200 83bf 	bhi.w	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
        {
          if(pmr.freq0!= 0)
 8001b32:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 83ba 	beq.w	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
          {
            if(reaction_B_flag)
 8001b3c:	4b2e      	ldr	r3, [pc, #184]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d02e      	beq.n	8001ba2 <HAL_TIM_PeriodElapsedCallback+0x696>
            {
              reaction_B_flag=0;
 8001b44:	4b2c      	ldr	r3, [pc, #176]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
              pmr.intenB=pmr.intenB_new;
 8001b4a:	4b23      	ldr	r3, [pc, #140]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4a22      	ldr	r2, [pc, #136]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b50:	6193      	str	r3, [r2, #24]

              if(pmr.intenB> CONSTANT_DA) chB_uStep=(pmr.intenB- CONSTANT_DA)/ uStep;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	f240 5246 	movw	r2, #1350	; 0x546
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d90a      	bls.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x668>
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8001b66:	4b25      	ldr	r3, [pc, #148]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6e:	4a24      	ldr	r2, [pc, #144]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x6f4>)
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	e002      	b.n	8001b7a <HAL_TIM_PeriodElapsedCallback+0x66e>
              else chB_uStep=0;
 8001b74:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x6f4>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]

              if(pmr.intenB> CONSTANT_DA) chB_dStep=(pmr.intenB- CONSTANT_DA)/ dStep;
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f240 5246 	movw	r2, #1350	; 0x546
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d90a      	bls.n	8001b9c <HAL_TIM_PeriodElapsedCallback+0x690>
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8001b8e:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x6f8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b96:	4a1c      	ldr	r2, [pc, #112]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	e002      	b.n	8001ba2 <HAL_TIM_PeriodElapsedCallback+0x696>
              else chB_dStep=0;
 8001b9c:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
            }
            phase_4B_count=0;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
            phase_4B_flag=0;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]
            phase_1B_count=0;
 8001bae:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x700>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
            phase_1B_flag=1;
 8001bb4:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
            Ready_B_Start();
 8001bba:	f7ff fc5f 	bl	800147c <Ready_B_Start>

            if(_next_step_)
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 8373 	beq.w	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
            {
              _next_step_=0;
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]
              Ready_A_Start();
 8001bd0:	f7ff fbfe 	bl	80013d0 <Ready_A_Start>
          }
        }
      }
    }
  }
}
 8001bd4:	e36c      	b.n	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
 8001bd6:	bf00      	nop
 8001bd8:	20000a60 	.word	0x20000a60
 8001bdc:	20000944 	.word	0x20000944
 8001be0:	2000080d 	.word	0x2000080d
 8001be4:	2000088c 	.word	0x2000088c
 8001be8:	20000b08 	.word	0x20000b08
 8001bec:	20000b10 	.word	0x20000b10
 8001bf0:	20000923 	.word	0x20000923
 8001bf4:	20000948 	.word	0x20000948
 8001bf8:	20000af6 	.word	0x20000af6
 8001bfc:	20000884 	.word	0x20000884
 8001c00:	20000b14 	.word	0x20000b14
 8001c04:	20000b60 	.word	0x20000b60
 8001c08:	20000a94 	.word	0x20000a94
 8001c0c:	20000950 	.word	0x20000950
 8001c10:	20000aa4 	.word	0x20000aa4
 8001c14:	20000b05 	.word	0x20000b05
      if(phase_2B_flag)
 8001c18:	4b8c      	ldr	r3, [pc, #560]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x940>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 8134 	beq.w	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
        phase_2B_count++;
 8001c22:	4b8b      	ldr	r3, [pc, #556]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	4a89      	ldr	r2, [pc, #548]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001c2a:	6013      	str	r3, [r2, #0]
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001c2c:	4b89      	ldr	r3, [pc, #548]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	d005      	beq.n	8001c42 <HAL_TIM_PeriodElapsedCallback+0x736>
 8001c36:	4b87      	ldr	r3, [pc, #540]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	f040 808d 	bne.w	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
          if((phase_2B_count== (pmr.s1* 500))&& (pmr.s2!= 0))
 8001c42:	4b84      	ldr	r3, [pc, #528]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c44:	79db      	ldrb	r3, [r3, #7]
 8001c46:	461a      	mov	r2, r3
 8001c48:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c4c:	fb03 f302 	mul.w	r3, r3, r2
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b7f      	ldr	r3, [pc, #508]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d112      	bne.n	8001c80 <HAL_TIM_PeriodElapsedCallback+0x774>
 8001c5a:	4b7e      	ldr	r3, [pc, #504]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c5c:	7a1b      	ldrb	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00e      	beq.n	8001c80 <HAL_TIM_PeriodElapsedCallback+0x774>
            if(pmr.freq2!= pmr.freq1)
 8001c62:	4b7c      	ldr	r3, [pc, #496]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c64:	789a      	ldrb	r2, [r3, #2]
 8001c66:	4b7b      	ldr	r3, [pc, #492]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c68:	785b      	ldrb	r3, [r3, #1]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d076      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
              Q_change_B(pmr.freq2);
 8001c6e:	4b79      	ldr	r3, [pc, #484]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c70:	789b      	ldrb	r3, [r3, #2]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fbc2 	bl	80013fc <Q_change_B>
              changedFreqB=2;
 8001c78:	4b77      	ldr	r3, [pc, #476]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	701a      	strb	r2, [r3, #0]
            if(pmr.freq2!= pmr.freq1)
 8001c7e:	e06d      	b.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
          else if((phase_2B_count== ((pmr.s1+ pmr.s2)* 500))&& (pmr.s3!= 0))
 8001c80:	4b74      	ldr	r3, [pc, #464]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c82:	79db      	ldrb	r3, [r3, #7]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b73      	ldr	r3, [pc, #460]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001c88:	7a1b      	ldrb	r3, [r3, #8]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c90:	fb02 f303 	mul.w	r3, r2, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b6e      	ldr	r3, [pc, #440]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d112      	bne.n	8001cc4 <HAL_TIM_PeriodElapsedCallback+0x7b8>
 8001c9e:	4b6d      	ldr	r3, [pc, #436]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001ca0:	7a5b      	ldrb	r3, [r3, #9]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00e      	beq.n	8001cc4 <HAL_TIM_PeriodElapsedCallback+0x7b8>
            if(pmr.freq3!= pmr.freq2)
 8001ca6:	4b6b      	ldr	r3, [pc, #428]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001ca8:	78da      	ldrb	r2, [r3, #3]
 8001caa:	4b6a      	ldr	r3, [pc, #424]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cac:	789b      	ldrb	r3, [r3, #2]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d054      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
              Q_change_B(pmr.freq3);
 8001cb2:	4b68      	ldr	r3, [pc, #416]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cb4:	78db      	ldrb	r3, [r3, #3]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fba0 	bl	80013fc <Q_change_B>
              changedFreqB=3;
 8001cbc:	4b66      	ldr	r3, [pc, #408]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	701a      	strb	r2, [r3, #0]
            if(pmr.freq3!= pmr.freq2)
 8001cc2:	e04b      	b.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
          else if((phase_2B_count== ((pmr.s1+ pmr.s2+ pmr.s3)* 500))&& (pmr.s4!= 0))
 8001cc4:	4b63      	ldr	r3, [pc, #396]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cc6:	79db      	ldrb	r3, [r3, #7]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b62      	ldr	r3, [pc, #392]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001ccc:	7a1b      	ldrb	r3, [r3, #8]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a60      	ldr	r2, [pc, #384]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cd2:	7a52      	ldrb	r2, [r2, #9]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001cda:	fb02 f303 	mul.w	r3, r2, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4b5b      	ldr	r3, [pc, #364]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d112      	bne.n	8001d0e <HAL_TIM_PeriodElapsedCallback+0x802>
 8001ce8:	4b5a      	ldr	r3, [pc, #360]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cea:	7a9b      	ldrb	r3, [r3, #10]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00e      	beq.n	8001d0e <HAL_TIM_PeriodElapsedCallback+0x802>
            if(pmr.freq4!= pmr.freq3)
 8001cf0:	4b58      	ldr	r3, [pc, #352]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cf2:	791a      	ldrb	r2, [r3, #4]
 8001cf4:	4b57      	ldr	r3, [pc, #348]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cf6:	78db      	ldrb	r3, [r3, #3]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d02f      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
              Q_change_B(pmr.freq4);
 8001cfc:	4b55      	ldr	r3, [pc, #340]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001cfe:	791b      	ldrb	r3, [r3, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fb7b 	bl	80013fc <Q_change_B>
              changedFreqB=4;
 8001d06:	4b54      	ldr	r3, [pc, #336]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001d08:	2204      	movs	r2, #4
 8001d0a:	701a      	strb	r2, [r3, #0]
            if(pmr.freq4!= pmr.freq3)
 8001d0c:	e026      	b.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
          else if((phase_2B_count== ((pmr.s1+ pmr.s2+ pmr.s3+ pmr.s4)* 500))&& (pmr.s5!= 0))
 8001d0e:	4b51      	ldr	r3, [pc, #324]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d10:	79db      	ldrb	r3, [r3, #7]
 8001d12:	461a      	mov	r2, r3
 8001d14:	4b4f      	ldr	r3, [pc, #316]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d16:	7a1b      	ldrb	r3, [r3, #8]
 8001d18:	4413      	add	r3, r2
 8001d1a:	4a4e      	ldr	r2, [pc, #312]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d1c:	7a52      	ldrb	r2, [r2, #9]
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a4c      	ldr	r2, [pc, #304]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d22:	7a92      	ldrb	r2, [r2, #10]
 8001d24:	4413      	add	r3, r2
 8001d26:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d2a:	fb02 f303 	mul.w	r3, r2, r3
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4b47      	ldr	r3, [pc, #284]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d111      	bne.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
 8001d38:	4b46      	ldr	r3, [pc, #280]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d3a:	7adb      	ldrb	r3, [r3, #11]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00d      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
            if(pmr.freq5!= pmr.freq4)
 8001d40:	4b44      	ldr	r3, [pc, #272]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d42:	795a      	ldrb	r2, [r3, #5]
 8001d44:	4b43      	ldr	r3, [pc, #268]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d46:	791b      	ldrb	r3, [r3, #4]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d007      	beq.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x850>
              Q_change_B(pmr.freq5);
 8001d4c:	4b41      	ldr	r3, [pc, #260]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d4e:	795b      	ldrb	r3, [r3, #5]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff fb53 	bl	80013fc <Q_change_B>
              changedFreqB=5;
 8001d56:	4b40      	ldr	r3, [pc, #256]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001d58:	2205      	movs	r2, #5
 8001d5a:	701a      	strb	r2, [r3, #0]
        if(phase_2B_count>= (pmr.sTime* 500))
 8001d5c:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d5e:	7b1b      	ldrb	r3, [r3, #12]
 8001d60:	461a      	mov	r2, r3
 8001d62:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d66:	fb03 f302 	mul.w	r3, r3, r2
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b38      	ldr	r3, [pc, #224]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	f200 808a 	bhi.w	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
          if(pmr.freq0!= 0)
 8001d76:	4b37      	ldr	r3, [pc, #220]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8085 	beq.w	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
            phase_2B_count=0;
 8001d80:	4b33      	ldr	r3, [pc, #204]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
            phase_2B_flag=0;
 8001d86:	4b31      	ldr	r3, [pc, #196]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x940>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
            phase_3B_count=0;
 8001d8c:	4b33      	ldr	r3, [pc, #204]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x950>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
            phase_3B_flag=1;
 8001d92:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x954>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
            if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001d98:	4b2e      	ldr	r3, [pc, #184]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d004      	beq.n	8001dac <HAL_TIM_PeriodElapsedCallback+0x8a0>
 8001da2:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001da4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d16e      	bne.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
              if(changedFreqB== 1)
 8001dac:	4b2a      	ldr	r3, [pc, #168]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d10e      	bne.n	8001dd4 <HAL_TIM_PeriodElapsedCallback+0x8c8>
                if(pmr.freq0!= pmr.freq1) Q_change_B(pmr.freq0);
 8001db6:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001db8:	781a      	ldrb	r2, [r3, #0]
 8001dba:	4b26      	ldr	r3, [pc, #152]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001dbc:	785b      	ldrb	r3, [r3, #1]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d004      	beq.n	8001dcc <HAL_TIM_PeriodElapsedCallback+0x8c0>
 8001dc2:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fb18 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001dcc:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	701a      	strb	r2, [r3, #0]
 8001dd2:	e05a      	b.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
              else if(changedFreqB== 2)
 8001dd4:	4b20      	ldr	r3, [pc, #128]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d10e      	bne.n	8001dfc <HAL_TIM_PeriodElapsedCallback+0x8f0>
                if(pmr.freq0!= pmr.freq2) Q_change_B(pmr.freq0);
 8001dde:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001de0:	781a      	ldrb	r2, [r3, #0]
 8001de2:	4b1c      	ldr	r3, [pc, #112]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001de4:	789b      	ldrb	r3, [r3, #2]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d004      	beq.n	8001df4 <HAL_TIM_PeriodElapsedCallback+0x8e8>
 8001dea:	4b1a      	ldr	r3, [pc, #104]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fb04 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001df4:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
 8001dfa:	e046      	b.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
              else if(changedFreqB== 3)
 8001dfc:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d10e      	bne.n	8001e24 <HAL_TIM_PeriodElapsedCallback+0x918>
                if(pmr.freq0!= pmr.freq3) Q_change_B(pmr.freq0);
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e0c:	78db      	ldrb	r3, [r3, #3]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d004      	beq.n	8001e1c <HAL_TIM_PeriodElapsedCallback+0x910>
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff faf0 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001e1c:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	e032      	b.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
              else if(changedFreqB== 4)
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d11a      	bne.n	8001e64 <HAL_TIM_PeriodElapsedCallback+0x958>
                if(pmr.freq0!= pmr.freq4) Q_change_B(pmr.freq0);
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e30:	781a      	ldrb	r2, [r3, #0]
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e34:	791b      	ldrb	r3, [r3, #4]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d004      	beq.n	8001e44 <HAL_TIM_PeriodElapsedCallback+0x938>
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fadc 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001e44:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
 8001e4a:	e01e      	b.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
 8001e4c:	2000088c 	.word	0x2000088c
 8001e50:	20000944 	.word	0x20000944
 8001e54:	20000a60 	.word	0x20000a60
 8001e58:	2000080d 	.word	0x2000080d
 8001e5c:	20000b08 	.word	0x20000b08
 8001e60:	20000b10 	.word	0x20000b10
              else if(changedFreqB== 5)
 8001e64:	4b79      	ldr	r3, [pc, #484]	; (800204c <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b05      	cmp	r3, #5
 8001e6c:	d10d      	bne.n	8001e8a <HAL_TIM_PeriodElapsedCallback+0x97e>
                if(pmr.freq0!= pmr.freq5) Q_change_B(pmr.freq0);
 8001e6e:	4b78      	ldr	r3, [pc, #480]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001e70:	781a      	ldrb	r2, [r3, #0]
 8001e72:	4b77      	ldr	r3, [pc, #476]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001e74:	795b      	ldrb	r3, [r3, #5]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d004      	beq.n	8001e84 <HAL_TIM_PeriodElapsedCallback+0x978>
 8001e7a:	4b75      	ldr	r3, [pc, #468]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fabc 	bl	80013fc <Q_change_B>
                changedFreqB=0;
 8001e84:	4b71      	ldr	r3, [pc, #452]	; (800204c <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	701a      	strb	r2, [r3, #0]
      if(phase_4B_flag)
 8001e8a:	4b72      	ldr	r3, [pc, #456]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d05f      	beq.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0xa46>
        phase_4B_count++;
 8001e92:	4b71      	ldr	r3, [pc, #452]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0xb4c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	3301      	adds	r3, #1
 8001e98:	4a6f      	ldr	r2, [pc, #444]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0xb4c>)
 8001e9a:	6013      	str	r3, [r2, #0]
        if(phase_4B_count>= (pmr.oTime* 500))
 8001e9c:	4b6c      	ldr	r3, [pc, #432]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001e9e:	7b9b      	ldrb	r3, [r3, #14]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ea6:	fb03 f302 	mul.w	r3, r3, r2
 8001eaa:	461a      	mov	r2, r3
 8001eac:	4b6a      	ldr	r3, [pc, #424]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0xb4c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d84e      	bhi.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0xa46>
          if(pmr.freq0!= 0)
 8001eb4:	4b66      	ldr	r3, [pc, #408]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d04a      	beq.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0xa46>
            if(reaction_B_flag)
 8001ebc:	4b67      	ldr	r3, [pc, #412]	; (800205c <HAL_TIM_PeriodElapsedCallback+0xb50>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d02e      	beq.n	8001f22 <HAL_TIM_PeriodElapsedCallback+0xa16>
              reaction_B_flag=0;
 8001ec4:	4b65      	ldr	r3, [pc, #404]	; (800205c <HAL_TIM_PeriodElapsedCallback+0xb50>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
              pmr.intenB=pmr.intenB_new;
 8001eca:	4b61      	ldr	r3, [pc, #388]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a60      	ldr	r2, [pc, #384]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001ed0:	6193      	str	r3, [r2, #24]
              if(pmr.intenB> CONSTANT_DA) chB_uStep=(pmr.intenB- CONSTANT_DA)/ uStep;
 8001ed2:	4b5f      	ldr	r3, [pc, #380]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	f240 5246 	movw	r2, #1350	; 0x546
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d90a      	bls.n	8001ef4 <HAL_TIM_PeriodElapsedCallback+0x9e8>
 8001ede:	4b5c      	ldr	r3, [pc, #368]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8001ee6:	4b5e      	ldr	r3, [pc, #376]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0xb54>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eee:	4a5d      	ldr	r2, [pc, #372]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0xb58>)
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e002      	b.n	8001efa <HAL_TIM_PeriodElapsedCallback+0x9ee>
              else chB_uStep=0;
 8001ef4:	4b5b      	ldr	r3, [pc, #364]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0xb58>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
              if(pmr.intenB> CONSTANT_DA) chB_dStep=(pmr.intenB- CONSTANT_DA)/ dStep;
 8001efa:	4b55      	ldr	r3, [pc, #340]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	f240 5246 	movw	r2, #1350	; 0x546
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d90a      	bls.n	8001f1c <HAL_TIM_PeriodElapsedCallback+0xa10>
 8001f06:	4b52      	ldr	r3, [pc, #328]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8001f0e:	4b56      	ldr	r3, [pc, #344]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f16:	4a55      	ldr	r2, [pc, #340]	; (800206c <HAL_TIM_PeriodElapsedCallback+0xb60>)
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e002      	b.n	8001f22 <HAL_TIM_PeriodElapsedCallback+0xa16>
              else chB_dStep=0;
 8001f1c:	4b53      	ldr	r3, [pc, #332]	; (800206c <HAL_TIM_PeriodElapsedCallback+0xb60>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
            phase_4B_count=0;
 8001f22:	4b4d      	ldr	r3, [pc, #308]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0xb4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
            phase_4B_flag=0;
 8001f28:	4b4a      	ldr	r3, [pc, #296]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
            phase_1B_count=0;
 8001f2e:	4b50      	ldr	r3, [pc, #320]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0xb64>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
            phase_1B_flag=1;
 8001f34:	4b4f      	ldr	r3, [pc, #316]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0xb68>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	701a      	strb	r2, [r3, #0]
            Ready_B_Start();
 8001f3a:	f7ff fa9f 	bl	800147c <Ready_B_Start>
            if(_next_step_)
 8001f3e:	4b4e      	ldr	r3, [pc, #312]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0xb6c>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0xa46>
              _next_step_=0;
 8001f48:	4b4b      	ldr	r3, [pc, #300]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0xb6c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	701a      	strb	r2, [r3, #0]
              Ready_A_Start();
 8001f4e:	f7ff fa3f 	bl	80013d0 <Ready_A_Start>
      if(phase_2A_flag)
 8001f52:	4b4a      	ldr	r3, [pc, #296]	; (800207c <HAL_TIM_PeriodElapsedCallback+0xb70>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f000 8146 	beq.w	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
        phase_2A_count++;
 8001f5c:	4b48      	ldr	r3, [pc, #288]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xb74>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	4a47      	ldr	r2, [pc, #284]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xb74>)
 8001f64:	6013      	str	r3, [r2, #0]
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 8001f66:	4b3a      	ldr	r3, [pc, #232]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f6c:	2b03      	cmp	r3, #3
 8001f6e:	d005      	beq.n	8001f7c <HAL_TIM_PeriodElapsedCallback+0xa70>
 8001f70:	4b37      	ldr	r3, [pc, #220]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	f040 80ad 	bne.w	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
          if((phase_2A_count== (pmr.s1* 500))&& (pmr.s2!= 0))
 8001f7c:	4b34      	ldr	r3, [pc, #208]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f7e:	79db      	ldrb	r3, [r3, #7]
 8001f80:	461a      	mov	r2, r3
 8001f82:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f86:	fb03 f302 	mul.w	r3, r3, r2
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4b3c      	ldr	r3, [pc, #240]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xb74>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d113      	bne.n	8001fbc <HAL_TIM_PeriodElapsedCallback+0xab0>
 8001f94:	4b2e      	ldr	r3, [pc, #184]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f96:	7a1b      	ldrb	r3, [r3, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d00f      	beq.n	8001fbc <HAL_TIM_PeriodElapsedCallback+0xab0>
            if(pmr.freq2!= pmr.freq1)
 8001f9c:	4b2c      	ldr	r3, [pc, #176]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001f9e:	789a      	ldrb	r2, [r3, #2]
 8001fa0:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fa2:	785b      	ldrb	r3, [r3, #1]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	f000 8096 	beq.w	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
              Q_change_A(pmr.freq2);
 8001faa:	4b29      	ldr	r3, [pc, #164]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fac:	789b      	ldrb	r3, [r3, #2]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff f9ce 	bl	8001350 <Q_change_A>
              changedFreqA=2;
 8001fb4:	4b33      	ldr	r3, [pc, #204]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xb78>)
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	701a      	strb	r2, [r3, #0]
            if(pmr.freq2!= pmr.freq1)
 8001fba:	e08c      	b.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
          else if((phase_2A_count== ((pmr.s1+ pmr.s2)* 500))&& (pmr.s3!= 0))
 8001fbc:	4b24      	ldr	r3, [pc, #144]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fbe:	79db      	ldrb	r3, [r3, #7]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4b23      	ldr	r3, [pc, #140]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fc4:	7a1b      	ldrb	r3, [r3, #8]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fcc:	fb02 f303 	mul.w	r3, r2, r3
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	4b2b      	ldr	r3, [pc, #172]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xb74>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d112      	bne.n	8002000 <HAL_TIM_PeriodElapsedCallback+0xaf4>
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fdc:	7a5b      	ldrb	r3, [r3, #9]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00e      	beq.n	8002000 <HAL_TIM_PeriodElapsedCallback+0xaf4>
            if(pmr.freq3!= pmr.freq2)
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fe4:	78da      	ldrb	r2, [r3, #3]
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001fe8:	789b      	ldrb	r3, [r3, #2]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d073      	beq.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
              Q_change_A(pmr.freq3);
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8001ff0:	78db      	ldrb	r3, [r3, #3]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff f9ac 	bl	8001350 <Q_change_A>
              changedFreqA=3;
 8001ff8:	4b22      	ldr	r3, [pc, #136]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xb78>)
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	701a      	strb	r2, [r3, #0]
            if(pmr.freq3!= pmr.freq2)
 8001ffe:	e06a      	b.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
          else if((phase_2A_count== ((pmr.s1+ pmr.s2+ pmr.s3)* 500))&& (pmr.s4!= 0))
 8002000:	4b13      	ldr	r3, [pc, #76]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8002002:	79db      	ldrb	r3, [r3, #7]
 8002004:	461a      	mov	r2, r3
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8002008:	7a1b      	ldrb	r3, [r3, #8]
 800200a:	4413      	add	r3, r2
 800200c:	4a10      	ldr	r2, [pc, #64]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 800200e:	7a52      	ldrb	r2, [r2, #9]
 8002010:	4413      	add	r3, r2
 8002012:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	461a      	mov	r2, r3
 800201c:	4b18      	ldr	r3, [pc, #96]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0xb74>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d131      	bne.n	8002088 <HAL_TIM_PeriodElapsedCallback+0xb7c>
 8002024:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8002026:	7a9b      	ldrb	r3, [r3, #10]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d02d      	beq.n	8002088 <HAL_TIM_PeriodElapsedCallback+0xb7c>
            if(pmr.freq4!= pmr.freq3)
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 800202e:	791a      	ldrb	r2, [r3, #4]
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8002032:	78db      	ldrb	r3, [r3, #3]
 8002034:	429a      	cmp	r2, r3
 8002036:	d04e      	beq.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
              Q_change_A(pmr.freq4);
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 800203a:	791b      	ldrb	r3, [r3, #4]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff f987 	bl	8001350 <Q_change_A>
              changedFreqA=4;
 8002042:	4b10      	ldr	r3, [pc, #64]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xb78>)
 8002044:	2204      	movs	r2, #4
 8002046:	701a      	strb	r2, [r3, #0]
            if(pmr.freq4!= pmr.freq3)
 8002048:	e045      	b.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
 800204a:	bf00      	nop
 800204c:	2000080d 	.word	0x2000080d
 8002050:	20000a60 	.word	0x20000a60
 8002054:	20000923 	.word	0x20000923
 8002058:	20000948 	.word	0x20000948
 800205c:	20000af6 	.word	0x20000af6
 8002060:	20000884 	.word	0x20000884
 8002064:	20000b14 	.word	0x20000b14
 8002068:	20000b60 	.word	0x20000b60
 800206c:	20000a94 	.word	0x20000a94
 8002070:	20000950 	.word	0x20000950
 8002074:	20000aa4 	.word	0x20000aa4
 8002078:	20000b05 	.word	0x20000b05
 800207c:	2000080e 	.word	0x2000080e
 8002080:	20000b20 	.word	0x20000b20
 8002084:	20000909 	.word	0x20000909
          else if((phase_2A_count== ((pmr.s1+ pmr.s2+ pmr.s3+ pmr.s4)* 500))&& (pmr.s5!= 0))
 8002088:	4b8b      	ldr	r3, [pc, #556]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800208a:	79db      	ldrb	r3, [r3, #7]
 800208c:	461a      	mov	r2, r3
 800208e:	4b8a      	ldr	r3, [pc, #552]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002090:	7a1b      	ldrb	r3, [r3, #8]
 8002092:	4413      	add	r3, r2
 8002094:	4a88      	ldr	r2, [pc, #544]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002096:	7a52      	ldrb	r2, [r2, #9]
 8002098:	4413      	add	r3, r2
 800209a:	4a87      	ldr	r2, [pc, #540]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800209c:	7a92      	ldrb	r2, [r2, #10]
 800209e:	4413      	add	r3, r2
 80020a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80020a4:	fb02 f303 	mul.w	r3, r2, r3
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b84      	ldr	r3, [pc, #528]	; (80022bc <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d111      	bne.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
 80020b2:	4b81      	ldr	r3, [pc, #516]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020b4:	7adb      	ldrb	r3, [r3, #11]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00d      	beq.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
            if(pmr.freq5!= pmr.freq4)
 80020ba:	4b7f      	ldr	r3, [pc, #508]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020bc:	795a      	ldrb	r2, [r3, #5]
 80020be:	4b7e      	ldr	r3, [pc, #504]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020c0:	791b      	ldrb	r3, [r3, #4]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d007      	beq.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xbca>
              Q_change_A(pmr.freq5);
 80020c6:	4b7c      	ldr	r3, [pc, #496]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020c8:	795b      	ldrb	r3, [r3, #5]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff f940 	bl	8001350 <Q_change_A>
              changedFreqA=5;
 80020d0:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 80020d2:	2205      	movs	r2, #5
 80020d4:	701a      	strb	r2, [r3, #0]
        if(phase_2A_count>= (pmr.sTime* 500))
 80020d6:	4b78      	ldr	r3, [pc, #480]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020d8:	7b1b      	ldrb	r3, [r3, #12]
 80020da:	461a      	mov	r2, r3
 80020dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80020e0:	fb03 f302 	mul.w	r3, r3, r2
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b75      	ldr	r3, [pc, #468]	; (80022bc <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d87c      	bhi.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
          if(pmr.freq0!= 0)
 80020ee:	4b72      	ldr	r3, [pc, #456]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d078      	beq.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
            phase_2A_count=0;
 80020f6:	4b71      	ldr	r3, [pc, #452]	; (80022bc <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
            phase_2A_flag=0;
 80020fc:	4b71      	ldr	r3, [pc, #452]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	701a      	strb	r2, [r3, #0]
            phase_3A_count=0;
 8002102:	4b71      	ldr	r3, [pc, #452]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
            phase_3A_flag=1;
 8002108:	4b70      	ldr	r3, [pc, #448]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
            if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 800210e:	4b6a      	ldr	r3, [pc, #424]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002110:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002114:	2b03      	cmp	r3, #3
 8002116:	d004      	beq.n	8002122 <HAL_TIM_PeriodElapsedCallback+0xc16>
 8002118:	4b67      	ldr	r3, [pc, #412]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800211a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800211e:	2b04      	cmp	r3, #4
 8002120:	d162      	bne.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
              if(changedFreqA== 1)
 8002122:	4b67      	ldr	r3, [pc, #412]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b01      	cmp	r3, #1
 800212a:	d10e      	bne.n	800214a <HAL_TIM_PeriodElapsedCallback+0xc3e>
                if(pmr.freq0!= pmr.freq1) Q_change_A(pmr.freq0);
 800212c:	4b62      	ldr	r3, [pc, #392]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800212e:	781a      	ldrb	r2, [r3, #0]
 8002130:	4b61      	ldr	r3, [pc, #388]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002132:	785b      	ldrb	r3, [r3, #1]
 8002134:	429a      	cmp	r2, r3
 8002136:	d004      	beq.n	8002142 <HAL_TIM_PeriodElapsedCallback+0xc36>
 8002138:	4b5f      	ldr	r3, [pc, #380]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff f907 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 8002142:	4b5f      	ldr	r3, [pc, #380]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
 8002148:	e04e      	b.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
              else if(changedFreqA== 2)
 800214a:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d10e      	bne.n	8002172 <HAL_TIM_PeriodElapsedCallback+0xc66>
                if(pmr.freq0!= pmr.freq2) Q_change_A(pmr.freq0);
 8002154:	4b58      	ldr	r3, [pc, #352]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002156:	781a      	ldrb	r2, [r3, #0]
 8002158:	4b57      	ldr	r3, [pc, #348]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800215a:	789b      	ldrb	r3, [r3, #2]
 800215c:	429a      	cmp	r2, r3
 800215e:	d004      	beq.n	800216a <HAL_TIM_PeriodElapsedCallback+0xc5e>
 8002160:	4b55      	ldr	r3, [pc, #340]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff f8f3 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 800216a:	4b55      	ldr	r3, [pc, #340]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]
 8002170:	e03a      	b.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
              else if(changedFreqA== 3)
 8002172:	4b53      	ldr	r3, [pc, #332]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b03      	cmp	r3, #3
 800217a:	d10e      	bne.n	800219a <HAL_TIM_PeriodElapsedCallback+0xc8e>
                if(pmr.freq0!= pmr.freq3) Q_change_A(pmr.freq0);
 800217c:	4b4e      	ldr	r3, [pc, #312]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800217e:	781a      	ldrb	r2, [r3, #0]
 8002180:	4b4d      	ldr	r3, [pc, #308]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002182:	78db      	ldrb	r3, [r3, #3]
 8002184:	429a      	cmp	r2, r3
 8002186:	d004      	beq.n	8002192 <HAL_TIM_PeriodElapsedCallback+0xc86>
 8002188:	4b4b      	ldr	r3, [pc, #300]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff f8df 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 8002192:	4b4b      	ldr	r3, [pc, #300]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002194:	2200      	movs	r2, #0
 8002196:	701a      	strb	r2, [r3, #0]
 8002198:	e026      	b.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
              else if(changedFreqA== 4)
 800219a:	4b49      	ldr	r3, [pc, #292]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d10e      	bne.n	80021c2 <HAL_TIM_PeriodElapsedCallback+0xcb6>
                if(pmr.freq0!= pmr.freq4) Q_change_A(pmr.freq0);
 80021a4:	4b44      	ldr	r3, [pc, #272]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021a6:	781a      	ldrb	r2, [r3, #0]
 80021a8:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021aa:	791b      	ldrb	r3, [r3, #4]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d004      	beq.n	80021ba <HAL_TIM_PeriodElapsedCallback+0xcae>
 80021b0:	4b41      	ldr	r3, [pc, #260]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff f8cb 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 80021ba:	4b41      	ldr	r3, [pc, #260]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	e012      	b.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
              else if(changedFreqA== 5)
 80021c2:	4b3f      	ldr	r3, [pc, #252]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b05      	cmp	r3, #5
 80021ca:	d10d      	bne.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0xcdc>
                if(pmr.freq0!= pmr.freq5) Q_change_A(pmr.freq0);
 80021cc:	4b3a      	ldr	r3, [pc, #232]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021ce:	781a      	ldrb	r2, [r3, #0]
 80021d0:	4b39      	ldr	r3, [pc, #228]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021d2:	795b      	ldrb	r3, [r3, #5]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d004      	beq.n	80021e2 <HAL_TIM_PeriodElapsedCallback+0xcd6>
 80021d8:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff f8b7 	bl	8001350 <Q_change_A>
                changedFreqA=0;
 80021e2:	4b37      	ldr	r3, [pc, #220]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	701a      	strb	r2, [r3, #0]
      if(phase_4A_flag)
 80021e8:	4b39      	ldr	r3, [pc, #228]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d05f      	beq.n	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
        phase_4A_count++;
 80021f0:	4b38      	ldr	r3, [pc, #224]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	3301      	adds	r3, #1
 80021f6:	4a37      	ldr	r2, [pc, #220]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 80021f8:	6013      	str	r3, [r2, #0]
        if(phase_4A_count>= (pmr.oTime* 500))
 80021fa:	4b2f      	ldr	r3, [pc, #188]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 80021fc:	7b9b      	ldrb	r3, [r3, #14]
 80021fe:	461a      	mov	r2, r3
 8002200:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002204:	fb03 f302 	mul.w	r3, r3, r2
 8002208:	461a      	mov	r2, r3
 800220a:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d84e      	bhi.n	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
          if(pmr.freq0!= 0)
 8002212:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d04a      	beq.n	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
            if(reaction_A_flag)
 800221a:	4b2f      	ldr	r3, [pc, #188]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d02e      	beq.n	8002280 <HAL_TIM_PeriodElapsedCallback+0xd74>
              reaction_A_flag=0;
 8002222:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
              pmr.intenA=pmr.intenA_new;
 8002228:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	4a22      	ldr	r2, [pc, #136]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800222e:	6113      	str	r3, [r2, #16]
              if(pmr.intenA> CONSTANT_DA) chA_uStep=(pmr.intenA- CONSTANT_DA)/ uStep;
 8002230:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	f240 5246 	movw	r2, #1350	; 0x546
 8002238:	4293      	cmp	r3, r2
 800223a:	d90a      	bls.n	8002252 <HAL_TIM_PeriodElapsedCallback+0xd46>
 800223c:	4b1e      	ldr	r3, [pc, #120]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8002244:	4b25      	ldr	r3, [pc, #148]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	fbb2 f3f3 	udiv	r3, r2, r3
 800224c:	4a24      	ldr	r2, [pc, #144]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	e002      	b.n	8002258 <HAL_TIM_PeriodElapsedCallback+0xd4c>
              else chA_uStep=0;
 8002252:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
              if(pmr.intenA> CONSTANT_DA) chA_dStep=(pmr.intenA- CONSTANT_DA)/ dStep;
 8002258:	4b17      	ldr	r3, [pc, #92]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	f240 5246 	movw	r2, #1350	; 0x546
 8002260:	4293      	cmp	r3, r2
 8002262:	d90a      	bls.n	800227a <HAL_TIM_PeriodElapsedCallback+0xd6e>
 8002264:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 800226c:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0xdd8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	fbb2 f3f3 	udiv	r3, r2, r3
 8002274:	4a1c      	ldr	r2, [pc, #112]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	e002      	b.n	8002280 <HAL_TIM_PeriodElapsedCallback+0xd74>
              else chA_dStep=0;
 800227a:	4b1b      	ldr	r3, [pc, #108]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
            phase_4A_count=0;
 8002280:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
            phase_4A_flag=0;
 8002286:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
            phase_1A_count=0;
 800228c:	4b17      	ldr	r3, [pc, #92]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0xde0>)
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
            phase_1A_flag=1;
 8002292:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0xde4>)
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
            Ready_A_Start();
 8002298:	f7ff f89a 	bl	80013d0 <Ready_A_Start>
            if(_next_step_)
 800229c:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d004      	beq.n	80022b0 <HAL_TIM_PeriodElapsedCallback+0xda4>
              _next_step_=0;
 80022a6:	4b13      	ldr	r3, [pc, #76]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]
              Ready_B_Start();
 80022ac:	f7ff f8e6 	bl	800147c <Ready_B_Start>
}
 80022b0:	bf00      	nop
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000a60 	.word	0x20000a60
 80022bc:	20000b20 	.word	0x20000b20
 80022c0:	20000909 	.word	0x20000909
 80022c4:	2000080e 	.word	0x2000080e
 80022c8:	20000b0c 	.word	0x20000b0c
 80022cc:	20000ad0 	.word	0x20000ad0
 80022d0:	20000aa7 	.word	0x20000aa7
 80022d4:	20000ad4 	.word	0x20000ad4
 80022d8:	20000a89 	.word	0x20000a89
 80022dc:	20000884 	.word	0x20000884
 80022e0:	20000a98 	.word	0x20000a98
 80022e4:	20000b60 	.word	0x20000b60
 80022e8:	20000a30 	.word	0x20000a30
 80022ec:	20000a54 	.word	0x20000a54
 80022f0:	200008ae 	.word	0x200008ae
 80022f4:	20000b05 	.word	0x20000b05

080022f8 <HAL_IncTick>:

// period: 1ms
void HAL_IncTick(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  uwTick+=uwTickFreq;
 80022fc:	4b96      	ldr	r3, [pc, #600]	; (8002558 <HAL_IncTick+0x260>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b96      	ldr	r3, [pc, #600]	; (800255c <HAL_IncTick+0x264>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4413      	add	r3, r2
 8002306:	4a94      	ldr	r2, [pc, #592]	; (8002558 <HAL_IncTick+0x260>)
 8002308:	6013      	str	r3, [r2, #0]
  if(uwTick>= 15000)
 800230a:	4b93      	ldr	r3, [pc, #588]	; (8002558 <HAL_IncTick+0x260>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f643 2297 	movw	r2, #14999	; 0x3a97
 8002312:	4293      	cmp	r3, r2
 8002314:	d905      	bls.n	8002322 <HAL_IncTick+0x2a>
  {
    uwTick=0;
 8002316:	4b90      	ldr	r3, [pc, #576]	; (8002558 <HAL_IncTick+0x260>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
    check15sec=1;
 800231c:	4b90      	ldr	r3, [pc, #576]	; (8002560 <HAL_IncTick+0x268>)
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
  }

  /* for test */
  hb_cnt++;
 8002322:	4b90      	ldr	r3, [pc, #576]	; (8002564 <HAL_IncTick+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	3301      	adds	r3, #1
 8002328:	4a8e      	ldr	r2, [pc, #568]	; (8002564 <HAL_IncTick+0x26c>)
 800232a:	6013      	str	r3, [r2, #0]
  if(hb_cnt>= 499)
 800232c:	4b8d      	ldr	r3, [pc, #564]	; (8002564 <HAL_IncTick+0x26c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002334:	d917      	bls.n	8002366 <HAL_IncTick+0x6e>
  {
    hb_cnt=0;
 8002336:	4b8b      	ldr	r3, [pc, #556]	; (8002564 <HAL_IncTick+0x26c>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
    if(hb_flag)
 800233c:	4b8a      	ldr	r3, [pc, #552]	; (8002568 <HAL_IncTick+0x270>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d008      	beq.n	8002356 <HAL_IncTick+0x5e>
    {
      hb_flag=0;
 8002344:	4b88      	ldr	r3, [pc, #544]	; (8002568 <HAL_IncTick+0x270>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
      LD2_OFF;
 800234a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800234e:	4887      	ldr	r0, [pc, #540]	; (800256c <HAL_IncTick+0x274>)
 8002350:	f7ff f8cd 	bl	80014ee <LL_GPIO_ResetOutputPin>
 8002354:	e007      	b.n	8002366 <HAL_IncTick+0x6e>
    }
    else
    {
      hb_flag=1;
 8002356:	4b84      	ldr	r3, [pc, #528]	; (8002568 <HAL_IncTick+0x270>)
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
      LD2_ON;
 800235c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002360:	4882      	ldr	r0, [pc, #520]	; (800256c <HAL_IncTick+0x274>)
 8002362:	f7ff f8b6 	bl	80014d2 <LL_GPIO_SetOutputPin>
  }
  else fanCountB=0;
#endif

  // when the power-switch pressed
  if(waitingACK&& !waitingACK_done)
 8002366:	4b82      	ldr	r3, [pc, #520]	; (8002570 <HAL_IncTick+0x278>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d014      	beq.n	8002398 <HAL_IncTick+0xa0>
 800236e:	4b81      	ldr	r3, [pc, #516]	; (8002574 <HAL_IncTick+0x27c>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d110      	bne.n	8002398 <HAL_IncTick+0xa0>
  {
    waitingACK_count++;
 8002376:	4b80      	ldr	r3, [pc, #512]	; (8002578 <HAL_IncTick+0x280>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	4a7e      	ldr	r2, [pc, #504]	; (8002578 <HAL_IncTick+0x280>)
 800237e:	6013      	str	r3, [r2, #0]
    if(waitingACK_count> ChkTime_150sec)
 8002380:	4b7d      	ldr	r3, [pc, #500]	; (8002578 <HAL_IncTick+0x280>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a7d      	ldr	r2, [pc, #500]	; (800257c <HAL_IncTick+0x284>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d909      	bls.n	800239e <HAL_IncTick+0xa6>
    {
      waitingACK_timeover=1;
 800238a:	4b7d      	ldr	r3, [pc, #500]	; (8002580 <HAL_IncTick+0x288>)
 800238c:	2201      	movs	r2, #1
 800238e:	701a      	strb	r2, [r3, #0]
      waitingACK_count=ChkTime_150sec;
 8002390:	4b79      	ldr	r3, [pc, #484]	; (8002578 <HAL_IncTick+0x280>)
 8002392:	4a7a      	ldr	r2, [pc, #488]	; (800257c <HAL_IncTick+0x284>)
 8002394:	601a      	str	r2, [r3, #0]
    if(waitingACK_count> ChkTime_150sec)
 8002396:	e002      	b.n	800239e <HAL_IncTick+0xa6>
    }
  }
  else waitingACK_count=0;
 8002398:	4b77      	ldr	r3, [pc, #476]	; (8002578 <HAL_IncTick+0x280>)
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]

  if(power_on_flag)
 800239e:	4b79      	ldr	r3, [pc, #484]	; (8002584 <HAL_IncTick+0x28c>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d01c      	beq.n	80023e0 <HAL_IncTick+0xe8>
  {
    power_on_count++;
 80023a6:	4b78      	ldr	r3, [pc, #480]	; (8002588 <HAL_IncTick+0x290>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	3301      	adds	r3, #1
 80023ac:	4a76      	ldr	r2, [pc, #472]	; (8002588 <HAL_IncTick+0x290>)
 80023ae:	6013      	str	r3, [r2, #0]
    if(power_on_count>= 400)
 80023b0:	4b75      	ldr	r3, [pc, #468]	; (8002588 <HAL_IncTick+0x290>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80023b8:	d312      	bcc.n	80023e0 <HAL_IncTick+0xe8>
    {
      power_on_count=0;
 80023ba:	4b73      	ldr	r3, [pc, #460]	; (8002588 <HAL_IncTick+0x290>)
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
      if(LL_GPIO_IsInputPinSet(Pwr_Btn_LED_GPIO_Port, Pwr_Btn_LED_Pin)) PUSH_LED_OFF;
 80023c0:	2104      	movs	r1, #4
 80023c2:	4872      	ldr	r0, [pc, #456]	; (800258c <HAL_IncTick+0x294>)
 80023c4:	f7ff f870 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d004      	beq.n	80023d8 <HAL_IncTick+0xe0>
 80023ce:	2104      	movs	r1, #4
 80023d0:	486e      	ldr	r0, [pc, #440]	; (800258c <HAL_IncTick+0x294>)
 80023d2:	f7ff f88c 	bl	80014ee <LL_GPIO_ResetOutputPin>
 80023d6:	e003      	b.n	80023e0 <HAL_IncTick+0xe8>
      else PUSH_LED_ON;
 80023d8:	2104      	movs	r1, #4
 80023da:	486c      	ldr	r0, [pc, #432]	; (800258c <HAL_IncTick+0x294>)
 80023dc:	f7ff f879 	bl	80014d2 <LL_GPIO_SetOutputPin>
    }
  }

  if(power_off_flag)
 80023e0:	4b6b      	ldr	r3, [pc, #428]	; (8002590 <HAL_IncTick+0x298>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01b      	beq.n	8002420 <HAL_IncTick+0x128>
  {
    power_off_count++;
 80023e8:	4b6a      	ldr	r3, [pc, #424]	; (8002594 <HAL_IncTick+0x29c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3301      	adds	r3, #1
 80023ee:	4a69      	ldr	r2, [pc, #420]	; (8002594 <HAL_IncTick+0x29c>)
 80023f0:	6013      	str	r3, [r2, #0]
    if(power_off_count>= 100)
 80023f2:	4b68      	ldr	r3, [pc, #416]	; (8002594 <HAL_IncTick+0x29c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2b63      	cmp	r3, #99	; 0x63
 80023f8:	d912      	bls.n	8002420 <HAL_IncTick+0x128>
    {
      power_off_count=0;
 80023fa:	4b66      	ldr	r3, [pc, #408]	; (8002594 <HAL_IncTick+0x29c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
      if(LL_GPIO_IsInputPinSet(Pwr_Btn_LED_GPIO_Port, Pwr_Btn_LED_Pin)) PUSH_LED_OFF;
 8002400:	2104      	movs	r1, #4
 8002402:	4862      	ldr	r0, [pc, #392]	; (800258c <HAL_IncTick+0x294>)
 8002404:	f7ff f850 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d004      	beq.n	8002418 <HAL_IncTick+0x120>
 800240e:	2104      	movs	r1, #4
 8002410:	485e      	ldr	r0, [pc, #376]	; (800258c <HAL_IncTick+0x294>)
 8002412:	f7ff f86c 	bl	80014ee <LL_GPIO_ResetOutputPin>
 8002416:	e003      	b.n	8002420 <HAL_IncTick+0x128>
      else PUSH_LED_ON;
 8002418:	2104      	movs	r1, #4
 800241a:	485c      	ldr	r0, [pc, #368]	; (800258c <HAL_IncTick+0x294>)
 800241c:	f7ff f859 	bl	80014d2 <LL_GPIO_SetOutputPin>
    }
  }

  // when the jog push-switch pressed
  encoder_count++;
 8002420:	4b5d      	ldr	r3, [pc, #372]	; (8002598 <HAL_IncTick+0x2a0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	3301      	adds	r3, #1
 8002426:	4a5c      	ldr	r2, [pc, #368]	; (8002598 <HAL_IncTick+0x2a0>)
 8002428:	6013      	str	r3, [r2, #0]
  if(encoder_count>= (2- 1))
 800242a:	4b5b      	ldr	r3, [pc, #364]	; (8002598 <HAL_IncTick+0x2a0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d005      	beq.n	800243e <HAL_IncTick+0x146>
  {
    encoder_count=0;
 8002432:	4b59      	ldr	r3, [pc, #356]	; (8002598 <HAL_IncTick+0x2a0>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
    encoder_flag=1;
 8002438:	4b58      	ldr	r3, [pc, #352]	; (800259c <HAL_IncTick+0x2a4>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
  }

  /* I/Os check block start*/
  if(veryfirst_boot)
 800243e:	4b58      	ldr	r3, [pc, #352]	; (80025a0 <HAL_IncTick+0x2a8>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00e      	beq.n	8002464 <HAL_IncTick+0x16c>
  {
    if(LL_GPIO_IsInputPinSet(KEY_CHECK_GPIO_Port, KEY_CHECK_Pin))
 8002446:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800244a:	4856      	ldr	r0, [pc, #344]	; (80025a4 <HAL_IncTick+0x2ac>)
 800244c:	f7ff f82c 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d020      	beq.n	8002498 <HAL_IncTick+0x1a0>
    {
      veryfirst_boot=0;
 8002456:	4b52      	ldr	r3, [pc, #328]	; (80025a0 <HAL_IncTick+0x2a8>)
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
      _io_CHK._bPwrButton_CNT=RESET;
 800245c:	4b52      	ldr	r3, [pc, #328]	; (80025a8 <HAL_IncTick+0x2b0>)
 800245e:	2200      	movs	r2, #0
 8002460:	611a      	str	r2, [r3, #16]
 8002462:	e019      	b.n	8002498 <HAL_IncTick+0x1a0>
    }
  }
  else
  {
    if(!LL_GPIO_IsInputPinSet(KEY_CHECK_GPIO_Port, KEY_CHECK_Pin))
 8002464:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002468:	484e      	ldr	r0, [pc, #312]	; (80025a4 <HAL_IncTick+0x2ac>)
 800246a:	f7ff f81d 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10e      	bne.n	8002492 <HAL_IncTick+0x19a>
    {
      _io_CHK._bPwrButton_CNT++;
 8002474:	4b4c      	ldr	r3, [pc, #304]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	3301      	adds	r3, #1
 800247a:	4a4b      	ldr	r2, [pc, #300]	; (80025a8 <HAL_IncTick+0x2b0>)
 800247c:	6113      	str	r3, [r2, #16]
      if(_io_CHK._bPwrButton_CNT> ChkTime_400ms) _io_CHK._bPwrButton_CNT=ChkTime_400ms;
 800247e:	4b4a      	ldr	r3, [pc, #296]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002486:	d907      	bls.n	8002498 <HAL_IncTick+0x1a0>
 8002488:	4b47      	ldr	r3, [pc, #284]	; (80025a8 <HAL_IncTick+0x2b0>)
 800248a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800248e:	611a      	str	r2, [r3, #16]
 8002490:	e002      	b.n	8002498 <HAL_IncTick+0x1a0>
    }
    else _io_CHK._bPwrButton_CNT=RESET;
 8002492:	4b45      	ldr	r3, [pc, #276]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002494:	2200      	movs	r2, #0
 8002496:	611a      	str	r2, [r3, #16]
  }

  if(LL_GPIO_IsInputPinSet(Jog_PushButton_GPIO_Port, Jog_PushButton_Pin))
 8002498:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800249c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a0:	f7ff f802 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00c      	beq.n	80024c4 <HAL_IncTick+0x1cc>
  {
    _io_CHK._bJogPushSW_CNT++;
 80024aa:	4b3f      	ldr	r3, [pc, #252]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	3301      	adds	r3, #1
 80024b0:	4a3d      	ldr	r2, [pc, #244]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024b2:	6093      	str	r3, [r2, #8]
    if(_io_CHK._bJogPushSW_CNT> ChkTime_10ms) _io_CHK._bJogPushSW_CNT=ChkTime_10ms;
 80024b4:	4b3c      	ldr	r3, [pc, #240]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b0a      	cmp	r3, #10
 80024ba:	d909      	bls.n	80024d0 <HAL_IncTick+0x1d8>
 80024bc:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024be:	220a      	movs	r2, #10
 80024c0:	609a      	str	r2, [r3, #8]
 80024c2:	e005      	b.n	80024d0 <HAL_IncTick+0x1d8>
  }
  else
  {
    Encoder_SW_flag=0;
 80024c4:	4b39      	ldr	r3, [pc, #228]	; (80025ac <HAL_IncTick+0x2b4>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
    _io_CHK._bJogPushSW_CNT=RESET;
 80024ca:	4b37      	ldr	r3, [pc, #220]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  }

  if(!LL_GPIO_IsInputPinSet(AP_A_CONNECT_GPIO_Port, AP_A_CONNECT_Pin))
 80024d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024d4:	4825      	ldr	r0, [pc, #148]	; (800256c <HAL_IncTick+0x274>)
 80024d6:	f7fe ffe7 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10c      	bne.n	80024fa <HAL_IncTick+0x202>
  {
    _io_CHK.bAP_A_conn_CNT++;
 80024e0:	4b31      	ldr	r3, [pc, #196]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	3301      	adds	r3, #1
 80024e6:	4a30      	ldr	r2, [pc, #192]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024e8:	6253      	str	r3, [r2, #36]	; 0x24
    if(_io_CHK.bAP_A_conn_CNT> ChkTime_200ms) _io_CHK.bAP_A_conn_CNT=ChkTime_200ms;
 80024ea:	4b2f      	ldr	r3, [pc, #188]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	2bc8      	cmp	r3, #200	; 0xc8
 80024f0:	d906      	bls.n	8002500 <HAL_IncTick+0x208>
 80024f2:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024f4:	22c8      	movs	r2, #200	; 0xc8
 80024f6:	625a      	str	r2, [r3, #36]	; 0x24
 80024f8:	e002      	b.n	8002500 <HAL_IncTick+0x208>
  }
  else _io_CHK.bAP_A_conn_CNT=RESET;
 80024fa:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <HAL_IncTick+0x2b0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24

  if(!LL_GPIO_IsInputPinSet(AP_B_CONNECT_GPIO_Port, AP_B_CONNECT_Pin))
 8002500:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002504:	4819      	ldr	r0, [pc, #100]	; (800256c <HAL_IncTick+0x274>)
 8002506:	f7fe ffcf 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10c      	bne.n	800252a <HAL_IncTick+0x232>
  {
    _io_CHK.bAP_B_conn_CNT++;
 8002510:	4b25      	ldr	r3, [pc, #148]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	3301      	adds	r3, #1
 8002516:	4a24      	ldr	r2, [pc, #144]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002518:	6293      	str	r3, [r2, #40]	; 0x28
    if(_io_CHK.bAP_B_conn_CNT> ChkTime_200ms) _io_CHK.bAP_B_conn_CNT=ChkTime_200ms;
 800251a:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <HAL_IncTick+0x2b0>)
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251e:	2bc8      	cmp	r3, #200	; 0xc8
 8002520:	d906      	bls.n	8002530 <HAL_IncTick+0x238>
 8002522:	4b21      	ldr	r3, [pc, #132]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002524:	22c8      	movs	r2, #200	; 0xc8
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
 8002528:	e002      	b.n	8002530 <HAL_IncTick+0x238>
  }
  else _io_CHK.bAP_B_conn_CNT=RESET;
 800252a:	4b1f      	ldr	r3, [pc, #124]	; (80025a8 <HAL_IncTick+0x2b0>)
 800252c:	2200      	movs	r2, #0
 800252e:	629a      	str	r2, [r3, #40]	; 0x28
//    _io_CHK._bPatientSW_CNT++;
//    if(_io_CHK._bPatientSW_CNT> ChkTime_500ms) _io_CHK._bPatientSW_CNT=ChkTime_500ms;
//  }
//  else _io_CHK._bPatientSW_CNT=RESET;

  if(!LL_GPIO_IsInputPinSet(Door_interlock_R_GPIO_Port, Door_interlock_R_Pin))
 8002530:	2108      	movs	r1, #8
 8002532:	4816      	ldr	r0, [pc, #88]	; (800258c <HAL_IncTick+0x294>)
 8002534:	f7fe ffb8 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d138      	bne.n	80025b0 <HAL_IncTick+0x2b8>
  {
    _io_CHK._bDoorOpenR_CNT++;
 800253e:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	3301      	adds	r3, #1
 8002544:	4a18      	ldr	r2, [pc, #96]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002546:	6013      	str	r3, [r2, #0]
    if(_io_CHK._bDoorOpenR_CNT> ChkTime_200ms) _io_CHK._bDoorOpenR_CNT=ChkTime_200ms;
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <HAL_IncTick+0x2b0>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2bc8      	cmp	r3, #200	; 0xc8
 800254e:	d932      	bls.n	80025b6 <HAL_IncTick+0x2be>
 8002550:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <HAL_IncTick+0x2b0>)
 8002552:	22c8      	movs	r2, #200	; 0xc8
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	e02e      	b.n	80025b6 <HAL_IncTick+0x2be>
 8002558:	20000f0c 	.word	0x20000f0c
 800255c:	2000002c 	.word	0x2000002c
 8002560:	20000b12 	.word	0x20000b12
 8002564:	20000838 	.word	0x20000838
 8002568:	20000a34 	.word	0x20000a34
 800256c:	48000c00 	.word	0x48000c00
 8002570:	20000aa9 	.word	0x20000aa9
 8002574:	20000808 	.word	0x20000808
 8002578:	20000a20 	.word	0x20000a20
 800257c:	000249f0 	.word	0x000249f0
 8002580:	200008a4 	.word	0x200008a4
 8002584:	20000aa5 	.word	0x20000aa5
 8002588:	20000a18 	.word	0x20000a18
 800258c:	48000800 	.word	0x48000800
 8002590:	20000b13 	.word	0x20000b13
 8002594:	20000af8 	.word	0x20000af8
 8002598:	2000093c 	.word	0x2000093c
 800259c:	20000a8c 	.word	0x20000a8c
 80025a0:	20000af5 	.word	0x20000af5
 80025a4:	48000400 	.word	0x48000400
 80025a8:	200008b8 	.word	0x200008b8
 80025ac:	20000a2c 	.word	0x20000a2c
  }
  else _io_CHK._bDoorOpenR_CNT=RESET;
 80025b0:	4b27      	ldr	r3, [pc, #156]	; (8002650 <HAL_IncTick+0x358>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

  if(!LL_GPIO_IsInputPinSet(Door_interlock_L_GPIO_Port, Door_interlock_L_Pin))
 80025b6:	2110      	movs	r1, #16
 80025b8:	4826      	ldr	r0, [pc, #152]	; (8002654 <HAL_IncTick+0x35c>)
 80025ba:	f7fe ff75 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10c      	bne.n	80025de <HAL_IncTick+0x2e6>
  {
    _io_CHK._bDoorOpenL_CNT++;
 80025c4:	4b22      	ldr	r3, [pc, #136]	; (8002650 <HAL_IncTick+0x358>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	3301      	adds	r3, #1
 80025ca:	4a21      	ldr	r2, [pc, #132]	; (8002650 <HAL_IncTick+0x358>)
 80025cc:	6053      	str	r3, [r2, #4]
    if(_io_CHK._bDoorOpenL_CNT> ChkTime_200ms) _io_CHK._bDoorOpenL_CNT=ChkTime_200ms;
 80025ce:	4b20      	ldr	r3, [pc, #128]	; (8002650 <HAL_IncTick+0x358>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2bc8      	cmp	r3, #200	; 0xc8
 80025d4:	d906      	bls.n	80025e4 <HAL_IncTick+0x2ec>
 80025d6:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <HAL_IncTick+0x358>)
 80025d8:	22c8      	movs	r2, #200	; 0xc8
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	e002      	b.n	80025e4 <HAL_IncTick+0x2ec>
  }
  else _io_CHK._bDoorOpenL_CNT=RESET;
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_IncTick+0x358>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	605a      	str	r2, [r3, #4]

  if(LL_GPIO_IsInputPinSet(AC_STATE_CHECK_GPIO_Port, AC_STATE_CHECK_Pin))
 80025e4:	2101      	movs	r1, #1
 80025e6:	481c      	ldr	r0, [pc, #112]	; (8002658 <HAL_IncTick+0x360>)
 80025e8:	f7fe ff5e 	bl	80014a8 <LL_GPIO_IsInputPinSet>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00e      	beq.n	8002610 <HAL_IncTick+0x318>
  {
    _io_CHK._bContactor_CNT++;
 80025f2:	4b17      	ldr	r3, [pc, #92]	; (8002650 <HAL_IncTick+0x358>)
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	3301      	adds	r3, #1
 80025f8:	4a15      	ldr	r2, [pc, #84]	; (8002650 <HAL_IncTick+0x358>)
 80025fa:	60d3      	str	r3, [r2, #12]
    if(_io_CHK._bContactor_CNT> ChkTime_1sec) _io_CHK._bContactor_CNT=ChkTime_1sec;
 80025fc:	4b14      	ldr	r3, [pc, #80]	; (8002650 <HAL_IncTick+0x358>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002604:	d913      	bls.n	800262e <HAL_IncTick+0x336>
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_IncTick+0x358>)
 8002608:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	e00e      	b.n	800262e <HAL_IncTick+0x336>
  }
  else
  {
    _io_CHK._bContactor_CNT=RESET;
 8002610:	4b0f      	ldr	r3, [pc, #60]	; (8002650 <HAL_IncTick+0x358>)
 8002612:	2200      	movs	r2, #0
 8002614:	60da      	str	r2, [r3, #12]
    if(EF2.bError27== SET) EF2.bError27=RESET;
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <HAL_IncTick+0x364>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	d004      	beq.n	800262e <HAL_IncTick+0x336>
 8002624:	4a0d      	ldr	r2, [pc, #52]	; (800265c <HAL_IncTick+0x364>)
 8002626:	7813      	ldrb	r3, [r2, #0]
 8002628:	f36f 1386 	bfc	r3, #6, #1
 800262c:	7013      	strb	r3, [r2, #0]
  }

  /* I/Os check block end*/

  // Status & Error Check Delay Time
  _io_CHK._bCheckDelay++;
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <HAL_IncTick+0x358>)
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	3301      	adds	r3, #1
 8002634:	4a06      	ldr	r2, [pc, #24]	; (8002650 <HAL_IncTick+0x358>)
 8002636:	6193      	str	r3, [r2, #24]
  if(_io_CHK._bCheckDelay> ChkTime_500ms) _io_CHK._bCheckDelay=ChkTime_500ms;
 8002638:	4b05      	ldr	r3, [pc, #20]	; (8002650 <HAL_IncTick+0x358>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002640:	d903      	bls.n	800264a <HAL_IncTick+0x352>
 8002642:	4b03      	ldr	r3, [pc, #12]	; (8002650 <HAL_IncTick+0x358>)
 8002644:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002648:	619a      	str	r2, [r3, #24]
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200008b8 	.word	0x200008b8
 8002654:	48000800 	.word	0x48000800
 8002658:	48000c00 	.word	0x48000c00
 800265c:	20000a38 	.word	0x20000a38

08002660 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800266e:	4a0c      	ldr	r2, [pc, #48]	; (80026a0 <LL_DMA_EnableChannel+0x40>)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	4413      	add	r3, r2
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4413      	add	r3, r2
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4908      	ldr	r1, [pc, #32]	; (80026a0 <LL_DMA_EnableChannel+0x40>)
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	440a      	add	r2, r1
 8002684:	7812      	ldrb	r2, [r2, #0]
 8002686:	4611      	mov	r1, r2
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	440a      	add	r2, r1
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6013      	str	r3, [r2, #0]
}
 8002692:	bf00      	nop
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	08015e10 	.word	0x08015e10

080026a4 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80026b2:	4a0c      	ldr	r2, [pc, #48]	; (80026e4 <LL_DMA_DisableChannel+0x40>)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	461a      	mov	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4413      	add	r3, r2
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4908      	ldr	r1, [pc, #32]	; (80026e4 <LL_DMA_DisableChannel+0x40>)
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	440a      	add	r2, r1
 80026c8:	7812      	ldrb	r2, [r2, #0]
 80026ca:	4611      	mov	r1, r2
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	440a      	add	r2, r1
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	6013      	str	r3, [r2, #0]
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	08015e10 	.word	0x08015e10

080026e8 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b087      	sub	sp, #28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80026f8:	4a0d      	ldr	r2, [pc, #52]	; (8002730 <LL_DMA_SetDataLength+0x48>)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	4413      	add	r3, r2
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	461a      	mov	r2, r3
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	4413      	add	r3, r2
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	0c1b      	lsrs	r3, r3, #16
 800270a:	041b      	lsls	r3, r3, #16
 800270c:	4908      	ldr	r1, [pc, #32]	; (8002730 <LL_DMA_SetDataLength+0x48>)
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	440a      	add	r2, r1
 8002712:	7812      	ldrb	r2, [r2, #0]
 8002714:	4611      	mov	r1, r2
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	440a      	add	r2, r1
 800271a:	4611      	mov	r1, r2
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	4313      	orrs	r3, r2
 8002720:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	08015e10 	.word	0x08015e10

08002734 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	609a      	str	r2, [r3, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <LL_GPIO_IsInputPinSet>:
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	4013      	ands	r3, r2
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d101      	bne.n	800278e <LL_GPIO_IsInputPinSet+0x1c>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <LL_GPIO_IsInputPinSet+0x1e>
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <LL_GPIO_SetOutputPin>:
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	619a      	str	r2, [r3, #24]
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <LL_GPIO_ResetOutputPin>:
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <BCC_chk>:

//------------------------------------------------------------------------------
// Serial normal Function
//------------------------------------------------------------------------------
uint8_t BCC_chk(uint8_t *s, uint8_t len)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	70fb      	strb	r3, [r7, #3]
  uint8_t bcc_buf=0, cnt=0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	73fb      	strb	r3, [r7, #15]
 80027e4:	2300      	movs	r3, #0
 80027e6:	73bb      	strb	r3, [r7, #14]

  while(cnt< len)
 80027e8:	e009      	b.n	80027fe <BCC_chk+0x2a>
  {
    bcc_buf^=s[cnt];
 80027ea:	7bbb      	ldrb	r3, [r7, #14]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	4413      	add	r3, r2
 80027f0:	781a      	ldrb	r2, [r3, #0]
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	4053      	eors	r3, r2
 80027f6:	73fb      	strb	r3, [r7, #15]
    cnt++;
 80027f8:	7bbb      	ldrb	r3, [r7, #14]
 80027fa:	3301      	adds	r3, #1
 80027fc:	73bb      	strb	r3, [r7, #14]
  while(cnt< len)
 80027fe:	7bba      	ldrb	r2, [r7, #14]
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	429a      	cmp	r2, r3
 8002804:	d3f1      	bcc.n	80027ea <BCC_chk+0x16>
  }

  return bcc_buf;
 8002806:	7bfb      	ldrb	r3, [r7, #15]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <SEND_RESPONSE>:

//------------------------------------------------------------------------------
// UART1 ROUTINE : GUI
//------------------------------------------------------------------------------
void SEND_RESPONSE(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  tx1_done=0;
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <SEND_RESPONSE+0x2c>)
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_2, txlen1);
 800281e:	4b09      	ldr	r3, [pc, #36]	; (8002844 <SEND_RESPONSE+0x30>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	2101      	movs	r1, #1
 8002826:	4808      	ldr	r0, [pc, #32]	; (8002848 <SEND_RESPONSE+0x34>)
 8002828:	f7ff ff5e 	bl	80026e8 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  LL_USART_EnableDMAReq_TX(USART1);
 800282c:	4807      	ldr	r0, [pc, #28]	; (800284c <SEND_RESPONSE+0x38>)
 800282e:	f7ff ff81 	bl	8002734 <LL_USART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_2);
 8002832:	2101      	movs	r1, #1
 8002834:	4804      	ldr	r0, [pc, #16]	; (8002848 <SEND_RESPONSE+0x34>)
 8002836:	f7ff ff13 	bl	8002660 <LL_DMA_EnableChannel>
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000020 	.word	0x20000020
 8002844:	20000b34 	.word	0x20000b34
 8002848:	40020000 	.word	0x40020000
 800284c:	40013800 	.word	0x40013800

08002850 <DMA1_Channel2_TransmitCplt_Callback>:
 * @param  None
 * @retval None
 */
//void USART1_CharTransmitComplete_Callback()
void DMA1_Channel2_TransmitCplt_Callback()
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* Disable DMA Channel Tx */
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_2);
 8002854:	2101      	movs	r1, #1
 8002856:	4809      	ldr	r0, [pc, #36]	; (800287c <DMA1_Channel2_TransmitCplt_Callback+0x2c>)
 8002858:	f7ff ff24 	bl	80026a4 <LL_DMA_DisableChannel>

  /* Clear buffer at end of transfer : Tx sequence completed successfully */
  memset(tbuf1, 0, sizeof(tbuf1));
 800285c:	221e      	movs	r2, #30
 800285e:	2100      	movs	r1, #0
 8002860:	4807      	ldr	r0, [pc, #28]	; (8002880 <DMA1_Channel2_TransmitCplt_Callback+0x30>)
 8002862:	f011 fcae 	bl	80141c2 <memset>
  memset(tempbuf1, 0, sizeof(tempbuf1));
 8002866:	221e      	movs	r2, #30
 8002868:	2100      	movs	r1, #0
 800286a:	4806      	ldr	r0, [pc, #24]	; (8002884 <DMA1_Channel2_TransmitCplt_Callback+0x34>)
 800286c:	f011 fca9 	bl	80141c2 <memset>

  tx1_done=1;
 8002870:	4b05      	ldr	r3, [pc, #20]	; (8002888 <DMA1_Channel2_TransmitCplt_Callback+0x38>)
 8002872:	2201      	movs	r2, #1
 8002874:	701a      	strb	r2, [r3, #0]
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40020000 	.word	0x40020000
 8002880:	20000860 	.word	0x20000860
 8002884:	20000814 	.word	0x20000814
 8002888:	20000020 	.word	0x20000020

0800288c <DLE_encryption1>:

void DLE_encryption1(uint8_t *s, uint32_t len)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint8_t j=0, i=0;
 8002896:	2300      	movs	r3, #0
 8002898:	73fb      	strb	r3, [r7, #15]
 800289a:	2300      	movs	r3, #0
 800289c:	73bb      	strb	r3, [r7, #14]

  while(len--)
 800289e:	e03a      	b.n	8002916 <DLE_encryption1+0x8a>
  {
    if((s[i]== STX)|| (s[i]== ETX)|| (s[i]== DLE))
 80028a0:	7bbb      	ldrb	r3, [r7, #14]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	4413      	add	r3, r2
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d00b      	beq.n	80028c4 <DLE_encryption1+0x38>
 80028ac:	7bbb      	ldrb	r3, [r7, #14]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d005      	beq.n	80028c4 <DLE_encryption1+0x38>
 80028b8:	7bbb      	ldrb	r3, [r7, #14]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	4413      	add	r3, r2
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b10      	cmp	r3, #16
 80028c2:	d11b      	bne.n	80028fc <DLE_encryption1+0x70>
    {
      if(i> 1)
 80028c4:	7bbb      	ldrb	r3, [r7, #14]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d910      	bls.n	80028ec <DLE_encryption1+0x60>
      {
        tbuf1[j]=DLE;
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	4a19      	ldr	r2, [pc, #100]	; (8002934 <DLE_encryption1+0xa8>)
 80028ce:	2110      	movs	r1, #16
 80028d0:	54d1      	strb	r1, [r2, r3]
        j++;
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	3301      	adds	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
        tbuf1[j]=s[i]+ 0x40;
 80028d8:	7bbb      	ldrb	r3, [r7, #14]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	781a      	ldrb	r2, [r3, #0]
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	3240      	adds	r2, #64	; 0x40
 80028e4:	b2d1      	uxtb	r1, r2
 80028e6:	4a13      	ldr	r2, [pc, #76]	; (8002934 <DLE_encryption1+0xa8>)
 80028e8:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 80028ea:	e00e      	b.n	800290a <DLE_encryption1+0x7e>
      }
      else tbuf1[j]=s[i];
 80028ec:	7bbb      	ldrb	r3, [r7, #14]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	441a      	add	r2, r3
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
 80028f4:	7811      	ldrb	r1, [r2, #0]
 80028f6:	4a0f      	ldr	r2, [pc, #60]	; (8002934 <DLE_encryption1+0xa8>)
 80028f8:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 80028fa:	e006      	b.n	800290a <DLE_encryption1+0x7e>
    }
    else tbuf1[j]=s[i];
 80028fc:	7bbb      	ldrb	r3, [r7, #14]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	441a      	add	r2, r3
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	7811      	ldrb	r1, [r2, #0]
 8002906:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <DLE_encryption1+0xa8>)
 8002908:	54d1      	strb	r1, [r2, r3]
    i++;
 800290a:	7bbb      	ldrb	r3, [r7, #14]
 800290c:	3301      	adds	r3, #1
 800290e:	73bb      	strb	r3, [r7, #14]
    j++;
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	3301      	adds	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
  while(len--)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	1e5a      	subs	r2, r3, #1
 800291a:	603a      	str	r2, [r7, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1bf      	bne.n	80028a0 <DLE_encryption1+0x14>
  }
  txlen1=j;
 8002920:	4a05      	ldr	r2, [pc, #20]	; (8002938 <DLE_encryption1+0xac>)
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	7013      	strb	r3, [r2, #0]
}
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20000860 	.word	0x20000860
 8002938:	20000b34 	.word	0x20000b34

0800293c <SEND_1BYTE>:

void SEND_1BYTE(uint8_t cmd, uint8_t data)
{
 800293c:	b590      	push	{r4, r7, lr}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	460a      	mov	r2, r1
 8002946:	71fb      	strb	r3, [r7, #7]
 8002948:	4613      	mov	r3, r2
 800294a:	71bb      	strb	r3, [r7, #6]
  uint8_t TL=0;
 800294c:	2300      	movs	r3, #0
 800294e:	73fb      	strb	r3, [r7, #15]

  buflen1=0;
 8002950:	4b3f      	ldr	r3, [pc, #252]	; (8002a50 <SEND_1BYTE+0x114>)
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8002956:	4b3e      	ldr	r3, [pc, #248]	; (8002a50 <SEND_1BYTE+0x114>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	b2d1      	uxtb	r1, r2
 800295e:	4a3c      	ldr	r2, [pc, #240]	; (8002a50 <SEND_1BYTE+0x114>)
 8002960:	7011      	strb	r1, [r2, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	4b3b      	ldr	r3, [pc, #236]	; (8002a54 <SEND_1BYTE+0x118>)
 8002966:	2102      	movs	r1, #2
 8002968:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 800296a:	4b39      	ldr	r3, [pc, #228]	; (8002a50 <SEND_1BYTE+0x114>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	1c5a      	adds	r2, r3, #1
 8002970:	b2d1      	uxtb	r1, r2
 8002972:	4a37      	ldr	r2, [pc, #220]	; (8002a50 <SEND_1BYTE+0x114>)
 8002974:	7011      	strb	r1, [r2, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	4b36      	ldr	r3, [pc, #216]	; (8002a54 <SEND_1BYTE+0x118>)
 800297a:	2167      	movs	r1, #103	; 0x67
 800297c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 800297e:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <SEND_1BYTE+0x114>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	b2d1      	uxtb	r1, r2
 8002986:	4a32      	ldr	r2, [pc, #200]	; (8002a50 <SEND_1BYTE+0x114>)
 8002988:	7011      	strb	r1, [r2, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	4b32      	ldr	r3, [pc, #200]	; (8002a58 <SEND_1BYTE+0x11c>)
 800298e:	7819      	ldrb	r1, [r3, #0]
 8002990:	4b30      	ldr	r3, [pc, #192]	; (8002a54 <SEND_1BYTE+0x118>)
 8002992:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8002994:	4b2e      	ldr	r3, [pc, #184]	; (8002a50 <SEND_1BYTE+0x114>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	1c5a      	adds	r2, r3, #1
 800299a:	b2d1      	uxtb	r1, r2
 800299c:	4a2c      	ldr	r2, [pc, #176]	; (8002a50 <SEND_1BYTE+0x114>)
 800299e:	7011      	strb	r1, [r2, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b2c      	ldr	r3, [pc, #176]	; (8002a54 <SEND_1BYTE+0x118>)
 80029a4:	2100      	movs	r1, #0
 80029a6:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=2;
 80029a8:	4b29      	ldr	r3, [pc, #164]	; (8002a50 <SEND_1BYTE+0x114>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	b2d1      	uxtb	r1, r2
 80029b0:	4a27      	ldr	r2, [pc, #156]	; (8002a50 <SEND_1BYTE+0x114>)
 80029b2:	7011      	strb	r1, [r2, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	4b27      	ldr	r3, [pc, #156]	; (8002a54 <SEND_1BYTE+0x118>)
 80029b8:	2102      	movs	r1, #2
 80029ba:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=cmd;
 80029bc:	4b24      	ldr	r3, [pc, #144]	; (8002a50 <SEND_1BYTE+0x114>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	b2d1      	uxtb	r1, r2
 80029c4:	4a22      	ldr	r2, [pc, #136]	; (8002a50 <SEND_1BYTE+0x114>)
 80029c6:	7011      	strb	r1, [r2, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	4a22      	ldr	r2, [pc, #136]	; (8002a54 <SEND_1BYTE+0x118>)
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	5453      	strb	r3, [r2, r1]
  tempbuf1[buflen1++]=data;
 80029d0:	4b1f      	ldr	r3, [pc, #124]	; (8002a50 <SEND_1BYTE+0x114>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	b2d1      	uxtb	r1, r2
 80029d8:	4a1d      	ldr	r2, [pc, #116]	; (8002a50 <SEND_1BYTE+0x114>)
 80029da:	7011      	strb	r1, [r2, #0]
 80029dc:	4619      	mov	r1, r3
 80029de:	4a1d      	ldr	r2, [pc, #116]	; (8002a54 <SEND_1BYTE+0x118>)
 80029e0:	79bb      	ldrb	r3, [r7, #6]
 80029e2:	5453      	strb	r3, [r2, r1]

  if(tx1_done)
 80029e4:	4b1d      	ldr	r3, [pc, #116]	; (8002a5c <SEND_1BYTE+0x120>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d028      	beq.n	8002a40 <SEND_1BYTE+0x104>
  {
    DLE_encryption1(tempbuf1, buflen1);
 80029ee:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <SEND_1BYTE+0x114>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	4619      	mov	r1, r3
 80029f4:	4817      	ldr	r0, [pc, #92]	; (8002a54 <SEND_1BYTE+0x118>)
 80029f6:	f7ff ff49 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 80029fa:	4b19      	ldr	r3, [pc, #100]	; (8002a60 <SEND_1BYTE+0x124>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	b2d1      	uxtb	r1, r2
 8002a02:	4a17      	ldr	r2, [pc, #92]	; (8002a60 <SEND_1BYTE+0x124>)
 8002a04:	7011      	strb	r1, [r2, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	4b16      	ldr	r3, [pc, #88]	; (8002a64 <SEND_1BYTE+0x128>)
 8002a0a:	2103      	movs	r1, #3
 8002a0c:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8002a0e:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <SEND_1BYTE+0x124>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	73fb      	strb	r3, [r7, #15]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8002a14:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <SEND_1BYTE+0x124>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	b2d1      	uxtb	r1, r2
 8002a1c:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <SEND_1BYTE+0x124>)
 8002a1e:	7011      	strb	r1, [r2, #0]
 8002a20:	461c      	mov	r4, r3
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
 8002a24:	4619      	mov	r1, r3
 8002a26:	480f      	ldr	r0, [pc, #60]	; (8002a64 <SEND_1BYTE+0x128>)
 8002a28:	f7ff fed4 	bl	80027d4 <BCC_chk>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <SEND_1BYTE+0x128>)
 8002a32:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8002a34:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <SEND_1BYTE+0x12c>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 8002a3a:	f7ff feeb 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...1\r\n");
}
 8002a3e:	e002      	b.n	8002a46 <SEND_1BYTE+0x10a>
  else DBG_PRINT("tx1 sending...1\r\n");
 8002a40:	480a      	ldr	r0, [pc, #40]	; (8002a6c <SEND_1BYTE+0x130>)
 8002a42:	f011 fcf7 	bl	8014434 <puts>
}
 8002a46:	bf00      	nop
 8002a48:	3714      	adds	r7, #20
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd90      	pop	{r4, r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000b04 	.word	0x20000b04
 8002a54:	20000814 	.word	0x20000814
 8002a58:	20000ad8 	.word	0x20000ad8
 8002a5c:	20000020 	.word	0x20000020
 8002a60:	20000b34 	.word	0x20000b34
 8002a64:	20000860 	.word	0x20000860
 8002a68:	20000a25 	.word	0x20000a25
 8002a6c:	08015374 	.word	0x08015374

08002a70 <SEND_MEMREPLY>:

#ifdef USE_1WIRE_MEMORY
void SEND_MEMREPLY(uint8_t data)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	71fb      	strb	r3, [r7, #7]
  uint8_t TL=0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	73fb      	strb	r3, [r7, #15]

  buflen1=0;
 8002a7e:	4b4a      	ldr	r3, [pc, #296]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8002a84:	4b48      	ldr	r3, [pc, #288]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	b2d1      	uxtb	r1, r2
 8002a8c:	4a46      	ldr	r2, [pc, #280]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002a8e:	7011      	strb	r1, [r2, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	4b46      	ldr	r3, [pc, #280]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002a94:	2102      	movs	r1, #2
 8002a96:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8002a98:	4b43      	ldr	r3, [pc, #268]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	b2d1      	uxtb	r1, r2
 8002aa0:	4a41      	ldr	r2, [pc, #260]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002aa2:	7011      	strb	r1, [r2, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b41      	ldr	r3, [pc, #260]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002aa8:	2167      	movs	r1, #103	; 0x67
 8002aaa:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 8002aac:	4b3e      	ldr	r3, [pc, #248]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	1c5a      	adds	r2, r3, #1
 8002ab2:	b2d1      	uxtb	r1, r2
 8002ab4:	4a3c      	ldr	r2, [pc, #240]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002ab6:	7011      	strb	r1, [r2, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	4b3d      	ldr	r3, [pc, #244]	; (8002bb0 <SEND_MEMREPLY+0x140>)
 8002abc:	7819      	ldrb	r1, [r3, #0]
 8002abe:	4b3b      	ldr	r3, [pc, #236]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002ac0:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8002ac2:	4b39      	ldr	r3, [pc, #228]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	1c5a      	adds	r2, r3, #1
 8002ac8:	b2d1      	uxtb	r1, r2
 8002aca:	4a37      	ldr	r2, [pc, #220]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002acc:	7011      	strb	r1, [r2, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	4b36      	ldr	r3, [pc, #216]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=4;
 8002ad6:	4b34      	ldr	r3, [pc, #208]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	b2d1      	uxtb	r1, r2
 8002ade:	4a32      	ldr	r2, [pc, #200]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002ae0:	7011      	strb	r1, [r2, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	4b31      	ldr	r3, [pc, #196]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_MEMORY;
 8002aea:	4b2f      	ldr	r3, [pc, #188]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	1c5a      	adds	r2, r3, #1
 8002af0:	b2d1      	uxtb	r1, r2
 8002af2:	4a2d      	ldr	r2, [pc, #180]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002af4:	7011      	strb	r1, [r2, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002afa:	214d      	movs	r1, #77	; 0x4d
 8002afc:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.reply;
 8002afe:	4b2a      	ldr	r3, [pc, #168]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	1c5a      	adds	r2, r3, #1
 8002b04:	b2d1      	uxtb	r1, r2
 8002b06:	4a28      	ldr	r2, [pc, #160]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b08:	7011      	strb	r1, [r2, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	4b28      	ldr	r3, [pc, #160]	; (8002bb0 <SEND_MEMREPLY+0x140>)
 8002b0e:	7859      	ldrb	r1, [r3, #1]
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002b12:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_memory.loc;
 8002b14:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	b2d1      	uxtb	r1, r2
 8002b1c:	4a22      	ldr	r2, [pc, #136]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b1e:	7011      	strb	r1, [r2, #0]
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b24      	ldr	r3, [pc, #144]	; (8002bb4 <SEND_MEMREPLY+0x144>)
 8002b24:	7819      	ldrb	r1, [r3, #0]
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002b28:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=data;
 8002b2a:	4b1f      	ldr	r3, [pc, #124]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	b2d1      	uxtb	r1, r2
 8002b32:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b34:	7011      	strb	r1, [r2, #0]
 8002b36:	4619      	mov	r1, r3
 8002b38:	4a1c      	ldr	r2, [pc, #112]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	5453      	strb	r3, [r2, r1]

  if(tx1_done)
 8002b3e:	4b1e      	ldr	r3, [pc, #120]	; (8002bb8 <SEND_MEMREPLY+0x148>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d028      	beq.n	8002b9a <SEND_MEMREPLY+0x12a>
  {
    DLE_encryption1(tempbuf1, buflen1);
 8002b48:	4b17      	ldr	r3, [pc, #92]	; (8002ba8 <SEND_MEMREPLY+0x138>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4817      	ldr	r0, [pc, #92]	; (8002bac <SEND_MEMREPLY+0x13c>)
 8002b50:	f7ff fe9c 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 8002b54:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <SEND_MEMREPLY+0x14c>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	1c5a      	adds	r2, r3, #1
 8002b5a:	b2d1      	uxtb	r1, r2
 8002b5c:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <SEND_MEMREPLY+0x14c>)
 8002b5e:	7011      	strb	r1, [r2, #0]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4b17      	ldr	r3, [pc, #92]	; (8002bc0 <SEND_MEMREPLY+0x150>)
 8002b64:	2103      	movs	r1, #3
 8002b66:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8002b68:	4b14      	ldr	r3, [pc, #80]	; (8002bbc <SEND_MEMREPLY+0x14c>)
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	73fb      	strb	r3, [r7, #15]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8002b6e:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <SEND_MEMREPLY+0x14c>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	b2d1      	uxtb	r1, r2
 8002b76:	4a11      	ldr	r2, [pc, #68]	; (8002bbc <SEND_MEMREPLY+0x14c>)
 8002b78:	7011      	strb	r1, [r2, #0]
 8002b7a:	461c      	mov	r4, r3
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	480f      	ldr	r0, [pc, #60]	; (8002bc0 <SEND_MEMREPLY+0x150>)
 8002b82:	f7ff fe27 	bl	80027d4 <BCC_chk>
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <SEND_MEMREPLY+0x150>)
 8002b8c:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <SEND_MEMREPLY+0x154>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 8002b94:	f7ff fe3e 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...2\r\n");
}
 8002b98:	e002      	b.n	8002ba0 <SEND_MEMREPLY+0x130>
  else DBG_PRINT("tx1 sending...2\r\n");
 8002b9a:	480b      	ldr	r0, [pc, #44]	; (8002bc8 <SEND_MEMREPLY+0x158>)
 8002b9c:	f011 fc4a 	bl	8014434 <puts>
}
 8002ba0:	bf00      	nop
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd90      	pop	{r4, r7, pc}
 8002ba8:	20000b04 	.word	0x20000b04
 8002bac:	20000814 	.word	0x20000814
 8002bb0:	20000ad8 	.word	0x20000ad8
 8002bb4:	20000928 	.word	0x20000928
 8002bb8:	20000020 	.word	0x20000020
 8002bbc:	20000b34 	.word	0x20000b34
 8002bc0:	20000860 	.word	0x20000860
 8002bc4:	20000a25 	.word	0x20000a25
 8002bc8:	08015388 	.word	0x08015388

08002bcc <SEND_MEMREAD>:

void SEND_MEMREAD(uint8_t *readVal)
{
 8002bcc:	b590      	push	{r4, r7, lr}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint8_t TL=0;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	72fb      	strb	r3, [r7, #11]

  buflen1=0;
 8002bd8:	4b69      	ldr	r3, [pc, #420]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8002bde:	4b68      	ldr	r3, [pc, #416]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	1c5a      	adds	r2, r3, #1
 8002be4:	b2d1      	uxtb	r1, r2
 8002be6:	4a66      	ldr	r2, [pc, #408]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002be8:	7011      	strb	r1, [r2, #0]
 8002bea:	461a      	mov	r2, r3
 8002bec:	4b65      	ldr	r3, [pc, #404]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002bee:	2102      	movs	r1, #2
 8002bf0:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8002bf2:	4b63      	ldr	r3, [pc, #396]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	b2d1      	uxtb	r1, r2
 8002bfa:	4a61      	ldr	r2, [pc, #388]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002bfc:	7011      	strb	r1, [r2, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4b60      	ldr	r3, [pc, #384]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c02:	2167      	movs	r1, #103	; 0x67
 8002c04:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 8002c06:	4b5e      	ldr	r3, [pc, #376]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	b2d1      	uxtb	r1, r2
 8002c0e:	4a5c      	ldr	r2, [pc, #368]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c10:	7011      	strb	r1, [r2, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	4b5c      	ldr	r3, [pc, #368]	; (8002d88 <SEND_MEMREAD+0x1bc>)
 8002c16:	7819      	ldrb	r1, [r3, #0]
 8002c18:	4b5a      	ldr	r3, [pc, #360]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c1a:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8002c1c:	4b58      	ldr	r3, [pc, #352]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	b2d1      	uxtb	r1, r2
 8002c24:	4a56      	ldr	r2, [pc, #344]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c26:	7011      	strb	r1, [r2, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b56      	ldr	r3, [pc, #344]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=7+ _memory.len;
 8002c30:	4b56      	ldr	r3, [pc, #344]	; (8002d8c <SEND_MEMREAD+0x1c0>)
 8002c32:	78da      	ldrb	r2, [r3, #3]
 8002c34:	4b52      	ldr	r3, [pc, #328]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	1c59      	adds	r1, r3, #1
 8002c3a:	b2c8      	uxtb	r0, r1
 8002c3c:	4950      	ldr	r1, [pc, #320]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c3e:	7008      	strb	r0, [r1, #0]
 8002c40:	4619      	mov	r1, r3
 8002c42:	1dd3      	adds	r3, r2, #7
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	4b4f      	ldr	r3, [pc, #316]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c48:	545a      	strb	r2, [r3, r1]
  tempbuf1[buflen1++]=CMD_MEMORY;
 8002c4a:	4b4d      	ldr	r3, [pc, #308]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	b2d1      	uxtb	r1, r2
 8002c52:	4a4b      	ldr	r2, [pc, #300]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c54:	7011      	strb	r1, [r2, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	4b4a      	ldr	r3, [pc, #296]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c5a:	214d      	movs	r1, #77	; 0x4d
 8002c5c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.reply;
 8002c5e:	4b48      	ldr	r3, [pc, #288]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	1c5a      	adds	r2, r3, #1
 8002c64:	b2d1      	uxtb	r1, r2
 8002c66:	4a46      	ldr	r2, [pc, #280]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c68:	7011      	strb	r1, [r2, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	4b46      	ldr	r3, [pc, #280]	; (8002d88 <SEND_MEMREAD+0x1bc>)
 8002c6e:	7859      	ldrb	r1, [r3, #1]
 8002c70:	4b44      	ldr	r3, [pc, #272]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c72:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_memory.loc;
 8002c74:	4b42      	ldr	r3, [pc, #264]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	1c5a      	adds	r2, r3, #1
 8002c7a:	b2d1      	uxtb	r1, r2
 8002c7c:	4a40      	ldr	r2, [pc, #256]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c7e:	7011      	strb	r1, [r2, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b42      	ldr	r3, [pc, #264]	; (8002d8c <SEND_MEMREAD+0x1c0>)
 8002c84:	7819      	ldrb	r1, [r3, #0]
 8002c86:	4b3f      	ldr	r3, [pc, #252]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c88:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=2;
 8002c8a:	4b3d      	ldr	r3, [pc, #244]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	1c5a      	adds	r2, r3, #1
 8002c90:	b2d1      	uxtb	r1, r2
 8002c92:	4a3b      	ldr	r2, [pc, #236]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002c94:	7011      	strb	r1, [r2, #0]
 8002c96:	461a      	mov	r2, r3
 8002c98:	4b3a      	ldr	r3, [pc, #232]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002c9a:	2102      	movs	r1, #2
 8002c9c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=readVal[1];
 8002c9e:	4b38      	ldr	r3, [pc, #224]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	b2d1      	uxtb	r1, r2
 8002ca6:	4a36      	ldr	r2, [pc, #216]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002ca8:	7011      	strb	r1, [r2, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	7859      	ldrb	r1, [r3, #1]
 8002cb0:	4b34      	ldr	r3, [pc, #208]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002cb2:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=readVal[2];
 8002cb4:	4b32      	ldr	r3, [pc, #200]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	1c5a      	adds	r2, r3, #1
 8002cba:	b2d1      	uxtb	r1, r2
 8002cbc:	4a30      	ldr	r2, [pc, #192]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002cbe:	7011      	strb	r1, [r2, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	7899      	ldrb	r1, [r3, #2]
 8002cc6:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002cc8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=readVal[3];
 8002cca:	4b2d      	ldr	r3, [pc, #180]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	b2d1      	uxtb	r1, r2
 8002cd2:	4a2b      	ldr	r2, [pc, #172]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002cd4:	7011      	strb	r1, [r2, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	78d9      	ldrb	r1, [r3, #3]
 8002cdc:	4b29      	ldr	r3, [pc, #164]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002cde:	5499      	strb	r1, [r3, r2]
  for(int i=0; i< _memory.len; i++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	e010      	b.n	8002d08 <SEND_MEMREAD+0x13c>
  {
    tempbuf1[buflen1++]=readVal[i+ 4];
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	441a      	add	r2, r3
 8002cee:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	1c59      	adds	r1, r3, #1
 8002cf4:	b2c8      	uxtb	r0, r1
 8002cf6:	4922      	ldr	r1, [pc, #136]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002cf8:	7008      	strb	r0, [r1, #0]
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	7812      	ldrb	r2, [r2, #0]
 8002cfe:	4b21      	ldr	r3, [pc, #132]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002d00:	545a      	strb	r2, [r3, r1]
  for(int i=0; i< _memory.len; i++)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	3301      	adds	r3, #1
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	4b20      	ldr	r3, [pc, #128]	; (8002d8c <SEND_MEMREAD+0x1c0>)
 8002d0a:	78db      	ldrb	r3, [r3, #3]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4293      	cmp	r3, r2
 8002d12:	dbe8      	blt.n	8002ce6 <SEND_MEMREAD+0x11a>
  }

  if(tx1_done)
 8002d14:	4b1e      	ldr	r3, [pc, #120]	; (8002d90 <SEND_MEMREAD+0x1c4>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d028      	beq.n	8002d70 <SEND_MEMREAD+0x1a4>
  {
    DLE_encryption1(tempbuf1, buflen1);
 8002d1e:	4b18      	ldr	r3, [pc, #96]	; (8002d80 <SEND_MEMREAD+0x1b4>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	4619      	mov	r1, r3
 8002d24:	4817      	ldr	r0, [pc, #92]	; (8002d84 <SEND_MEMREAD+0x1b8>)
 8002d26:	f7ff fdb1 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <SEND_MEMREAD+0x1c8>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	b2d1      	uxtb	r1, r2
 8002d32:	4a18      	ldr	r2, [pc, #96]	; (8002d94 <SEND_MEMREAD+0x1c8>)
 8002d34:	7011      	strb	r1, [r2, #0]
 8002d36:	461a      	mov	r2, r3
 8002d38:	4b17      	ldr	r3, [pc, #92]	; (8002d98 <SEND_MEMREAD+0x1cc>)
 8002d3a:	2103      	movs	r1, #3
 8002d3c:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8002d3e:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <SEND_MEMREAD+0x1c8>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	72fb      	strb	r3, [r7, #11]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8002d44:	4b13      	ldr	r3, [pc, #76]	; (8002d94 <SEND_MEMREAD+0x1c8>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	b2d1      	uxtb	r1, r2
 8002d4c:	4a11      	ldr	r2, [pc, #68]	; (8002d94 <SEND_MEMREAD+0x1c8>)
 8002d4e:	7011      	strb	r1, [r2, #0]
 8002d50:	461c      	mov	r4, r3
 8002d52:	7afb      	ldrb	r3, [r7, #11]
 8002d54:	4619      	mov	r1, r3
 8002d56:	4810      	ldr	r0, [pc, #64]	; (8002d98 <SEND_MEMREAD+0x1cc>)
 8002d58:	f7ff fd3c 	bl	80027d4 <BCC_chk>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	461a      	mov	r2, r3
 8002d60:	4b0d      	ldr	r3, [pc, #52]	; (8002d98 <SEND_MEMREAD+0x1cc>)
 8002d62:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8002d64:	4b0d      	ldr	r3, [pc, #52]	; (8002d9c <SEND_MEMREAD+0x1d0>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 8002d6a:	f7ff fd53 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...3\r\n");
}
 8002d6e:	e002      	b.n	8002d76 <SEND_MEMREAD+0x1aa>
  else DBG_PRINT("tx1 sending...3\r\n");
 8002d70:	480b      	ldr	r0, [pc, #44]	; (8002da0 <SEND_MEMREAD+0x1d4>)
 8002d72:	f011 fb5f 	bl	8014434 <puts>
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd90      	pop	{r4, r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000b04 	.word	0x20000b04
 8002d84:	20000814 	.word	0x20000814
 8002d88:	20000ad8 	.word	0x20000ad8
 8002d8c:	20000928 	.word	0x20000928
 8002d90:	20000020 	.word	0x20000020
 8002d94:	20000b34 	.word	0x20000b34
 8002d98:	20000860 	.word	0x20000860
 8002d9c:	20000a25 	.word	0x20000a25
 8002da0:	0801539c 	.word	0x0801539c

08002da4 <SEND_TEMP>:
#endif

void SEND_TEMP(uint16_t D01, uint16_t D23, uint8_t D4)
{
 8002da4:	b590      	push	{r4, r7, lr}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	4603      	mov	r3, r0
 8002dac:	80fb      	strh	r3, [r7, #6]
 8002dae:	460b      	mov	r3, r1
 8002db0:	80bb      	strh	r3, [r7, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	70fb      	strb	r3, [r7, #3]
  uint8_t TL=0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]

  buflen1=0;
 8002dba:	4b5d      	ldr	r3, [pc, #372]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8002dc0:	4b5b      	ldr	r3, [pc, #364]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	b2d1      	uxtb	r1, r2
 8002dc8:	4a59      	ldr	r2, [pc, #356]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dca:	7011      	strb	r1, [r2, #0]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4b59      	ldr	r3, [pc, #356]	; (8002f34 <SEND_TEMP+0x190>)
 8002dd0:	2102      	movs	r1, #2
 8002dd2:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8002dd4:	4b56      	ldr	r3, [pc, #344]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	b2d1      	uxtb	r1, r2
 8002ddc:	4a54      	ldr	r2, [pc, #336]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dde:	7011      	strb	r1, [r2, #0]
 8002de0:	461a      	mov	r2, r3
 8002de2:	4b54      	ldr	r3, [pc, #336]	; (8002f34 <SEND_TEMP+0x190>)
 8002de4:	2167      	movs	r1, #103	; 0x67
 8002de6:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 8002de8:	4b51      	ldr	r3, [pc, #324]	; (8002f30 <SEND_TEMP+0x18c>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	b2d1      	uxtb	r1, r2
 8002df0:	4a4f      	ldr	r2, [pc, #316]	; (8002f30 <SEND_TEMP+0x18c>)
 8002df2:	7011      	strb	r1, [r2, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	4b50      	ldr	r3, [pc, #320]	; (8002f38 <SEND_TEMP+0x194>)
 8002df8:	7819      	ldrb	r1, [r3, #0]
 8002dfa:	4b4e      	ldr	r3, [pc, #312]	; (8002f34 <SEND_TEMP+0x190>)
 8002dfc:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8002dfe:	4b4c      	ldr	r3, [pc, #304]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	1c5a      	adds	r2, r3, #1
 8002e04:	b2d1      	uxtb	r1, r2
 8002e06:	4a4a      	ldr	r2, [pc, #296]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e08:	7011      	strb	r1, [r2, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4b49      	ldr	r3, [pc, #292]	; (8002f34 <SEND_TEMP+0x190>)
 8002e0e:	2100      	movs	r1, #0
 8002e10:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=7;
 8002e12:	4b47      	ldr	r3, [pc, #284]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	b2d1      	uxtb	r1, r2
 8002e1a:	4a45      	ldr	r2, [pc, #276]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e1c:	7011      	strb	r1, [r2, #0]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	4b44      	ldr	r3, [pc, #272]	; (8002f34 <SEND_TEMP+0x190>)
 8002e22:	2107      	movs	r1, #7
 8002e24:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_TEMPER;
 8002e26:	4b42      	ldr	r3, [pc, #264]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	b2d1      	uxtb	r1, r2
 8002e2e:	4a40      	ldr	r2, [pc, #256]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e30:	7011      	strb	r1, [r2, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	4b3f      	ldr	r3, [pc, #252]	; (8002f34 <SEND_TEMP+0x190>)
 8002e36:	2154      	movs	r1, #84	; 0x54
 8002e38:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.reply;
 8002e3a:	4b3d      	ldr	r3, [pc, #244]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	1c5a      	adds	r2, r3, #1
 8002e40:	b2d1      	uxtb	r1, r2
 8002e42:	4a3b      	ldr	r2, [pc, #236]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e44:	7011      	strb	r1, [r2, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	4b3b      	ldr	r3, [pc, #236]	; (8002f38 <SEND_TEMP+0x194>)
 8002e4a:	7859      	ldrb	r1, [r3, #1]
 8002e4c:	4b39      	ldr	r3, [pc, #228]	; (8002f34 <SEND_TEMP+0x190>)
 8002e4e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D01& 0xff;
 8002e50:	4b37      	ldr	r3, [pc, #220]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	b2d1      	uxtb	r1, r2
 8002e58:	4a35      	ldr	r2, [pc, #212]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e5a:	7011      	strb	r1, [r2, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	b2d9      	uxtb	r1, r3
 8002e62:	4b34      	ldr	r3, [pc, #208]	; (8002f34 <SEND_TEMP+0x190>)
 8002e64:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D01>> 8;
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	b2d0      	uxtb	r0, r2
 8002e74:	4a2e      	ldr	r2, [pc, #184]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e76:	7010      	strb	r0, [r2, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	b2c9      	uxtb	r1, r1
 8002e7c:	4b2d      	ldr	r3, [pc, #180]	; (8002f34 <SEND_TEMP+0x190>)
 8002e7e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D23& 0xff;
 8002e80:	4b2b      	ldr	r3, [pc, #172]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	1c5a      	adds	r2, r3, #1
 8002e86:	b2d1      	uxtb	r1, r2
 8002e88:	4a29      	ldr	r2, [pc, #164]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e8a:	7011      	strb	r1, [r2, #0]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	88bb      	ldrh	r3, [r7, #4]
 8002e90:	b2d9      	uxtb	r1, r3
 8002e92:	4b28      	ldr	r3, [pc, #160]	; (8002f34 <SEND_TEMP+0x190>)
 8002e94:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D23>> 8;
 8002e96:	88bb      	ldrh	r3, [r7, #4]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	b299      	uxth	r1, r3
 8002e9c:	4b24      	ldr	r3, [pc, #144]	; (8002f30 <SEND_TEMP+0x18c>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	b2d0      	uxtb	r0, r2
 8002ea4:	4a22      	ldr	r2, [pc, #136]	; (8002f30 <SEND_TEMP+0x18c>)
 8002ea6:	7010      	strb	r0, [r2, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	b2c9      	uxtb	r1, r1
 8002eac:	4b21      	ldr	r3, [pc, #132]	; (8002f34 <SEND_TEMP+0x190>)
 8002eae:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D4;
 8002eb0:	4b1f      	ldr	r3, [pc, #124]	; (8002f30 <SEND_TEMP+0x18c>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	b2d1      	uxtb	r1, r2
 8002eb8:	4a1d      	ldr	r2, [pc, #116]	; (8002f30 <SEND_TEMP+0x18c>)
 8002eba:	7011      	strb	r1, [r2, #0]
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4a1d      	ldr	r2, [pc, #116]	; (8002f34 <SEND_TEMP+0x190>)
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	5453      	strb	r3, [r2, r1]

  if(tx1_done)
 8002ec4:	4b1d      	ldr	r3, [pc, #116]	; (8002f3c <SEND_TEMP+0x198>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d028      	beq.n	8002f20 <SEND_TEMP+0x17c>
  {
    DLE_encryption1(tempbuf1, buflen1);
 8002ece:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <SEND_TEMP+0x18c>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4817      	ldr	r0, [pc, #92]	; (8002f34 <SEND_TEMP+0x190>)
 8002ed6:	f7ff fcd9 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 8002eda:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <SEND_TEMP+0x19c>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	b2d1      	uxtb	r1, r2
 8002ee2:	4a17      	ldr	r2, [pc, #92]	; (8002f40 <SEND_TEMP+0x19c>)
 8002ee4:	7011      	strb	r1, [r2, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	4b16      	ldr	r3, [pc, #88]	; (8002f44 <SEND_TEMP+0x1a0>)
 8002eea:	2103      	movs	r1, #3
 8002eec:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8002eee:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <SEND_TEMP+0x19c>)
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	73fb      	strb	r3, [r7, #15]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8002ef4:	4b12      	ldr	r3, [pc, #72]	; (8002f40 <SEND_TEMP+0x19c>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	1c5a      	adds	r2, r3, #1
 8002efa:	b2d1      	uxtb	r1, r2
 8002efc:	4a10      	ldr	r2, [pc, #64]	; (8002f40 <SEND_TEMP+0x19c>)
 8002efe:	7011      	strb	r1, [r2, #0]
 8002f00:	461c      	mov	r4, r3
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	4619      	mov	r1, r3
 8002f06:	480f      	ldr	r0, [pc, #60]	; (8002f44 <SEND_TEMP+0x1a0>)
 8002f08:	f7ff fc64 	bl	80027d4 <BCC_chk>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4b0c      	ldr	r3, [pc, #48]	; (8002f44 <SEND_TEMP+0x1a0>)
 8002f12:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <SEND_TEMP+0x1a4>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 8002f1a:	f7ff fc7b 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...4\r\n");
}
 8002f1e:	e002      	b.n	8002f26 <SEND_TEMP+0x182>
  else DBG_PRINT("tx1 sending...4\r\n");
 8002f20:	480a      	ldr	r0, [pc, #40]	; (8002f4c <SEND_TEMP+0x1a8>)
 8002f22:	f011 fa87 	bl	8014434 <puts>
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd90      	pop	{r4, r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000b04 	.word	0x20000b04
 8002f34:	20000814 	.word	0x20000814
 8002f38:	20000ad8 	.word	0x20000ad8
 8002f3c:	20000020 	.word	0x20000020
 8002f40:	20000b34 	.word	0x20000b34
 8002f44:	20000860 	.word	0x20000860
 8002f48:	20000a25 	.word	0x20000a25
 8002f4c:	080153b0 	.word	0x080153b0

08002f50 <SEND_HALL>:

void SEND_HALL(uint8_t D0, uint16_t D12, uint16_t D34)
{
 8002f50:	b590      	push	{r4, r7, lr}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	71fb      	strb	r3, [r7, #7]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	80bb      	strh	r3, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	807b      	strh	r3, [r7, #2]
  uint8_t TL=0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	73fb      	strb	r3, [r7, #15]

  buflen1=0;
 8002f66:	4b57      	ldr	r3, [pc, #348]	; (80030c4 <SEND_HALL+0x174>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8002f6c:	4b55      	ldr	r3, [pc, #340]	; (80030c4 <SEND_HALL+0x174>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	b2d1      	uxtb	r1, r2
 8002f74:	4a53      	ldr	r2, [pc, #332]	; (80030c4 <SEND_HALL+0x174>)
 8002f76:	7011      	strb	r1, [r2, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4b53      	ldr	r3, [pc, #332]	; (80030c8 <SEND_HALL+0x178>)
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8002f80:	4b50      	ldr	r3, [pc, #320]	; (80030c4 <SEND_HALL+0x174>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	b2d1      	uxtb	r1, r2
 8002f88:	4a4e      	ldr	r2, [pc, #312]	; (80030c4 <SEND_HALL+0x174>)
 8002f8a:	7011      	strb	r1, [r2, #0]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4b4e      	ldr	r3, [pc, #312]	; (80030c8 <SEND_HALL+0x178>)
 8002f90:	2167      	movs	r1, #103	; 0x67
 8002f92:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 8002f94:	4b4b      	ldr	r3, [pc, #300]	; (80030c4 <SEND_HALL+0x174>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	b2d1      	uxtb	r1, r2
 8002f9c:	4a49      	ldr	r2, [pc, #292]	; (80030c4 <SEND_HALL+0x174>)
 8002f9e:	7011      	strb	r1, [r2, #0]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b4a      	ldr	r3, [pc, #296]	; (80030cc <SEND_HALL+0x17c>)
 8002fa4:	7819      	ldrb	r1, [r3, #0]
 8002fa6:	4b48      	ldr	r3, [pc, #288]	; (80030c8 <SEND_HALL+0x178>)
 8002fa8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8002faa:	4b46      	ldr	r3, [pc, #280]	; (80030c4 <SEND_HALL+0x174>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	b2d1      	uxtb	r1, r2
 8002fb2:	4a44      	ldr	r2, [pc, #272]	; (80030c4 <SEND_HALL+0x174>)
 8002fb4:	7011      	strb	r1, [r2, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	4b43      	ldr	r3, [pc, #268]	; (80030c8 <SEND_HALL+0x178>)
 8002fba:	2100      	movs	r1, #0
 8002fbc:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=6;
 8002fbe:	4b41      	ldr	r3, [pc, #260]	; (80030c4 <SEND_HALL+0x174>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	b2d1      	uxtb	r1, r2
 8002fc6:	4a3f      	ldr	r2, [pc, #252]	; (80030c4 <SEND_HALL+0x174>)
 8002fc8:	7011      	strb	r1, [r2, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4b3e      	ldr	r3, [pc, #248]	; (80030c8 <SEND_HALL+0x178>)
 8002fce:	2106      	movs	r1, #6
 8002fd0:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_HALL;
 8002fd2:	4b3c      	ldr	r3, [pc, #240]	; (80030c4 <SEND_HALL+0x174>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	b2d1      	uxtb	r1, r2
 8002fda:	4a3a      	ldr	r2, [pc, #232]	; (80030c4 <SEND_HALL+0x174>)
 8002fdc:	7011      	strb	r1, [r2, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	4b39      	ldr	r3, [pc, #228]	; (80030c8 <SEND_HALL+0x178>)
 8002fe2:	2148      	movs	r1, #72	; 0x48
 8002fe4:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D0;
 8002fe6:	4b37      	ldr	r3, [pc, #220]	; (80030c4 <SEND_HALL+0x174>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	b2d1      	uxtb	r1, r2
 8002fee:	4a35      	ldr	r2, [pc, #212]	; (80030c4 <SEND_HALL+0x174>)
 8002ff0:	7011      	strb	r1, [r2, #0]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4a34      	ldr	r2, [pc, #208]	; (80030c8 <SEND_HALL+0x178>)
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	5453      	strb	r3, [r2, r1]
  tempbuf1[buflen1++]=D12& 0xff;
 8002ffa:	4b32      	ldr	r3, [pc, #200]	; (80030c4 <SEND_HALL+0x174>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	b2d1      	uxtb	r1, r2
 8003002:	4a30      	ldr	r2, [pc, #192]	; (80030c4 <SEND_HALL+0x174>)
 8003004:	7011      	strb	r1, [r2, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	88bb      	ldrh	r3, [r7, #4]
 800300a:	b2d9      	uxtb	r1, r3
 800300c:	4b2e      	ldr	r3, [pc, #184]	; (80030c8 <SEND_HALL+0x178>)
 800300e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D12>> 8;
 8003010:	88bb      	ldrh	r3, [r7, #4]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	b299      	uxth	r1, r3
 8003016:	4b2b      	ldr	r3, [pc, #172]	; (80030c4 <SEND_HALL+0x174>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	b2d0      	uxtb	r0, r2
 800301e:	4a29      	ldr	r2, [pc, #164]	; (80030c4 <SEND_HALL+0x174>)
 8003020:	7010      	strb	r0, [r2, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	b2c9      	uxtb	r1, r1
 8003026:	4b28      	ldr	r3, [pc, #160]	; (80030c8 <SEND_HALL+0x178>)
 8003028:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D34& 0xff;
 800302a:	4b26      	ldr	r3, [pc, #152]	; (80030c4 <SEND_HALL+0x174>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	1c5a      	adds	r2, r3, #1
 8003030:	b2d1      	uxtb	r1, r2
 8003032:	4a24      	ldr	r2, [pc, #144]	; (80030c4 <SEND_HALL+0x174>)
 8003034:	7011      	strb	r1, [r2, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	887b      	ldrh	r3, [r7, #2]
 800303a:	b2d9      	uxtb	r1, r3
 800303c:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <SEND_HALL+0x178>)
 800303e:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=D34>> 8;
 8003040:	887b      	ldrh	r3, [r7, #2]
 8003042:	0a1b      	lsrs	r3, r3, #8
 8003044:	b299      	uxth	r1, r3
 8003046:	4b1f      	ldr	r3, [pc, #124]	; (80030c4 <SEND_HALL+0x174>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	b2d0      	uxtb	r0, r2
 800304e:	4a1d      	ldr	r2, [pc, #116]	; (80030c4 <SEND_HALL+0x174>)
 8003050:	7010      	strb	r0, [r2, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	b2c9      	uxtb	r1, r1
 8003056:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <SEND_HALL+0x178>)
 8003058:	5499      	strb	r1, [r3, r2]

  if(tx1_done)
 800305a:	4b1d      	ldr	r3, [pc, #116]	; (80030d0 <SEND_HALL+0x180>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d028      	beq.n	80030b6 <SEND_HALL+0x166>
  {
    DLE_encryption1(tempbuf1, buflen1);
 8003064:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <SEND_HALL+0x174>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	4619      	mov	r1, r3
 800306a:	4817      	ldr	r0, [pc, #92]	; (80030c8 <SEND_HALL+0x178>)
 800306c:	f7ff fc0e 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 8003070:	4b18      	ldr	r3, [pc, #96]	; (80030d4 <SEND_HALL+0x184>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	b2d1      	uxtb	r1, r2
 8003078:	4a16      	ldr	r2, [pc, #88]	; (80030d4 <SEND_HALL+0x184>)
 800307a:	7011      	strb	r1, [r2, #0]
 800307c:	461a      	mov	r2, r3
 800307e:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <SEND_HALL+0x188>)
 8003080:	2103      	movs	r1, #3
 8003082:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8003084:	4b13      	ldr	r3, [pc, #76]	; (80030d4 <SEND_HALL+0x184>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	73fb      	strb	r3, [r7, #15]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 800308a:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <SEND_HALL+0x184>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	b2d1      	uxtb	r1, r2
 8003092:	4a10      	ldr	r2, [pc, #64]	; (80030d4 <SEND_HALL+0x184>)
 8003094:	7011      	strb	r1, [r2, #0]
 8003096:	461c      	mov	r4, r3
 8003098:	7bfb      	ldrb	r3, [r7, #15]
 800309a:	4619      	mov	r1, r3
 800309c:	480e      	ldr	r0, [pc, #56]	; (80030d8 <SEND_HALL+0x188>)
 800309e:	f7ff fb99 	bl	80027d4 <BCC_chk>
 80030a2:	4603      	mov	r3, r0
 80030a4:	461a      	mov	r2, r3
 80030a6:	4b0c      	ldr	r3, [pc, #48]	; (80030d8 <SEND_HALL+0x188>)
 80030a8:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 80030aa:	4b0c      	ldr	r3, [pc, #48]	; (80030dc <SEND_HALL+0x18c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 80030b0:	f7ff fbb0 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...5\r\n");
}
 80030b4:	e002      	b.n	80030bc <SEND_HALL+0x16c>
  else DBG_PRINT("tx1 sending...5\r\n");
 80030b6:	480a      	ldr	r0, [pc, #40]	; (80030e0 <SEND_HALL+0x190>)
 80030b8:	f011 f9bc 	bl	8014434 <puts>
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd90      	pop	{r4, r7, pc}
 80030c4:	20000b04 	.word	0x20000b04
 80030c8:	20000814 	.word	0x20000814
 80030cc:	20000ad8 	.word	0x20000ad8
 80030d0:	20000020 	.word	0x20000020
 80030d4:	20000b34 	.word	0x20000b34
 80030d8:	20000860 	.word	0x20000860
 80030dc:	20000a25 	.word	0x20000a25
 80030e0:	080153c4 	.word	0x080153c4

080030e4 <SEND_VERSION>:

void SEND_VERSION()
{
 80030e4:	b590      	push	{r4, r7, lr}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
  uint8_t TL=0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	71fb      	strb	r3, [r7, #7]
  uint16_t ver1=SystemVersion, ver2=PSC_Version1, ver3=PSC_Version2;
 80030ee:	2364      	movs	r3, #100	; 0x64
 80030f0:	80bb      	strh	r3, [r7, #4]
 80030f2:	4b67      	ldr	r3, [pc, #412]	; (8003290 <SEND_VERSION+0x1ac>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	807b      	strh	r3, [r7, #2]
 80030f8:	4b66      	ldr	r3, [pc, #408]	; (8003294 <SEND_VERSION+0x1b0>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	803b      	strh	r3, [r7, #0]

  buflen1=0;
 80030fe:	4b66      	ldr	r3, [pc, #408]	; (8003298 <SEND_VERSION+0x1b4>)
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]=STX;
 8003104:	4b64      	ldr	r3, [pc, #400]	; (8003298 <SEND_VERSION+0x1b4>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	b2d1      	uxtb	r1, r2
 800310c:	4a62      	ldr	r2, [pc, #392]	; (8003298 <SEND_VERSION+0x1b4>)
 800310e:	7011      	strb	r1, [r2, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	4b62      	ldr	r3, [pc, #392]	; (800329c <SEND_VERSION+0x1b8>)
 8003114:	2102      	movs	r1, #2
 8003116:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8003118:	4b5f      	ldr	r3, [pc, #380]	; (8003298 <SEND_VERSION+0x1b4>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	b2d1      	uxtb	r1, r2
 8003120:	4a5d      	ldr	r2, [pc, #372]	; (8003298 <SEND_VERSION+0x1b4>)
 8003122:	7011      	strb	r1, [r2, #0]
 8003124:	461a      	mov	r2, r3
 8003126:	4b5d      	ldr	r3, [pc, #372]	; (800329c <SEND_VERSION+0x1b8>)
 8003128:	2167      	movs	r1, #103	; 0x67
 800312a:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 800312c:	4b5a      	ldr	r3, [pc, #360]	; (8003298 <SEND_VERSION+0x1b4>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	b2d1      	uxtb	r1, r2
 8003134:	4a58      	ldr	r2, [pc, #352]	; (8003298 <SEND_VERSION+0x1b4>)
 8003136:	7011      	strb	r1, [r2, #0]
 8003138:	461a      	mov	r2, r3
 800313a:	4b59      	ldr	r3, [pc, #356]	; (80032a0 <SEND_VERSION+0x1bc>)
 800313c:	7819      	ldrb	r1, [r3, #0]
 800313e:	4b57      	ldr	r3, [pc, #348]	; (800329c <SEND_VERSION+0x1b8>)
 8003140:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8003142:	4b55      	ldr	r3, [pc, #340]	; (8003298 <SEND_VERSION+0x1b4>)
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	b2d1      	uxtb	r1, r2
 800314a:	4a53      	ldr	r2, [pc, #332]	; (8003298 <SEND_VERSION+0x1b4>)
 800314c:	7011      	strb	r1, [r2, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	4b52      	ldr	r3, [pc, #328]	; (800329c <SEND_VERSION+0x1b8>)
 8003152:	2100      	movs	r1, #0
 8003154:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=8;
 8003156:	4b50      	ldr	r3, [pc, #320]	; (8003298 <SEND_VERSION+0x1b4>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	1c5a      	adds	r2, r3, #1
 800315c:	b2d1      	uxtb	r1, r2
 800315e:	4a4e      	ldr	r2, [pc, #312]	; (8003298 <SEND_VERSION+0x1b4>)
 8003160:	7011      	strb	r1, [r2, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	4b4d      	ldr	r3, [pc, #308]	; (800329c <SEND_VERSION+0x1b8>)
 8003166:	2108      	movs	r1, #8
 8003168:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_VERSION;
 800316a:	4b4b      	ldr	r3, [pc, #300]	; (8003298 <SEND_VERSION+0x1b4>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	b2d1      	uxtb	r1, r2
 8003172:	4a49      	ldr	r2, [pc, #292]	; (8003298 <SEND_VERSION+0x1b4>)
 8003174:	7011      	strb	r1, [r2, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	4b48      	ldr	r3, [pc, #288]	; (800329c <SEND_VERSION+0x1b8>)
 800317a:	2156      	movs	r1, #86	; 0x56
 800317c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.reply;
 800317e:	4b46      	ldr	r3, [pc, #280]	; (8003298 <SEND_VERSION+0x1b4>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	1c5a      	adds	r2, r3, #1
 8003184:	b2d1      	uxtb	r1, r2
 8003186:	4a44      	ldr	r2, [pc, #272]	; (8003298 <SEND_VERSION+0x1b4>)
 8003188:	7011      	strb	r1, [r2, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	4b44      	ldr	r3, [pc, #272]	; (80032a0 <SEND_VERSION+0x1bc>)
 800318e:	7859      	ldrb	r1, [r3, #1]
 8003190:	4b42      	ldr	r3, [pc, #264]	; (800329c <SEND_VERSION+0x1b8>)
 8003192:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver1& 0xff;
 8003194:	4b40      	ldr	r3, [pc, #256]	; (8003298 <SEND_VERSION+0x1b4>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	b2d1      	uxtb	r1, r2
 800319c:	4a3e      	ldr	r2, [pc, #248]	; (8003298 <SEND_VERSION+0x1b4>)
 800319e:	7011      	strb	r1, [r2, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	88bb      	ldrh	r3, [r7, #4]
 80031a4:	b2d9      	uxtb	r1, r3
 80031a6:	4b3d      	ldr	r3, [pc, #244]	; (800329c <SEND_VERSION+0x1b8>)
 80031a8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver1>> 8;
 80031aa:	88bb      	ldrh	r3, [r7, #4]
 80031ac:	0a1b      	lsrs	r3, r3, #8
 80031ae:	b299      	uxth	r1, r3
 80031b0:	4b39      	ldr	r3, [pc, #228]	; (8003298 <SEND_VERSION+0x1b4>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	b2d0      	uxtb	r0, r2
 80031b8:	4a37      	ldr	r2, [pc, #220]	; (8003298 <SEND_VERSION+0x1b4>)
 80031ba:	7010      	strb	r0, [r2, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	b2c9      	uxtb	r1, r1
 80031c0:	4b36      	ldr	r3, [pc, #216]	; (800329c <SEND_VERSION+0x1b8>)
 80031c2:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver2& 0xff;
 80031c4:	4b34      	ldr	r3, [pc, #208]	; (8003298 <SEND_VERSION+0x1b4>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	b2d1      	uxtb	r1, r2
 80031cc:	4a32      	ldr	r2, [pc, #200]	; (8003298 <SEND_VERSION+0x1b4>)
 80031ce:	7011      	strb	r1, [r2, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	887b      	ldrh	r3, [r7, #2]
 80031d4:	b2d9      	uxtb	r1, r3
 80031d6:	4b31      	ldr	r3, [pc, #196]	; (800329c <SEND_VERSION+0x1b8>)
 80031d8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver2>> 8;
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	b299      	uxth	r1, r3
 80031e0:	4b2d      	ldr	r3, [pc, #180]	; (8003298 <SEND_VERSION+0x1b4>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	b2d0      	uxtb	r0, r2
 80031e8:	4a2b      	ldr	r2, [pc, #172]	; (8003298 <SEND_VERSION+0x1b4>)
 80031ea:	7010      	strb	r0, [r2, #0]
 80031ec:	461a      	mov	r2, r3
 80031ee:	b2c9      	uxtb	r1, r1
 80031f0:	4b2a      	ldr	r3, [pc, #168]	; (800329c <SEND_VERSION+0x1b8>)
 80031f2:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver3& 0xff;
 80031f4:	4b28      	ldr	r3, [pc, #160]	; (8003298 <SEND_VERSION+0x1b4>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	b2d1      	uxtb	r1, r2
 80031fc:	4a26      	ldr	r2, [pc, #152]	; (8003298 <SEND_VERSION+0x1b4>)
 80031fe:	7011      	strb	r1, [r2, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	883b      	ldrh	r3, [r7, #0]
 8003204:	b2d9      	uxtb	r1, r3
 8003206:	4b25      	ldr	r3, [pc, #148]	; (800329c <SEND_VERSION+0x1b8>)
 8003208:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=ver3>> 8;
 800320a:	883b      	ldrh	r3, [r7, #0]
 800320c:	0a1b      	lsrs	r3, r3, #8
 800320e:	b299      	uxth	r1, r3
 8003210:	4b21      	ldr	r3, [pc, #132]	; (8003298 <SEND_VERSION+0x1b4>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	b2d0      	uxtb	r0, r2
 8003218:	4a1f      	ldr	r2, [pc, #124]	; (8003298 <SEND_VERSION+0x1b4>)
 800321a:	7010      	strb	r0, [r2, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	b2c9      	uxtb	r1, r1
 8003220:	4b1e      	ldr	r3, [pc, #120]	; (800329c <SEND_VERSION+0x1b8>)
 8003222:	5499      	strb	r1, [r3, r2]

  if(tx1_done)
 8003224:	4b1f      	ldr	r3, [pc, #124]	; (80032a4 <SEND_VERSION+0x1c0>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d028      	beq.n	8003280 <SEND_VERSION+0x19c>
  {
    DLE_encryption1(tempbuf1, buflen1);
 800322e:	4b1a      	ldr	r3, [pc, #104]	; (8003298 <SEND_VERSION+0x1b4>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	4619      	mov	r1, r3
 8003234:	4819      	ldr	r0, [pc, #100]	; (800329c <SEND_VERSION+0x1b8>)
 8003236:	f7ff fb29 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 800323a:	4b1b      	ldr	r3, [pc, #108]	; (80032a8 <SEND_VERSION+0x1c4>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	b2d1      	uxtb	r1, r2
 8003242:	4a19      	ldr	r2, [pc, #100]	; (80032a8 <SEND_VERSION+0x1c4>)
 8003244:	7011      	strb	r1, [r2, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	4b18      	ldr	r3, [pc, #96]	; (80032ac <SEND_VERSION+0x1c8>)
 800324a:	2103      	movs	r1, #3
 800324c:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 800324e:	4b16      	ldr	r3, [pc, #88]	; (80032a8 <SEND_VERSION+0x1c4>)
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	71fb      	strb	r3, [r7, #7]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8003254:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <SEND_VERSION+0x1c4>)
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	b2d1      	uxtb	r1, r2
 800325c:	4a12      	ldr	r2, [pc, #72]	; (80032a8 <SEND_VERSION+0x1c4>)
 800325e:	7011      	strb	r1, [r2, #0]
 8003260:	461c      	mov	r4, r3
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	4619      	mov	r1, r3
 8003266:	4811      	ldr	r0, [pc, #68]	; (80032ac <SEND_VERSION+0x1c8>)
 8003268:	f7ff fab4 	bl	80027d4 <BCC_chk>
 800326c:	4603      	mov	r3, r0
 800326e:	461a      	mov	r2, r3
 8003270:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <SEND_VERSION+0x1c8>)
 8003272:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8003274:	4b0e      	ldr	r3, [pc, #56]	; (80032b0 <SEND_VERSION+0x1cc>)
 8003276:	2200      	movs	r2, #0
 8003278:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 800327a:	f7ff facb 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...6\r\n");
}
 800327e:	e002      	b.n	8003286 <SEND_VERSION+0x1a2>
  else DBG_PRINT("tx1 sending...6\r\n");
 8003280:	480c      	ldr	r0, [pc, #48]	; (80032b4 <SEND_VERSION+0x1d0>)
 8003282:	f011 f8d7 	bl	8014434 <puts>
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	bd90      	pop	{r4, r7, pc}
 800328e:	bf00      	nop
 8003290:	20000b64 	.word	0x20000b64
 8003294:	20000b68 	.word	0x20000b68
 8003298:	20000b04 	.word	0x20000b04
 800329c:	20000814 	.word	0x20000814
 80032a0:	20000ad8 	.word	0x20000ad8
 80032a4:	20000020 	.word	0x20000020
 80032a8:	20000b34 	.word	0x20000b34
 80032ac:	20000860 	.word	0x20000860
 80032b0:	20000a25 	.word	0x20000a25
 80032b4:	080153d8 	.word	0x080153d8

080032b8 <SEND_STATUS>:

void SEND_STATUS()
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
  uint8_t TL=0;
 80032be:	2300      	movs	r3, #0
 80032c0:	71fb      	strb	r3, [r7, #7]

  buflen1=0;
 80032c2:	4b50      	ldr	r3, [pc, #320]	; (8003404 <SEND_STATUS+0x14c>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]= STX;
 80032c8:	4b4e      	ldr	r3, [pc, #312]	; (8003404 <SEND_STATUS+0x14c>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	b2d1      	uxtb	r1, r2
 80032d0:	4a4c      	ldr	r2, [pc, #304]	; (8003404 <SEND_STATUS+0x14c>)
 80032d2:	7011      	strb	r1, [r2, #0]
 80032d4:	461a      	mov	r2, r3
 80032d6:	4b4c      	ldr	r3, [pc, #304]	; (8003408 <SEND_STATUS+0x150>)
 80032d8:	2102      	movs	r1, #2
 80032da:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 80032dc:	4b49      	ldr	r3, [pc, #292]	; (8003404 <SEND_STATUS+0x14c>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	b2d1      	uxtb	r1, r2
 80032e4:	4a47      	ldr	r2, [pc, #284]	; (8003404 <SEND_STATUS+0x14c>)
 80032e6:	7011      	strb	r1, [r2, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b47      	ldr	r3, [pc, #284]	; (8003408 <SEND_STATUS+0x150>)
 80032ec:	2167      	movs	r1, #103	; 0x67
 80032ee:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 80032f0:	4b44      	ldr	r3, [pc, #272]	; (8003404 <SEND_STATUS+0x14c>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	1c5a      	adds	r2, r3, #1
 80032f6:	b2d1      	uxtb	r1, r2
 80032f8:	4a42      	ldr	r2, [pc, #264]	; (8003404 <SEND_STATUS+0x14c>)
 80032fa:	7011      	strb	r1, [r2, #0]
 80032fc:	461a      	mov	r2, r3
 80032fe:	4b43      	ldr	r3, [pc, #268]	; (800340c <SEND_STATUS+0x154>)
 8003300:	7819      	ldrb	r1, [r3, #0]
 8003302:	4b41      	ldr	r3, [pc, #260]	; (8003408 <SEND_STATUS+0x150>)
 8003304:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8003306:	4b3f      	ldr	r3, [pc, #252]	; (8003404 <SEND_STATUS+0x14c>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	1c5a      	adds	r2, r3, #1
 800330c:	b2d1      	uxtb	r1, r2
 800330e:	4a3d      	ldr	r2, [pc, #244]	; (8003404 <SEND_STATUS+0x14c>)
 8003310:	7011      	strb	r1, [r2, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	4b3c      	ldr	r3, [pc, #240]	; (8003408 <SEND_STATUS+0x150>)
 8003316:	2100      	movs	r1, #0
 8003318:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=5;
 800331a:	4b3a      	ldr	r3, [pc, #232]	; (8003404 <SEND_STATUS+0x14c>)
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	1c5a      	adds	r2, r3, #1
 8003320:	b2d1      	uxtb	r1, r2
 8003322:	4a38      	ldr	r2, [pc, #224]	; (8003404 <SEND_STATUS+0x14c>)
 8003324:	7011      	strb	r1, [r2, #0]
 8003326:	461a      	mov	r2, r3
 8003328:	4b37      	ldr	r3, [pc, #220]	; (8003408 <SEND_STATUS+0x150>)
 800332a:	2105      	movs	r1, #5
 800332c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_STATUS;
 800332e:	4b35      	ldr	r3, [pc, #212]	; (8003404 <SEND_STATUS+0x14c>)
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	b2d1      	uxtb	r1, r2
 8003336:	4a33      	ldr	r2, [pc, #204]	; (8003404 <SEND_STATUS+0x14c>)
 8003338:	7011      	strb	r1, [r2, #0]
 800333a:	461a      	mov	r2, r3
 800333c:	4b32      	ldr	r3, [pc, #200]	; (8003408 <SEND_STATUS+0x150>)
 800333e:	2153      	movs	r1, #83	; 0x53
 8003340:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=SF1.STATUS1B;
 8003342:	4b30      	ldr	r3, [pc, #192]	; (8003404 <SEND_STATUS+0x14c>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	b2d1      	uxtb	r1, r2
 800334a:	4a2e      	ldr	r2, [pc, #184]	; (8003404 <SEND_STATUS+0x14c>)
 800334c:	7011      	strb	r1, [r2, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	4b2f      	ldr	r3, [pc, #188]	; (8003410 <SEND_STATUS+0x158>)
 8003352:	7819      	ldrb	r1, [r3, #0]
 8003354:	4b2c      	ldr	r3, [pc, #176]	; (8003408 <SEND_STATUS+0x150>)
 8003356:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=SF2.STATUS2B;
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <SEND_STATUS+0x14c>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	1c5a      	adds	r2, r3, #1
 800335e:	b2d1      	uxtb	r1, r2
 8003360:	4a28      	ldr	r2, [pc, #160]	; (8003404 <SEND_STATUS+0x14c>)
 8003362:	7011      	strb	r1, [r2, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	4b2b      	ldr	r3, [pc, #172]	; (8003414 <SEND_STATUS+0x15c>)
 8003368:	7819      	ldrb	r1, [r3, #0]
 800336a:	4b27      	ldr	r3, [pc, #156]	; (8003408 <SEND_STATUS+0x150>)
 800336c:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=SF3.STATUS3B;
 800336e:	4b25      	ldr	r3, [pc, #148]	; (8003404 <SEND_STATUS+0x14c>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	1c5a      	adds	r2, r3, #1
 8003374:	b2d1      	uxtb	r1, r2
 8003376:	4a23      	ldr	r2, [pc, #140]	; (8003404 <SEND_STATUS+0x14c>)
 8003378:	7011      	strb	r1, [r2, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	4b26      	ldr	r3, [pc, #152]	; (8003418 <SEND_STATUS+0x160>)
 800337e:	7819      	ldrb	r1, [r3, #0]
 8003380:	4b21      	ldr	r3, [pc, #132]	; (8003408 <SEND_STATUS+0x150>)
 8003382:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=SF4.STATUS4B;
 8003384:	4b1f      	ldr	r3, [pc, #124]	; (8003404 <SEND_STATUS+0x14c>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	b2d1      	uxtb	r1, r2
 800338c:	4a1d      	ldr	r2, [pc, #116]	; (8003404 <SEND_STATUS+0x14c>)
 800338e:	7011      	strb	r1, [r2, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	4b22      	ldr	r3, [pc, #136]	; (800341c <SEND_STATUS+0x164>)
 8003394:	7819      	ldrb	r1, [r3, #0]
 8003396:	4b1c      	ldr	r3, [pc, #112]	; (8003408 <SEND_STATUS+0x150>)
 8003398:	5499      	strb	r1, [r3, r2]

  if(tx1_done)
 800339a:	4b21      	ldr	r3, [pc, #132]	; (8003420 <SEND_STATUS+0x168>)
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d028      	beq.n	80033f6 <SEND_STATUS+0x13e>
  {
    DLE_encryption1(tempbuf1, buflen1);
 80033a4:	4b17      	ldr	r3, [pc, #92]	; (8003404 <SEND_STATUS+0x14c>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	4619      	mov	r1, r3
 80033aa:	4817      	ldr	r0, [pc, #92]	; (8003408 <SEND_STATUS+0x150>)
 80033ac:	f7ff fa6e 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 80033b0:	4b1c      	ldr	r3, [pc, #112]	; (8003424 <SEND_STATUS+0x16c>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	b2d1      	uxtb	r1, r2
 80033b8:	4a1a      	ldr	r2, [pc, #104]	; (8003424 <SEND_STATUS+0x16c>)
 80033ba:	7011      	strb	r1, [r2, #0]
 80033bc:	461a      	mov	r2, r3
 80033be:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <SEND_STATUS+0x170>)
 80033c0:	2103      	movs	r1, #3
 80033c2:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 80033c4:	4b17      	ldr	r3, [pc, #92]	; (8003424 <SEND_STATUS+0x16c>)
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	71fb      	strb	r3, [r7, #7]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 80033ca:	4b16      	ldr	r3, [pc, #88]	; (8003424 <SEND_STATUS+0x16c>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	b2d1      	uxtb	r1, r2
 80033d2:	4a14      	ldr	r2, [pc, #80]	; (8003424 <SEND_STATUS+0x16c>)
 80033d4:	7011      	strb	r1, [r2, #0]
 80033d6:	461c      	mov	r4, r3
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	4619      	mov	r1, r3
 80033dc:	4812      	ldr	r0, [pc, #72]	; (8003428 <SEND_STATUS+0x170>)
 80033de:	f7ff f9f9 	bl	80027d4 <BCC_chk>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461a      	mov	r2, r3
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <SEND_STATUS+0x170>)
 80033e8:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 80033ea:	4b10      	ldr	r3, [pc, #64]	; (800342c <SEND_STATUS+0x174>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 80033f0:	f7ff fa10 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...7\r\n");
}
 80033f4:	e002      	b.n	80033fc <SEND_STATUS+0x144>
  else DBG_PRINT("tx1 sending...7\r\n");
 80033f6:	480e      	ldr	r0, [pc, #56]	; (8003430 <SEND_STATUS+0x178>)
 80033f8:	f011 f81c 	bl	8014434 <puts>
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	bd90      	pop	{r4, r7, pc}
 8003404:	20000b04 	.word	0x20000b04
 8003408:	20000814 	.word	0x20000814
 800340c:	20000ad8 	.word	0x20000ad8
 8003410:	20000b3c 	.word	0x20000b3c
 8003414:	20000b1c 	.word	0x20000b1c
 8003418:	2000091c 	.word	0x2000091c
 800341c:	20000adc 	.word	0x20000adc
 8003420:	20000020 	.word	0x20000020
 8003424:	20000b34 	.word	0x20000b34
 8003428:	20000860 	.word	0x20000860
 800342c:	20000a25 	.word	0x20000a25
 8003430:	080153ec 	.word	0x080153ec

08003434 <SEND_ERROR>:

void SEND_ERROR()
{
 8003434:	b590      	push	{r4, r7, lr}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
  uint8_t TL=0;
 800343a:	2300      	movs	r3, #0
 800343c:	71fb      	strb	r3, [r7, #7]

  buflen1=0;
 800343e:	4b50      	ldr	r3, [pc, #320]	; (8003580 <SEND_ERROR+0x14c>)
 8003440:	2200      	movs	r2, #0
 8003442:	701a      	strb	r2, [r3, #0]
  tempbuf1[buflen1++]= STX;
 8003444:	4b4e      	ldr	r3, [pc, #312]	; (8003580 <SEND_ERROR+0x14c>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	b2d1      	uxtb	r1, r2
 800344c:	4a4c      	ldr	r2, [pc, #304]	; (8003580 <SEND_ERROR+0x14c>)
 800344e:	7011      	strb	r1, [r2, #0]
 8003450:	461a      	mov	r2, r3
 8003452:	4b4c      	ldr	r3, [pc, #304]	; (8003584 <SEND_ERROR+0x150>)
 8003454:	2102      	movs	r1, #2
 8003456:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]='g';
 8003458:	4b49      	ldr	r3, [pc, #292]	; (8003580 <SEND_ERROR+0x14c>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	b2d1      	uxtb	r1, r2
 8003460:	4a47      	ldr	r2, [pc, #284]	; (8003580 <SEND_ERROR+0x14c>)
 8003462:	7011      	strb	r1, [r2, #0]
 8003464:	461a      	mov	r2, r3
 8003466:	4b47      	ldr	r3, [pc, #284]	; (8003584 <SEND_ERROR+0x150>)
 8003468:	2167      	movs	r1, #103	; 0x67
 800346a:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=_uart.PCount;
 800346c:	4b44      	ldr	r3, [pc, #272]	; (8003580 <SEND_ERROR+0x14c>)
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	1c5a      	adds	r2, r3, #1
 8003472:	b2d1      	uxtb	r1, r2
 8003474:	4a42      	ldr	r2, [pc, #264]	; (8003580 <SEND_ERROR+0x14c>)
 8003476:	7011      	strb	r1, [r2, #0]
 8003478:	461a      	mov	r2, r3
 800347a:	4b43      	ldr	r3, [pc, #268]	; (8003588 <SEND_ERROR+0x154>)
 800347c:	7819      	ldrb	r1, [r3, #0]
 800347e:	4b41      	ldr	r3, [pc, #260]	; (8003584 <SEND_ERROR+0x150>)
 8003480:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=0x00;
 8003482:	4b3f      	ldr	r3, [pc, #252]	; (8003580 <SEND_ERROR+0x14c>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	b2d1      	uxtb	r1, r2
 800348a:	4a3d      	ldr	r2, [pc, #244]	; (8003580 <SEND_ERROR+0x14c>)
 800348c:	7011      	strb	r1, [r2, #0]
 800348e:	461a      	mov	r2, r3
 8003490:	4b3c      	ldr	r3, [pc, #240]	; (8003584 <SEND_ERROR+0x150>)
 8003492:	2100      	movs	r1, #0
 8003494:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=5;
 8003496:	4b3a      	ldr	r3, [pc, #232]	; (8003580 <SEND_ERROR+0x14c>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	b2d1      	uxtb	r1, r2
 800349e:	4a38      	ldr	r2, [pc, #224]	; (8003580 <SEND_ERROR+0x14c>)
 80034a0:	7011      	strb	r1, [r2, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	4b37      	ldr	r3, [pc, #220]	; (8003584 <SEND_ERROR+0x150>)
 80034a6:	2105      	movs	r1, #5
 80034a8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=CMD_ERROR;
 80034aa:	4b35      	ldr	r3, [pc, #212]	; (8003580 <SEND_ERROR+0x14c>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	1c5a      	adds	r2, r3, #1
 80034b0:	b2d1      	uxtb	r1, r2
 80034b2:	4a33      	ldr	r2, [pc, #204]	; (8003580 <SEND_ERROR+0x14c>)
 80034b4:	7011      	strb	r1, [r2, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	4b32      	ldr	r3, [pc, #200]	; (8003584 <SEND_ERROR+0x150>)
 80034ba:	2145      	movs	r1, #69	; 0x45
 80034bc:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=EF1.ERROR1B;
 80034be:	4b30      	ldr	r3, [pc, #192]	; (8003580 <SEND_ERROR+0x14c>)
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	1c5a      	adds	r2, r3, #1
 80034c4:	b2d1      	uxtb	r1, r2
 80034c6:	4a2e      	ldr	r2, [pc, #184]	; (8003580 <SEND_ERROR+0x14c>)
 80034c8:	7011      	strb	r1, [r2, #0]
 80034ca:	461a      	mov	r2, r3
 80034cc:	4b2f      	ldr	r3, [pc, #188]	; (800358c <SEND_ERROR+0x158>)
 80034ce:	7819      	ldrb	r1, [r3, #0]
 80034d0:	4b2c      	ldr	r3, [pc, #176]	; (8003584 <SEND_ERROR+0x150>)
 80034d2:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=EF2.ERROR2B;
 80034d4:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <SEND_ERROR+0x14c>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	b2d1      	uxtb	r1, r2
 80034dc:	4a28      	ldr	r2, [pc, #160]	; (8003580 <SEND_ERROR+0x14c>)
 80034de:	7011      	strb	r1, [r2, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b2b      	ldr	r3, [pc, #172]	; (8003590 <SEND_ERROR+0x15c>)
 80034e4:	7819      	ldrb	r1, [r3, #0]
 80034e6:	4b27      	ldr	r3, [pc, #156]	; (8003584 <SEND_ERROR+0x150>)
 80034e8:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=EF3.ERROR3B;
 80034ea:	4b25      	ldr	r3, [pc, #148]	; (8003580 <SEND_ERROR+0x14c>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	b2d1      	uxtb	r1, r2
 80034f2:	4a23      	ldr	r2, [pc, #140]	; (8003580 <SEND_ERROR+0x14c>)
 80034f4:	7011      	strb	r1, [r2, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	4b26      	ldr	r3, [pc, #152]	; (8003594 <SEND_ERROR+0x160>)
 80034fa:	7819      	ldrb	r1, [r3, #0]
 80034fc:	4b21      	ldr	r3, [pc, #132]	; (8003584 <SEND_ERROR+0x150>)
 80034fe:	5499      	strb	r1, [r3, r2]
  tempbuf1[buflen1++]=EF4.ERROR4B;
 8003500:	4b1f      	ldr	r3, [pc, #124]	; (8003580 <SEND_ERROR+0x14c>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	b2d1      	uxtb	r1, r2
 8003508:	4a1d      	ldr	r2, [pc, #116]	; (8003580 <SEND_ERROR+0x14c>)
 800350a:	7011      	strb	r1, [r2, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	4b22      	ldr	r3, [pc, #136]	; (8003598 <SEND_ERROR+0x164>)
 8003510:	7819      	ldrb	r1, [r3, #0]
 8003512:	4b1c      	ldr	r3, [pc, #112]	; (8003584 <SEND_ERROR+0x150>)
 8003514:	5499      	strb	r1, [r3, r2]

  if(tx1_done)
 8003516:	4b21      	ldr	r3, [pc, #132]	; (800359c <SEND_ERROR+0x168>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d028      	beq.n	8003572 <SEND_ERROR+0x13e>
  {
    DLE_encryption1(tempbuf1, buflen1);
 8003520:	4b17      	ldr	r3, [pc, #92]	; (8003580 <SEND_ERROR+0x14c>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	4619      	mov	r1, r3
 8003526:	4817      	ldr	r0, [pc, #92]	; (8003584 <SEND_ERROR+0x150>)
 8003528:	f7ff f9b0 	bl	800288c <DLE_encryption1>
    tbuf1[txlen1++]=ETX;
 800352c:	4b1c      	ldr	r3, [pc, #112]	; (80035a0 <SEND_ERROR+0x16c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	b2d1      	uxtb	r1, r2
 8003534:	4a1a      	ldr	r2, [pc, #104]	; (80035a0 <SEND_ERROR+0x16c>)
 8003536:	7011      	strb	r1, [r2, #0]
 8003538:	461a      	mov	r2, r3
 800353a:	4b1a      	ldr	r3, [pc, #104]	; (80035a4 <SEND_ERROR+0x170>)
 800353c:	2103      	movs	r1, #3
 800353e:	5499      	strb	r1, [r3, r2]
    TL=txlen1;
 8003540:	4b17      	ldr	r3, [pc, #92]	; (80035a0 <SEND_ERROR+0x16c>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	71fb      	strb	r3, [r7, #7]
    tbuf1[txlen1++]=BCC_chk(tbuf1, TL);
 8003546:	4b16      	ldr	r3, [pc, #88]	; (80035a0 <SEND_ERROR+0x16c>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	b2d1      	uxtb	r1, r2
 800354e:	4a14      	ldr	r2, [pc, #80]	; (80035a0 <SEND_ERROR+0x16c>)
 8003550:	7011      	strb	r1, [r2, #0]
 8003552:	461c      	mov	r4, r3
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	4619      	mov	r1, r3
 8003558:	4812      	ldr	r0, [pc, #72]	; (80035a4 <SEND_ERROR+0x170>)
 800355a:	f7ff f93b 	bl	80027d4 <BCC_chk>
 800355e:	4603      	mov	r3, r0
 8003560:	461a      	mov	r2, r3
 8003562:	4b10      	ldr	r3, [pc, #64]	; (80035a4 <SEND_ERROR+0x170>)
 8003564:	551a      	strb	r2, [r3, r4]
    tx_rp1=0;
 8003566:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <SEND_ERROR+0x174>)
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
    SEND_RESPONSE();
 800356c:	f7ff f952 	bl	8002814 <SEND_RESPONSE>
  }
  else DBG_PRINT("tx1 sending...8\r\n");
}
 8003570:	e002      	b.n	8003578 <SEND_ERROR+0x144>
  else DBG_PRINT("tx1 sending...8\r\n");
 8003572:	480e      	ldr	r0, [pc, #56]	; (80035ac <SEND_ERROR+0x178>)
 8003574:	f010 ff5e 	bl	8014434 <puts>
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	bd90      	pop	{r4, r7, pc}
 8003580:	20000b04 	.word	0x20000b04
 8003584:	20000814 	.word	0x20000814
 8003588:	20000ad8 	.word	0x20000ad8
 800358c:	20000b40 	.word	0x20000b40
 8003590:	20000a38 	.word	0x20000a38
 8003594:	20000938 	.word	0x20000938
 8003598:	20000920 	.word	0x20000920
 800359c:	20000020 	.word	0x20000020
 80035a0:	20000b34 	.word	0x20000b34
 80035a4:	20000860 	.word	0x20000860
 80035a8:	20000a25 	.word	0x20000a25
 80035ac:	08015400 	.word	0x08015400

080035b0 <DMA1_Channel1_ReceiveCplt_Callback>:
 * @brief  Function called from DMA1 IRQ Handler when Rx transfer is completed
 * @param  None
 * @retval None
 */
void DMA1_Channel1_ReceiveCplt_Callback()
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
  uint8_t rxbuf=DMA_USART1_buf[0];
 80035b6:	4b43      	ldr	r3, [pc, #268]	; (80036c4 <DMA1_Channel1_ReceiveCplt_Callback+0x114>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	71fb      	strb	r3, [r7, #7]
  static uint8_t dle_flag1=0, etx_flag1=0;

  bcc_check_buffer1=rxbuf;
 80035bc:	4a42      	ldr	r2, [pc, #264]	; (80036c8 <DMA1_Channel1_ReceiveCplt_Callback+0x118>)
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	7013      	strb	r3, [r2, #0]

  if(rxlen1< rx_buff_size1)
 80035c2:	4b42      	ldr	r3, [pc, #264]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b1d      	cmp	r3, #29
 80035c8:	d878      	bhi.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
  {
    if(rxlen1== 0)
 80035ca:	4b40      	ldr	r3, [pc, #256]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10e      	bne.n	80035f0 <DMA1_Channel1_ReceiveCplt_Callback+0x40>
    {
      if((rxbuf!= STX)&& (rxbuf!= ACK)&& (rxbuf!= NAK))
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d00b      	beq.n	80035f0 <DMA1_Channel1_ReceiveCplt_Callback+0x40>
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d008      	beq.n	80035f0 <DMA1_Channel1_ReceiveCplt_Callback+0x40>
 80035de:	79fb      	ldrb	r3, [r7, #7]
 80035e0:	2b15      	cmp	r3, #21
 80035e2:	d005      	beq.n	80035f0 <DMA1_Channel1_ReceiveCplt_Callback+0x40>
      {
        memset(rbuf1, 0, sizeof(rbuf1));
 80035e4:	221e      	movs	r2, #30
 80035e6:	2100      	movs	r1, #0
 80035e8:	4839      	ldr	r0, [pc, #228]	; (80036d0 <DMA1_Channel1_ReceiveCplt_Callback+0x120>)
 80035ea:	f010 fdea 	bl	80141c2 <memset>

        return;
 80035ee:	e065      	b.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
      }
    }

    if(etx_flag1)
 80035f0:	4b38      	ldr	r3, [pc, #224]	; (80036d4 <DMA1_Channel1_ReceiveCplt_Callback+0x124>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d012      	beq.n	800361e <DMA1_Channel1_ReceiveCplt_Callback+0x6e>
    {
      etx_flag1=RESET;
 80035f8:	4b36      	ldr	r3, [pc, #216]	; (80036d4 <DMA1_Channel1_ReceiveCplt_Callback+0x124>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]

      if(bccchk1!= bcc_check_buffer1) _bit_txnak1=SET;
 80035fe:	4b36      	ldr	r3, [pc, #216]	; (80036d8 <DMA1_Channel1_ReceiveCplt_Callback+0x128>)
 8003600:	781a      	ldrb	r2, [r3, #0]
 8003602:	4b31      	ldr	r3, [pc, #196]	; (80036c8 <DMA1_Channel1_ReceiveCplt_Callback+0x118>)
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	429a      	cmp	r2, r3
 8003608:	d003      	beq.n	8003612 <DMA1_Channel1_ReceiveCplt_Callback+0x62>
 800360a:	4b34      	ldr	r3, [pc, #208]	; (80036dc <DMA1_Channel1_ReceiveCplt_Callback+0x12c>)
 800360c:	2201      	movs	r2, #1
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	e002      	b.n	8003618 <DMA1_Channel1_ReceiveCplt_Callback+0x68>
      else _bit_txnak1=RESET;
 8003612:	4b32      	ldr	r3, [pc, #200]	; (80036dc <DMA1_Channel1_ReceiveCplt_Callback+0x12c>)
 8003614:	2200      	movs	r2, #0
 8003616:	701a      	strb	r2, [r3, #0]

      CHK_CMD();
 8003618:	f000 f868 	bl	80036ec <CHK_CMD>
 800361c:	e04e      	b.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
    }
    else
    {
      if((rxbuf== NAK)&& (rxlen1== 0))
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	2b15      	cmp	r3, #21
 8003622:	d10b      	bne.n	800363c <DMA1_Channel1_ReceiveCplt_Callback+0x8c>
 8003624:	4b29      	ldr	r3, [pc, #164]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d107      	bne.n	800363c <DMA1_Channel1_ReceiveCplt_Callback+0x8c>
      {
        if(GUI_CMD) _bit_rxnak1=SET;
 800362c:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <DMA1_Channel1_ReceiveCplt_Callback+0x130>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d043      	beq.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
 8003634:	4b2b      	ldr	r3, [pc, #172]	; (80036e4 <DMA1_Channel1_ReceiveCplt_Callback+0x134>)
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
 800363a:	e03f      	b.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
      }
      else
      {
        if(rxbuf== STX) rxlen1=0;
 800363c:	79fb      	ldrb	r3, [r7, #7]
 800363e:	2b02      	cmp	r3, #2
 8003640:	d102      	bne.n	8003648 <DMA1_Channel1_ReceiveCplt_Callback+0x98>
 8003642:	4b22      	ldr	r3, [pc, #136]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 8003644:	2200      	movs	r2, #0
 8003646:	701a      	strb	r2, [r3, #0]

        if(rxlen1== 0) bccchk1=rxbuf;
 8003648:	4b20      	ldr	r3, [pc, #128]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d103      	bne.n	8003658 <DMA1_Channel1_ReceiveCplt_Callback+0xa8>
 8003650:	4a21      	ldr	r2, [pc, #132]	; (80036d8 <DMA1_Channel1_ReceiveCplt_Callback+0x128>)
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	7013      	strb	r3, [r2, #0]
 8003656:	e006      	b.n	8003666 <DMA1_Channel1_ReceiveCplt_Callback+0xb6>
        else bccchk1^=rxbuf;
 8003658:	4b1f      	ldr	r3, [pc, #124]	; (80036d8 <DMA1_Channel1_ReceiveCplt_Callback+0x128>)
 800365a:	781a      	ldrb	r2, [r3, #0]
 800365c:	79fb      	ldrb	r3, [r7, #7]
 800365e:	4053      	eors	r3, r2
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4b1d      	ldr	r3, [pc, #116]	; (80036d8 <DMA1_Channel1_ReceiveCplt_Callback+0x128>)
 8003664:	701a      	strb	r2, [r3, #0]

        if(rxbuf== ETX) etx_flag1=SET;
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	2b03      	cmp	r3, #3
 800366a:	d102      	bne.n	8003672 <DMA1_Channel1_ReceiveCplt_Callback+0xc2>
 800366c:	4b19      	ldr	r3, [pc, #100]	; (80036d4 <DMA1_Channel1_ReceiveCplt_Callback+0x124>)
 800366e:	2201      	movs	r2, #1
 8003670:	701a      	strb	r2, [r3, #0]

        if(dle_flag1)
 8003672:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <DMA1_Channel1_ReceiveCplt_Callback+0x138>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00f      	beq.n	800369a <DMA1_Channel1_ReceiveCplt_Callback+0xea>
        {
          dle_flag1=RESET;
 800367a:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <DMA1_Channel1_ReceiveCplt_Callback+0x138>)
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
          rbuf1[rxlen1++]=rxbuf- 0x40;
 8003680:	4b12      	ldr	r3, [pc, #72]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	b2d1      	uxtb	r1, r2
 8003688:	4a10      	ldr	r2, [pc, #64]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 800368a:	7011      	strb	r1, [r2, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	3b40      	subs	r3, #64	; 0x40
 8003692:	b2d9      	uxtb	r1, r3
 8003694:	4b0e      	ldr	r3, [pc, #56]	; (80036d0 <DMA1_Channel1_ReceiveCplt_Callback+0x120>)
 8003696:	5499      	strb	r1, [r3, r2]
 8003698:	e010      	b.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
        }
        else
        {
          if(rxbuf== DLE) dle_flag1=SET;
 800369a:	79fb      	ldrb	r3, [r7, #7]
 800369c:	2b10      	cmp	r3, #16
 800369e:	d103      	bne.n	80036a8 <DMA1_Channel1_ReceiveCplt_Callback+0xf8>
 80036a0:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <DMA1_Channel1_ReceiveCplt_Callback+0x138>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	e009      	b.n	80036bc <DMA1_Channel1_ReceiveCplt_Callback+0x10c>
          else rbuf1[rxlen1++]=rxbuf;
 80036a8:	4b08      	ldr	r3, [pc, #32]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	b2d1      	uxtb	r1, r2
 80036b0:	4a06      	ldr	r2, [pc, #24]	; (80036cc <DMA1_Channel1_ReceiveCplt_Callback+0x11c>)
 80036b2:	7011      	strb	r1, [r2, #0]
 80036b4:	4619      	mov	r1, r3
 80036b6:	4a06      	ldr	r2, [pc, #24]	; (80036d0 <DMA1_Channel1_ReceiveCplt_Callback+0x120>)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	5453      	strb	r3, [r2, r1]
        }
      }
    }
  }
}
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	20000914 	.word	0x20000914
 80036c8:	20000b2c 	.word	0x20000b2c
 80036cc:	2000080b 	.word	0x2000080b
 80036d0:	200008e8 	.word	0x200008e8
 80036d4:	200000c0 	.word	0x200000c0
 80036d8:	2000083f 	.word	0x2000083f
 80036dc:	20000844 	.word	0x20000844
 80036e0:	20000aa8 	.word	0x20000aa8
 80036e4:	2000080a 	.word	0x2000080a
 80036e8:	200000c1 	.word	0x200000c1

080036ec <CHK_CMD>:

void CHK_CMD(void)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b08d      	sub	sp, #52	; 0x34
 80036f0:	af02      	add	r7, sp, #8
  if(_bit_txnak1== SET)
 80036f2:	4bb4      	ldr	r3, [pc, #720]	; (80039c4 <CHK_CMD+0x2d8>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d108      	bne.n	800370c <CHK_CMD+0x20>
  {
    LL_USART_TransmitData8(USART1, NAK);
 80036fa:	2115      	movs	r1, #21
 80036fc:	48b2      	ldr	r0, [pc, #712]	; (80039c8 <CHK_CMD+0x2dc>)
 80036fe:	f7ff f829 	bl	8002754 <LL_USART_TransmitData8>
    _bit_txnak1=RESET;
 8003702:	4bb0      	ldr	r3, [pc, #704]	; (80039c4 <CHK_CMD+0x2d8>)
 8003704:	2200      	movs	r2, #0
 8003706:	701a      	strb	r2, [r3, #0]
      default:
        GUI_CMD=CMD_undefine;
        break;
    }
  }
}
 8003708:	f001 b8fd 	b.w	8004906 <CHK_CMD+0x121a>
    for(i=0; i< rxlen1; i++)
 800370c:	2300      	movs	r3, #0
 800370e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003712:	e00f      	b.n	8003734 <CHK_CMD+0x48>
      ChkBf[i]=rbuf1[i];
 8003714:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003718:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800371c:	49ab      	ldr	r1, [pc, #684]	; (80039cc <CHK_CMD+0x2e0>)
 800371e:	5c8a      	ldrb	r2, [r1, r2]
 8003720:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003724:	440b      	add	r3, r1
 8003726:	f803 2c28 	strb.w	r2, [r3, #-40]
    for(i=0; i< rxlen1; i++)
 800372a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800372e:	3301      	adds	r3, #1
 8003730:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003734:	4ba6      	ldr	r3, [pc, #664]	; (80039d0 <CHK_CMD+0x2e4>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800373c:	429a      	cmp	r2, r3
 800373e:	d3e9      	bcc.n	8003714 <CHK_CMD+0x28>
    _uart.PCount=ChkBf[2];
 8003740:	78ba      	ldrb	r2, [r7, #2]
 8003742:	4ba4      	ldr	r3, [pc, #656]	; (80039d4 <CHK_CMD+0x2e8>)
 8003744:	701a      	strb	r2, [r3, #0]
    _uart.reply=ChkBf[6];
 8003746:	79ba      	ldrb	r2, [r7, #6]
 8003748:	4ba2      	ldr	r3, [pc, #648]	; (80039d4 <CHK_CMD+0x2e8>)
 800374a:	705a      	strb	r2, [r3, #1]
    switch(ChkBf[5])
 800374c:	797b      	ldrb	r3, [r7, #5]
 800374e:	3b45      	subs	r3, #69	; 0x45
 8003750:	2b11      	cmp	r3, #17
 8003752:	f201 80cc 	bhi.w	80048ee <CHK_CMD+0x1202>
 8003756:	a201      	add	r2, pc, #4	; (adr r2, 800375c <CHK_CMD+0x70>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	080037a5 	.word	0x080037a5
 8003760:	080048ef 	.word	0x080048ef
 8003764:	080048ef 	.word	0x080048ef
 8003768:	080048ef 	.word	0x080048ef
 800376c:	080048ef 	.word	0x080048ef
 8003770:	080048ef 	.word	0x080048ef
 8003774:	080048ef 	.word	0x080048ef
 8003778:	080037af 	.word	0x080037af
 800377c:	08003915 	.word	0x08003915
 8003780:	080048ef 	.word	0x080048ef
 8003784:	080039bb 	.word	0x080039bb
 8003788:	080039fd 	.word	0x080039fd
 800378c:	080048ef 	.word	0x080048ef
 8003790:	0800423d 	.word	0x0800423d
 8003794:	080047bb 	.word	0x080047bb
 8003798:	08004841 	.word	0x08004841
 800379c:	080048ef 	.word	0x080048ef
 80037a0:	0800486d 	.word	0x0800486d
        sendError=0;
 80037a4:	4b8c      	ldr	r3, [pc, #560]	; (80039d8 <CHK_CMD+0x2ec>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
        break;
 80037aa:	f001 b8ac 	b.w	8004906 <CHK_CMD+0x121a>
        if(ChkBf[6]== 0)  // Front LED
 80037ae:	79bb      	ldrb	r3, [r7, #6]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d127      	bne.n	8003804 <CHK_CMD+0x118>
          if(ChkBf[7]== 0)
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10c      	bne.n	80037d4 <CHK_CMD+0xe8>
            FRONT_LED_OFF;
 80037ba:	2120      	movs	r1, #32
 80037bc:	4887      	ldr	r0, [pc, #540]	; (80039dc <CHK_CMD+0x2f0>)
 80037be:	f7fe fffb 	bl	80027b8 <LL_GPIO_ResetOutputPin>
            HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80037c2:	2100      	movs	r1, #0
 80037c4:	4886      	ldr	r0, [pc, #536]	; (80039e0 <CHK_CMD+0x2f4>)
 80037c6:	f00c fcb3 	bl	8010130 <HAL_TIM_PWM_Stop>
            TIM2->CCR1=0;
 80037ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80037ce:	2200      	movs	r2, #0
 80037d0:	635a      	str	r2, [r3, #52]	; 0x34
 80037d2:	e097      	b.n	8003904 <CHK_CMD+0x218>
            FRONT_LED_ON;
 80037d4:	2120      	movs	r1, #32
 80037d6:	4881      	ldr	r0, [pc, #516]	; (80039dc <CHK_CMD+0x2f0>)
 80037d8:	f7fe ffe0 	bl	800279c <LL_GPIO_SetOutputPin>
            TIM2->CCR1=5000* ChkBf[7]/ 100;
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	461a      	mov	r2, r3
 80037e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80037e4:	fb03 f302 	mul.w	r3, r3, r2
 80037e8:	4a7e      	ldr	r2, [pc, #504]	; (80039e4 <CHK_CMD+0x2f8>)
 80037ea:	fb82 1203 	smull	r1, r2, r2, r3
 80037ee:	1152      	asrs	r2, r2, #5
 80037f0:	17db      	asrs	r3, r3, #31
 80037f2:	1ad2      	subs	r2, r2, r3
 80037f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80037f8:	635a      	str	r2, [r3, #52]	; 0x34
            HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80037fa:	2100      	movs	r1, #0
 80037fc:	4878      	ldr	r0, [pc, #480]	; (80039e0 <CHK_CMD+0x2f4>)
 80037fe:	f00c fb85 	bl	800ff0c <HAL_TIM_PWM_Start>
 8003802:	e07f      	b.n	8003904 <CHK_CMD+0x218>
        else if(ChkBf[6]== 1) // Jog Backlight
 8003804:	79bb      	ldrb	r3, [r7, #6]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d11f      	bne.n	800384a <CHK_CMD+0x15e>
          if(ChkBf[7]== 0)
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d108      	bne.n	8003822 <CHK_CMD+0x136>
            HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8003810:	2104      	movs	r1, #4
 8003812:	4873      	ldr	r0, [pc, #460]	; (80039e0 <CHK_CMD+0x2f4>)
 8003814:	f00c fc8c 	bl	8010130 <HAL_TIM_PWM_Stop>
            TIM2->CCR2=0;
 8003818:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800381c:	2200      	movs	r2, #0
 800381e:	639a      	str	r2, [r3, #56]	; 0x38
 8003820:	e070      	b.n	8003904 <CHK_CMD+0x218>
            TIM2->CCR2=5000* ChkBf[7]/ 100;
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	461a      	mov	r2, r3
 8003826:	f241 3388 	movw	r3, #5000	; 0x1388
 800382a:	fb03 f302 	mul.w	r3, r3, r2
 800382e:	4a6d      	ldr	r2, [pc, #436]	; (80039e4 <CHK_CMD+0x2f8>)
 8003830:	fb82 1203 	smull	r1, r2, r2, r3
 8003834:	1152      	asrs	r2, r2, #5
 8003836:	17db      	asrs	r3, r3, #31
 8003838:	1ad2      	subs	r2, r2, r3
 800383a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800383e:	639a      	str	r2, [r3, #56]	; 0x38
            HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003840:	2104      	movs	r1, #4
 8003842:	4867      	ldr	r0, [pc, #412]	; (80039e0 <CHK_CMD+0x2f4>)
 8003844:	f00c fb62 	bl	800ff0c <HAL_TIM_PWM_Start>
 8003848:	e05c      	b.n	8003904 <CHK_CMD+0x218>
        else if(ChkBf[6]== 2) // AP A LED
 800384a:	79bb      	ldrb	r3, [r7, #6]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d11c      	bne.n	800388a <CHK_CMD+0x19e>
          if(ChkBf[7]== 0)
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10c      	bne.n	8003870 <CHK_CMD+0x184>
            LL_GPIO_ResetOutputPin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 8003856:	2120      	movs	r1, #32
 8003858:	4863      	ldr	r0, [pc, #396]	; (80039e8 <CHK_CMD+0x2fc>)
 800385a:	f7fe ffad 	bl	80027b8 <LL_GPIO_ResetOutputPin>
            LL_GPIO_ResetOutputPin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 800385e:	2140      	movs	r1, #64	; 0x40
 8003860:	4861      	ldr	r0, [pc, #388]	; (80039e8 <CHK_CMD+0x2fc>)
 8003862:	f7fe ffa9 	bl	80027b8 <LL_GPIO_ResetOutputPin>
            LL_GPIO_ResetOutputPin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 8003866:	2180      	movs	r1, #128	; 0x80
 8003868:	485f      	ldr	r0, [pc, #380]	; (80039e8 <CHK_CMD+0x2fc>)
 800386a:	f7fe ffa5 	bl	80027b8 <LL_GPIO_ResetOutputPin>
 800386e:	e049      	b.n	8003904 <CHK_CMD+0x218>
            LL_GPIO_SetOutputPin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 8003870:	2120      	movs	r1, #32
 8003872:	485d      	ldr	r0, [pc, #372]	; (80039e8 <CHK_CMD+0x2fc>)
 8003874:	f7fe ff92 	bl	800279c <LL_GPIO_SetOutputPin>
            LL_GPIO_SetOutputPin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 8003878:	2140      	movs	r1, #64	; 0x40
 800387a:	485b      	ldr	r0, [pc, #364]	; (80039e8 <CHK_CMD+0x2fc>)
 800387c:	f7fe ff8e 	bl	800279c <LL_GPIO_SetOutputPin>
            LL_GPIO_SetOutputPin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 8003880:	2180      	movs	r1, #128	; 0x80
 8003882:	4859      	ldr	r0, [pc, #356]	; (80039e8 <CHK_CMD+0x2fc>)
 8003884:	f7fe ff8a 	bl	800279c <LL_GPIO_SetOutputPin>
 8003888:	e03c      	b.n	8003904 <CHK_CMD+0x218>
        else if(ChkBf[6]== 3) // AP B LED
 800388a:	79bb      	ldrb	r3, [r7, #6]
 800388c:	2b03      	cmp	r3, #3
 800388e:	d122      	bne.n	80038d6 <CHK_CMD+0x1ea>
          if(ChkBf[7]== 0)
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10f      	bne.n	80038b6 <CHK_CMD+0x1ca>
            LL_GPIO_ResetOutputPin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 8003896:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800389a:	4853      	ldr	r0, [pc, #332]	; (80039e8 <CHK_CMD+0x2fc>)
 800389c:	f7fe ff8c 	bl	80027b8 <LL_GPIO_ResetOutputPin>
            LL_GPIO_ResetOutputPin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 80038a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038a4:	4850      	ldr	r0, [pc, #320]	; (80039e8 <CHK_CMD+0x2fc>)
 80038a6:	f7fe ff87 	bl	80027b8 <LL_GPIO_ResetOutputPin>
            LL_GPIO_ResetOutputPin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 80038aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038ae:	484e      	ldr	r0, [pc, #312]	; (80039e8 <CHK_CMD+0x2fc>)
 80038b0:	f7fe ff82 	bl	80027b8 <LL_GPIO_ResetOutputPin>
 80038b4:	e026      	b.n	8003904 <CHK_CMD+0x218>
            LL_GPIO_SetOutputPin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 80038b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038ba:	484b      	ldr	r0, [pc, #300]	; (80039e8 <CHK_CMD+0x2fc>)
 80038bc:	f7fe ff6e 	bl	800279c <LL_GPIO_SetOutputPin>
            LL_GPIO_SetOutputPin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 80038c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038c4:	4848      	ldr	r0, [pc, #288]	; (80039e8 <CHK_CMD+0x2fc>)
 80038c6:	f7fe ff69 	bl	800279c <LL_GPIO_SetOutputPin>
            LL_GPIO_SetOutputPin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 80038ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038ce:	4846      	ldr	r0, [pc, #280]	; (80039e8 <CHK_CMD+0x2fc>)
 80038d0:	f7fe ff64 	bl	800279c <LL_GPIO_SetOutputPin>
 80038d4:	e016      	b.n	8003904 <CHK_CMD+0x218>
        else if(ChkBf[6]== 4) // AP A Fan
 80038d6:	79bb      	ldrb	r3, [r7, #6]
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d108      	bne.n	80038ee <CHK_CMD+0x202>
          if(ChkBf[7]== 0)
 80038dc:	79fb      	ldrb	r3, [r7, #7]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <CHK_CMD+0x1fc>
            AP_A_FAN_OFF();
 80038e2:	f003 feed 	bl	80076c0 <AP_A_FAN_OFF>
 80038e6:	e00d      	b.n	8003904 <CHK_CMD+0x218>
            AP_A_FAN_ON();
 80038e8:	f003 fedc 	bl	80076a4 <AP_A_FAN_ON>
 80038ec:	e00a      	b.n	8003904 <CHK_CMD+0x218>
        else if(ChkBf[6]== 5) // AP B Fan
 80038ee:	79bb      	ldrb	r3, [r7, #6]
 80038f0:	2b05      	cmp	r3, #5
 80038f2:	d107      	bne.n	8003904 <CHK_CMD+0x218>
          if(ChkBf[7]== 0)
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d102      	bne.n	8003900 <CHK_CMD+0x214>
            AP_B_FAN_OFF();
 80038fa:	f003 ff09 	bl	8007710 <AP_B_FAN_OFF>
 80038fe:	e001      	b.n	8003904 <CHK_CMD+0x218>
            AP_B_FAN_ON();
 8003900:	f003 fef6 	bl	80076f0 <AP_B_FAN_ON>
        SEND_1BYTE('L', _uart.reply);
 8003904:	4b33      	ldr	r3, [pc, #204]	; (80039d4 <CHK_CMD+0x2e8>)
 8003906:	785b      	ldrb	r3, [r3, #1]
 8003908:	4619      	mov	r1, r3
 800390a:	204c      	movs	r0, #76	; 0x4c
 800390c:	f7ff f816 	bl	800293c <SEND_1BYTE>
        break;
 8003910:	f000 bff9 	b.w	8004906 <CHK_CMD+0x121a>
        if(ChkBf[6]== 0)
 8003914:	79bb      	ldrb	r3, [r7, #6]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d138      	bne.n	800398c <CHK_CMD+0x2a0>
          if(mem_done)
 800391a:	4b34      	ldr	r3, [pc, #208]	; (80039ec <CHK_CMD+0x300>)
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 87ea 	beq.w	80048f8 <CHK_CMD+0x120c>
            mem_done=0;
 8003924:	4b31      	ldr	r3, [pc, #196]	; (80039ec <CHK_CMD+0x300>)
 8003926:	2200      	movs	r2, #0
 8003928:	701a      	strb	r2, [r3, #0]
            _memory.loc=ChkBf[7];
 800392a:	79fa      	ldrb	r2, [r7, #7]
 800392c:	4b30      	ldr	r3, [pc, #192]	; (80039f0 <CHK_CMD+0x304>)
 800392e:	701a      	strb	r2, [r3, #0]
            _memory.ch=ChkBf[8];
 8003930:	7a3a      	ldrb	r2, [r7, #8]
 8003932:	4b2f      	ldr	r3, [pc, #188]	; (80039f0 <CHK_CMD+0x304>)
 8003934:	705a      	strb	r2, [r3, #1]
            _memory.id=ChkBf[9];
 8003936:	7a7a      	ldrb	r2, [r7, #9]
 8003938:	4b2d      	ldr	r3, [pc, #180]	; (80039f0 <CHK_CMD+0x304>)
 800393a:	709a      	strb	r2, [r3, #2]
            _memory.len=ChkBf[10];
 800393c:	7aba      	ldrb	r2, [r7, #10]
 800393e:	4b2c      	ldr	r3, [pc, #176]	; (80039f0 <CHK_CMD+0x304>)
 8003940:	70da      	strb	r2, [r3, #3]
            if(_memory.len> 10) _memory.len=10;
 8003942:	4b2b      	ldr	r3, [pc, #172]	; (80039f0 <CHK_CMD+0x304>)
 8003944:	78db      	ldrb	r3, [r3, #3]
 8003946:	2b0a      	cmp	r3, #10
 8003948:	d902      	bls.n	8003950 <CHK_CMD+0x264>
 800394a:	4b29      	ldr	r3, [pc, #164]	; (80039f0 <CHK_CMD+0x304>)
 800394c:	220a      	movs	r2, #10
 800394e:	70da      	strb	r2, [r3, #3]
            for(int i=0; i< _memory.len; i++)
 8003950:	2300      	movs	r3, #0
 8003952:	623b      	str	r3, [r7, #32]
 8003954:	e00f      	b.n	8003976 <CHK_CMD+0x28a>
              _memory.asc[i]=ChkBf[i+ 11];
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	330b      	adds	r3, #11
 800395a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800395e:	4413      	add	r3, r2
 8003960:	f813 1c28 	ldrb.w	r1, [r3, #-40]
 8003964:	4a22      	ldr	r2, [pc, #136]	; (80039f0 <CHK_CMD+0x304>)
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	4413      	add	r3, r2
 800396a:	3304      	adds	r3, #4
 800396c:	460a      	mov	r2, r1
 800396e:	701a      	strb	r2, [r3, #0]
            for(int i=0; i< _memory.len; i++)
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	3301      	adds	r3, #1
 8003974:	623b      	str	r3, [r7, #32]
 8003976:	4b1e      	ldr	r3, [pc, #120]	; (80039f0 <CHK_CMD+0x304>)
 8003978:	78db      	ldrb	r3, [r3, #3]
 800397a:	461a      	mov	r2, r3
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	4293      	cmp	r3, r2
 8003980:	dbe9      	blt.n	8003956 <CHK_CMD+0x26a>
            GUI_CMD=CMD_MEMORY;
 8003982:	4b1c      	ldr	r3, [pc, #112]	; (80039f4 <CHK_CMD+0x308>)
 8003984:	224d      	movs	r2, #77	; 0x4d
 8003986:	701a      	strb	r2, [r3, #0]
        break;
 8003988:	f000 bfb6 	b.w	80048f8 <CHK_CMD+0x120c>
        else if(ChkBf[6]== 1)
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	2b01      	cmp	r3, #1
 8003990:	f040 87b2 	bne.w	80048f8 <CHK_CMD+0x120c>
          if(mem_done)
 8003994:	4b15      	ldr	r3, [pc, #84]	; (80039ec <CHK_CMD+0x300>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 87ad 	beq.w	80048f8 <CHK_CMD+0x120c>
            mem_done=0;
 800399e:	4b13      	ldr	r3, [pc, #76]	; (80039ec <CHK_CMD+0x300>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
            _memory.loc=ChkBf[7];
 80039a4:	79fa      	ldrb	r2, [r7, #7]
 80039a6:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <CHK_CMD+0x304>)
 80039a8:	701a      	strb	r2, [r3, #0]
            memRead_cnt=0;
 80039aa:	4b13      	ldr	r3, [pc, #76]	; (80039f8 <CHK_CMD+0x30c>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]
            GUI_CMD=CMD_MEMORY;
 80039b0:	4b10      	ldr	r3, [pc, #64]	; (80039f4 <CHK_CMD+0x308>)
 80039b2:	224d      	movs	r2, #77	; 0x4d
 80039b4:	701a      	strb	r2, [r3, #0]
        break;
 80039b6:	f000 bf9f 	b.w	80048f8 <CHK_CMD+0x120c>
        GUI_CMD=CMD_GUI_ONOFF;
 80039ba:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <CHK_CMD+0x308>)
 80039bc:	224f      	movs	r2, #79	; 0x4f
 80039be:	701a      	strb	r2, [r3, #0]
        break;
 80039c0:	f000 bfa1 	b.w	8004906 <CHK_CMD+0x121a>
 80039c4:	20000844 	.word	0x20000844
 80039c8:	40013800 	.word	0x40013800
 80039cc:	200008e8 	.word	0x200008e8
 80039d0:	2000080b 	.word	0x2000080b
 80039d4:	20000ad8 	.word	0x20000ad8
 80039d8:	2000083e 	.word	0x2000083e
 80039dc:	48000800 	.word	0x48000800
 80039e0:	20000e74 	.word	0x20000e74
 80039e4:	51eb851f 	.word	0x51eb851f
 80039e8:	48000c00 	.word	0x48000c00
 80039ec:	20000809 	.word	0x20000809
 80039f0:	20000928 	.word	0x20000928
 80039f4:	20000aa8 	.word	0x20000aa8
 80039f8:	20000b6c 	.word	0x20000b6c
        GUI_CMD=CMD_PARAMETER;
 80039fc:	4b98      	ldr	r3, [pc, #608]	; (8003c60 <CHK_CMD+0x574>)
 80039fe:	2250      	movs	r2, #80	; 0x50
 8003a00:	701a      	strb	r2, [r3, #0]
        if(ChkBf[6]== 0)
 8003a02:	79bb      	ldrb	r3, [r7, #6]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f040 8088 	bne.w	8003b1a <CHK_CMD+0x42e>
          if(pmr.mode!= ChkBf[7])
 8003a0a:	4b96      	ldr	r3, [pc, #600]	; (8003c64 <CHK_CMD+0x578>)
 8003a0c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	f000 8772 	beq.w	80048fc <CHK_CMD+0x1210>
            pmr.mode=ChkBf[7];
 8003a18:	79fa      	ldrb	r2, [r7, #7]
 8003a1a:	4b92      	ldr	r3, [pc, #584]	; (8003c64 <CHK_CMD+0x578>)
 8003a1c:	f883 2020 	strb.w	r2, [r3, #32]
            if(use_debug)
 8003a20:	4b91      	ldr	r3, [pc, #580]	; (8003c68 <CHK_CMD+0x57c>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d02b      	beq.n	8003a80 <CHK_CMD+0x394>
              if(pmr.mode== TWIST) DBG_PRINT("-- TWIST Mode --\r\n");
 8003a28:	4b8e      	ldr	r3, [pc, #568]	; (8003c64 <CHK_CMD+0x578>)
 8003a2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d103      	bne.n	8003a3a <CHK_CMD+0x34e>
 8003a32:	488e      	ldr	r0, [pc, #568]	; (8003c6c <CHK_CMD+0x580>)
 8003a34:	f010 fcfe 	bl	8014434 <puts>
 8003a38:	e022      	b.n	8003a80 <CHK_CMD+0x394>
              else if(pmr.mode== HOLD) DBG_PRINT("-- HOLD Mode --\r\n");
 8003a3a:	4b8a      	ldr	r3, [pc, #552]	; (8003c64 <CHK_CMD+0x578>)
 8003a3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d103      	bne.n	8003a4c <CHK_CMD+0x360>
 8003a44:	488a      	ldr	r0, [pc, #552]	; (8003c70 <CHK_CMD+0x584>)
 8003a46:	f010 fcf5 	bl	8014434 <puts>
 8003a4a:	e019      	b.n	8003a80 <CHK_CMD+0x394>
              else if(pmr.mode== GRIP) DBG_PRINT("-- GRIP Mode --\r\n");
 8003a4c:	4b85      	ldr	r3, [pc, #532]	; (8003c64 <CHK_CMD+0x578>)
 8003a4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d103      	bne.n	8003a5e <CHK_CMD+0x372>
 8003a56:	4887      	ldr	r0, [pc, #540]	; (8003c74 <CHK_CMD+0x588>)
 8003a58:	f010 fcec 	bl	8014434 <puts>
 8003a5c:	e010      	b.n	8003a80 <CHK_CMD+0x394>
              else if(pmr.mode== TAP) DBG_PRINT("-- TAP Mode --\r\n");
 8003a5e:	4b81      	ldr	r3, [pc, #516]	; (8003c64 <CHK_CMD+0x578>)
 8003a60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a64:	2b04      	cmp	r3, #4
 8003a66:	d103      	bne.n	8003a70 <CHK_CMD+0x384>
 8003a68:	4883      	ldr	r0, [pc, #524]	; (8003c78 <CHK_CMD+0x58c>)
 8003a6a:	f010 fce3 	bl	8014434 <puts>
 8003a6e:	e007      	b.n	8003a80 <CHK_CMD+0x394>
              else if(pmr.mode== SETUP) DBG_PRINT("-- SETUP Mode --\r\n");
 8003a70:	4b7c      	ldr	r3, [pc, #496]	; (8003c64 <CHK_CMD+0x578>)
 8003a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a76:	2b05      	cmp	r3, #5
 8003a78:	d102      	bne.n	8003a80 <CHK_CMD+0x394>
 8003a7a:	4880      	ldr	r0, [pc, #512]	; (8003c7c <CHK_CMD+0x590>)
 8003a7c:	f010 fcda 	bl	8014434 <puts>
            if(pmr.freq0!= ChkBf[8])
 8003a80:	4b78      	ldr	r3, [pc, #480]	; (8003c64 <CHK_CMD+0x578>)
 8003a82:	781a      	ldrb	r2, [r3, #0]
 8003a84:	7a3b      	ldrb	r3, [r7, #8]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d013      	beq.n	8003ab2 <CHK_CMD+0x3c6>
              pmr.freq0=ChkBf[8];
 8003a8a:	7a3a      	ldrb	r2, [r7, #8]
 8003a8c:	4b75      	ldr	r3, [pc, #468]	; (8003c64 <CHK_CMD+0x578>)
 8003a8e:	701a      	strb	r2, [r3, #0]
              Q_change_A(pmr.freq0);
 8003a90:	4b74      	ldr	r3, [pc, #464]	; (8003c64 <CHK_CMD+0x578>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fd fc5b 	bl	8001350 <Q_change_A>
              Q_change_B(pmr.freq0);
 8003a9a:	4b72      	ldr	r3, [pc, #456]	; (8003c64 <CHK_CMD+0x578>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fcac 	bl	80013fc <Q_change_B>
              if(use_debug) DBG_PRINT("Frequency0 is changed\r\n");
 8003aa4:	4b70      	ldr	r3, [pc, #448]	; (8003c68 <CHK_CMD+0x57c>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d002      	beq.n	8003ab2 <CHK_CMD+0x3c6>
 8003aac:	4874      	ldr	r0, [pc, #464]	; (8003c80 <CHK_CMD+0x594>)
 8003aae:	f010 fcc1 	bl	8014434 <puts>
            pmr.freq1=ChkBf[9];
 8003ab2:	7a7a      	ldrb	r2, [r7, #9]
 8003ab4:	4b6b      	ldr	r3, [pc, #428]	; (8003c64 <CHK_CMD+0x578>)
 8003ab6:	705a      	strb	r2, [r3, #1]
            pmr.freq2=ChkBf[10];
 8003ab8:	7aba      	ldrb	r2, [r7, #10]
 8003aba:	4b6a      	ldr	r3, [pc, #424]	; (8003c64 <CHK_CMD+0x578>)
 8003abc:	709a      	strb	r2, [r3, #2]
            pmr.freq3=ChkBf[11];
 8003abe:	7afa      	ldrb	r2, [r7, #11]
 8003ac0:	4b68      	ldr	r3, [pc, #416]	; (8003c64 <CHK_CMD+0x578>)
 8003ac2:	70da      	strb	r2, [r3, #3]
            pmr.freq4=ChkBf[12];
 8003ac4:	7b3a      	ldrb	r2, [r7, #12]
 8003ac6:	4b67      	ldr	r3, [pc, #412]	; (8003c64 <CHK_CMD+0x578>)
 8003ac8:	711a      	strb	r2, [r3, #4]
            pmr.freq5=ChkBf[13];
 8003aca:	7b7a      	ldrb	r2, [r7, #13]
 8003acc:	4b65      	ldr	r3, [pc, #404]	; (8003c64 <CHK_CMD+0x578>)
 8003ace:	715a      	strb	r2, [r3, #5]
            if(use_debug)
 8003ad0:	4b65      	ldr	r3, [pc, #404]	; (8003c68 <CHK_CMD+0x57c>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 8711 	beq.w	80048fc <CHK_CMD+0x1210>
              DBG_PRINT("Frequency0=%d\r\n", ChkBf[8]);
 8003ada:	7a3b      	ldrb	r3, [r7, #8]
 8003adc:	4619      	mov	r1, r3
 8003ade:	4869      	ldr	r0, [pc, #420]	; (8003c84 <CHK_CMD+0x598>)
 8003ae0:	f010 fc20 	bl	8014324 <iprintf>
              DBG_PRINT("Frequency1=%d\r\n", ChkBf[9]);
 8003ae4:	7a7b      	ldrb	r3, [r7, #9]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4867      	ldr	r0, [pc, #412]	; (8003c88 <CHK_CMD+0x59c>)
 8003aea:	f010 fc1b 	bl	8014324 <iprintf>
              DBG_PRINT("Frequency2=%d\r\n", ChkBf[10]);
 8003aee:	7abb      	ldrb	r3, [r7, #10]
 8003af0:	4619      	mov	r1, r3
 8003af2:	4866      	ldr	r0, [pc, #408]	; (8003c8c <CHK_CMD+0x5a0>)
 8003af4:	f010 fc16 	bl	8014324 <iprintf>
              DBG_PRINT("Frequency3=%d\r\n", ChkBf[11]);
 8003af8:	7afb      	ldrb	r3, [r7, #11]
 8003afa:	4619      	mov	r1, r3
 8003afc:	4864      	ldr	r0, [pc, #400]	; (8003c90 <CHK_CMD+0x5a4>)
 8003afe:	f010 fc11 	bl	8014324 <iprintf>
              DBG_PRINT("Frequency4=%d\r\n", ChkBf[12]);
 8003b02:	7b3b      	ldrb	r3, [r7, #12]
 8003b04:	4619      	mov	r1, r3
 8003b06:	4863      	ldr	r0, [pc, #396]	; (8003c94 <CHK_CMD+0x5a8>)
 8003b08:	f010 fc0c 	bl	8014324 <iprintf>
              DBG_PRINT("Frequency5=%d\r\n\n", ChkBf[3]);
 8003b0c:	78fb      	ldrb	r3, [r7, #3]
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4861      	ldr	r0, [pc, #388]	; (8003c98 <CHK_CMD+0x5ac>)
 8003b12:	f010 fc07 	bl	8014324 <iprintf>
        break;
 8003b16:	f000 bef1 	b.w	80048fc <CHK_CMD+0x1210>
        else if(ChkBf[6]== 1)
 8003b1a:	79bb      	ldrb	r3, [r7, #6]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d152      	bne.n	8003bc6 <CHK_CMD+0x4da>
          pmr.uTime=ChkBf[7];
 8003b20:	79fa      	ldrb	r2, [r7, #7]
 8003b22:	4b50      	ldr	r3, [pc, #320]	; (8003c64 <CHK_CMD+0x578>)
 8003b24:	719a      	strb	r2, [r3, #6]
          pmr.s1=ChkBf[8];
 8003b26:	7a3a      	ldrb	r2, [r7, #8]
 8003b28:	4b4e      	ldr	r3, [pc, #312]	; (8003c64 <CHK_CMD+0x578>)
 8003b2a:	71da      	strb	r2, [r3, #7]
          pmr.s2=ChkBf[9];
 8003b2c:	7a7a      	ldrb	r2, [r7, #9]
 8003b2e:	4b4d      	ldr	r3, [pc, #308]	; (8003c64 <CHK_CMD+0x578>)
 8003b30:	721a      	strb	r2, [r3, #8]
          pmr.s3=ChkBf[10];
 8003b32:	7aba      	ldrb	r2, [r7, #10]
 8003b34:	4b4b      	ldr	r3, [pc, #300]	; (8003c64 <CHK_CMD+0x578>)
 8003b36:	725a      	strb	r2, [r3, #9]
          pmr.s4=ChkBf[11];
 8003b38:	7afa      	ldrb	r2, [r7, #11]
 8003b3a:	4b4a      	ldr	r3, [pc, #296]	; (8003c64 <CHK_CMD+0x578>)
 8003b3c:	729a      	strb	r2, [r3, #10]
          pmr.s5=ChkBf[12];
 8003b3e:	7b3a      	ldrb	r2, [r7, #12]
 8003b40:	4b48      	ldr	r3, [pc, #288]	; (8003c64 <CHK_CMD+0x578>)
 8003b42:	72da      	strb	r2, [r3, #11]
          pmr.sTime=(ChkBf[8]+ ChkBf[9]+ ChkBf[10]+ ChkBf[11]+ ChkBf[12]);
 8003b44:	7a3a      	ldrb	r2, [r7, #8]
 8003b46:	7a7b      	ldrb	r3, [r7, #9]
 8003b48:	4413      	add	r3, r2
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	7abb      	ldrb	r3, [r7, #10]
 8003b4e:	4413      	add	r3, r2
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	7afb      	ldrb	r3, [r7, #11]
 8003b54:	4413      	add	r3, r2
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	7b3b      	ldrb	r3, [r7, #12]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	4b41      	ldr	r3, [pc, #260]	; (8003c64 <CHK_CMD+0x578>)
 8003b60:	731a      	strb	r2, [r3, #12]
          pmr.dTime=ChkBf[13];
 8003b62:	7b7a      	ldrb	r2, [r7, #13]
 8003b64:	4b3f      	ldr	r3, [pc, #252]	; (8003c64 <CHK_CMD+0x578>)
 8003b66:	735a      	strb	r2, [r3, #13]
          pmr.oTime=ChkBf[14];
 8003b68:	7bba      	ldrb	r2, [r7, #14]
 8003b6a:	4b3e      	ldr	r3, [pc, #248]	; (8003c64 <CHK_CMD+0x578>)
 8003b6c:	739a      	strb	r2, [r3, #14]
          if(use_debug)
 8003b6e:	4b3e      	ldr	r3, [pc, #248]	; (8003c68 <CHK_CMD+0x57c>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 86c2 	beq.w	80048fc <CHK_CMD+0x1210>
            DBG_PRINT("U=%d S=%d D=%d O=%d\r\n", pmr.uTime, pmr.sTime, pmr.dTime, pmr.oTime);
 8003b78:	4b3a      	ldr	r3, [pc, #232]	; (8003c64 <CHK_CMD+0x578>)
 8003b7a:	799b      	ldrb	r3, [r3, #6]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4b39      	ldr	r3, [pc, #228]	; (8003c64 <CHK_CMD+0x578>)
 8003b80:	7b1b      	ldrb	r3, [r3, #12]
 8003b82:	461a      	mov	r2, r3
 8003b84:	4b37      	ldr	r3, [pc, #220]	; (8003c64 <CHK_CMD+0x578>)
 8003b86:	7b5b      	ldrb	r3, [r3, #13]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	4b36      	ldr	r3, [pc, #216]	; (8003c64 <CHK_CMD+0x578>)
 8003b8c:	7b9b      	ldrb	r3, [r3, #14]
 8003b8e:	9300      	str	r3, [sp, #0]
 8003b90:	4603      	mov	r3, r0
 8003b92:	4842      	ldr	r0, [pc, #264]	; (8003c9c <CHK_CMD+0x5b0>)
 8003b94:	f010 fbc6 	bl	8014324 <iprintf>
            DBG_PRINT("s1=%d s2=%d s3=%d s4=%d s5=%d\r\n", pmr.s1, pmr.s2, pmr.s3, pmr.s4, pmr.s5);
 8003b98:	4b32      	ldr	r3, [pc, #200]	; (8003c64 <CHK_CMD+0x578>)
 8003b9a:	79db      	ldrb	r3, [r3, #7]
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4b31      	ldr	r3, [pc, #196]	; (8003c64 <CHK_CMD+0x578>)
 8003ba0:	7a1b      	ldrb	r3, [r3, #8]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	4b2f      	ldr	r3, [pc, #188]	; (8003c64 <CHK_CMD+0x578>)
 8003ba6:	7a5b      	ldrb	r3, [r3, #9]
 8003ba8:	461c      	mov	r4, r3
 8003baa:	4b2e      	ldr	r3, [pc, #184]	; (8003c64 <CHK_CMD+0x578>)
 8003bac:	7a9b      	ldrb	r3, [r3, #10]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	4b2c      	ldr	r3, [pc, #176]	; (8003c64 <CHK_CMD+0x578>)
 8003bb2:	7adb      	ldrb	r3, [r3, #11]
 8003bb4:	9301      	str	r3, [sp, #4]
 8003bb6:	9200      	str	r2, [sp, #0]
 8003bb8:	4623      	mov	r3, r4
 8003bba:	4602      	mov	r2, r0
 8003bbc:	4838      	ldr	r0, [pc, #224]	; (8003ca0 <CHK_CMD+0x5b4>)
 8003bbe:	f010 fbb1 	bl	8014324 <iprintf>
        break;
 8003bc2:	f000 be9b 	b.w	80048fc <CHK_CMD+0x1210>
        else if(ChkBf[6]== 2)
 8003bc6:	79bb      	ldrb	r3, [r7, #6]
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	f040 82df 	bne.w	800418c <CHK_CMD+0xaa0>
          pmr.intenCh=ChkBf[7];
 8003bce:	79fa      	ldrb	r2, [r7, #7]
 8003bd0:	4b24      	ldr	r3, [pc, #144]	; (8003c64 <CHK_CMD+0x578>)
 8003bd2:	73da      	strb	r2, [r3, #15]
          if(pmr.intenCh== 0)
 8003bd4:	4b23      	ldr	r3, [pc, #140]	; (8003c64 <CHK_CMD+0x578>)
 8003bd6:	7bdb      	ldrb	r3, [r3, #15]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f040 8162 	bne.w	8003ea2 <CHK_CMD+0x7b6>
            if((ChkBf[8]== 0)&& (ChkBf[9]== 0))
 8003bde:	7a3b      	ldrb	r3, [r7, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f040 80ef 	bne.w	8003dc4 <CHK_CMD+0x6d8>
 8003be6:	7a7b      	ldrb	r3, [r7, #9]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f040 80eb 	bne.w	8003dc4 <CHK_CMD+0x6d8>
              pmr.intenA_new=0;
 8003bee:	4b1d      	ldr	r3, [pc, #116]	; (8003c64 <CHK_CMD+0x578>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	615a      	str	r2, [r3, #20]
              pmr.linked=0;
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <CHK_CMD+0x578>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
              if((CH_LEFT== RUN_MODE)|| (CH_LEFT== CHANGE_MODE)|| (CH_LEFT== REST_MODE))
 8003bfc:	4b29      	ldr	r3, [pc, #164]	; (8003ca4 <CHK_CMD+0x5b8>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d009      	beq.n	8003c1a <CHK_CMD+0x52e>
 8003c06:	4b27      	ldr	r3, [pc, #156]	; (8003ca4 <CHK_CMD+0x5b8>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d004      	beq.n	8003c1a <CHK_CMD+0x52e>
 8003c10:	4b24      	ldr	r3, [pc, #144]	; (8003ca4 <CHK_CMD+0x5b8>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b05      	cmp	r3, #5
 8003c18:	d176      	bne.n	8003d08 <CHK_CMD+0x61c>
                CH_LEFT=PAUSE_MODE;
 8003c1a:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <CHK_CMD+0x5b8>)
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	701a      	strb	r2, [r3, #0]
                if(use_debug) DBG_PRINT("CH_LEFT=PAUSE_MODE\r\n");
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <CHK_CMD+0x57c>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <CHK_CMD+0x542>
 8003c28:	481f      	ldr	r0, [pc, #124]	; (8003ca8 <CHK_CMD+0x5bc>)
 8003c2a:	f010 fc03 	bl	8014434 <puts>
                dischargeA=1;
 8003c2e:	4b1f      	ldr	r3, [pc, #124]	; (8003cac <CHK_CMD+0x5c0>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	701a      	strb	r2, [r3, #0]
                if(phase_4A_flag== 1) RunToPause(CHANNEL_L);
 8003c34:	4b1e      	ldr	r3, [pc, #120]	; (8003cb0 <CHK_CMD+0x5c4>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d103      	bne.n	8003c44 <CHK_CMD+0x558>
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	f003 fe83 	bl	8007948 <RunToPause>
 8003c42:	e061      	b.n	8003d08 <CHK_CMD+0x61c>
                else if((_master_flag== CHANNEL_R)&& _twist_once_) RunToPause(CHANNEL_L);
 8003c44:	4b1b      	ldr	r3, [pc, #108]	; (8003cb4 <CHK_CMD+0x5c8>)
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d136      	bne.n	8003cbc <CHK_CMD+0x5d0>
 8003c4e:	4b1a      	ldr	r3, [pc, #104]	; (8003cb8 <CHK_CMD+0x5cc>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d031      	beq.n	8003cbc <CHK_CMD+0x5d0>
 8003c58:	2001      	movs	r0, #1
 8003c5a:	f003 fe75 	bl	8007948 <RunToPause>
 8003c5e:	e053      	b.n	8003d08 <CHK_CMD+0x61c>
 8003c60:	20000aa8 	.word	0x20000aa8
 8003c64:	20000a60 	.word	0x20000a60
 8003c68:	20000aa6 	.word	0x20000aa6
 8003c6c:	08015414 	.word	0x08015414
 8003c70:	08015428 	.word	0x08015428
 8003c74:	0801543c 	.word	0x0801543c
 8003c78:	08015450 	.word	0x08015450
 8003c7c:	08015460 	.word	0x08015460
 8003c80:	08015474 	.word	0x08015474
 8003c84:	0801548c 	.word	0x0801548c
 8003c88:	0801549c 	.word	0x0801549c
 8003c8c:	080154ac 	.word	0x080154ac
 8003c90:	080154bc 	.word	0x080154bc
 8003c94:	080154cc 	.word	0x080154cc
 8003c98:	080154dc 	.word	0x080154dc
 8003c9c:	080154f0 	.word	0x080154f0
 8003ca0:	08015508 	.word	0x08015508
 8003ca4:	20000956 	.word	0x20000956
 8003ca8:	08015528 	.word	0x08015528
 8003cac:	20000ad2 	.word	0x20000ad2
 8003cb0:	20000aa7 	.word	0x20000aa7
 8003cb4:	20000a9d 	.word	0x20000a9d
 8003cb8:	20000954 	.word	0x20000954
                  intenA_Zero=1;
 8003cbc:	4b9c      	ldr	r3, [pc, #624]	; (8003f30 <CHK_CMD+0x844>)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	701a      	strb	r2, [r3, #0]
                  dStep5=pmr.freq0;
 8003cc2:	4b9c      	ldr	r3, [pc, #624]	; (8003f34 <CHK_CMD+0x848>)
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	4b9b      	ldr	r3, [pc, #620]	; (8003f38 <CHK_CMD+0x84c>)
 8003cca:	601a      	str	r2, [r3, #0]
                  chA_dStep5=(pmr.intenA/ dStep5)+ 1;
 8003ccc:	4b99      	ldr	r3, [pc, #612]	; (8003f34 <CHK_CMD+0x848>)
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	4b99      	ldr	r3, [pc, #612]	; (8003f38 <CHK_CMD+0x84c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd8:	3301      	adds	r3, #1
 8003cda:	4a98      	ldr	r2, [pc, #608]	; (8003f3c <CHK_CMD+0x850>)
 8003cdc:	6013      	str	r3, [r2, #0]
                  pmr.intenA=0;
 8003cde:	4b95      	ldr	r3, [pc, #596]	; (8003f34 <CHK_CMD+0x848>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	611a      	str	r2, [r3, #16]
                  phase_1A_flag=0;
 8003ce4:	4b96      	ldr	r3, [pc, #600]	; (8003f40 <CHK_CMD+0x854>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	701a      	strb	r2, [r3, #0]
                  phase_2A_flag=0;
 8003cea:	4b96      	ldr	r3, [pc, #600]	; (8003f44 <CHK_CMD+0x858>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	701a      	strb	r2, [r3, #0]
                  phase_3A_flag=0;
 8003cf0:	4b95      	ldr	r3, [pc, #596]	; (8003f48 <CHK_CMD+0x85c>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	701a      	strb	r2, [r3, #0]
                  phase_4A_flag=0;
 8003cf6:	4b95      	ldr	r3, [pc, #596]	; (8003f4c <CHK_CMD+0x860>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
                  phase_5A_count=0;
 8003cfc:	4b94      	ldr	r3, [pc, #592]	; (8003f50 <CHK_CMD+0x864>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
                  phase_5A_flag=1;
 8003d02:	4b94      	ldr	r3, [pc, #592]	; (8003f54 <CHK_CMD+0x868>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	701a      	strb	r2, [r3, #0]
              if(_master_flag== CHANNEL_L)
 8003d08:	4b93      	ldr	r3, [pc, #588]	; (8003f58 <CHK_CMD+0x86c>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d12e      	bne.n	8003d70 <CHK_CMD+0x684>
                if(!SF1.bStatus12&& ((CH_RIGHT== RUN_MODE)|| (CH_RIGHT== CHANGE_MODE)))
 8003d12:	4b92      	ldr	r3, [pc, #584]	; (8003f5c <CHK_CMD+0x870>)
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d147      	bne.n	8003db0 <CHK_CMD+0x6c4>
 8003d20:	4b8f      	ldr	r3, [pc, #572]	; (8003f60 <CHK_CMD+0x874>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d004      	beq.n	8003d34 <CHK_CMD+0x648>
 8003d2a:	4b8d      	ldr	r3, [pc, #564]	; (8003f60 <CHK_CMD+0x874>)
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b03      	cmp	r3, #3
 8003d32:	d13d      	bne.n	8003db0 <CHK_CMD+0x6c4>
                  _master_flag=CHANNEL_R;
 8003d34:	4b88      	ldr	r3, [pc, #544]	; (8003f58 <CHK_CMD+0x86c>)
 8003d36:	2202      	movs	r2, #2
 8003d38:	701a      	strb	r2, [r3, #0]
                  if((pmr.mode== TWIST)&& _twist_once_)
 8003d3a:	4b7e      	ldr	r3, [pc, #504]	; (8003f34 <CHK_CMD+0x848>)
 8003d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d10a      	bne.n	8003d5a <CHK_CMD+0x66e>
 8003d44:	4b87      	ldr	r3, [pc, #540]	; (8003f64 <CHK_CMD+0x878>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d005      	beq.n	8003d5a <CHK_CMD+0x66e>
                    _twist_once_=0;
 8003d4e:	4b85      	ldr	r3, [pc, #532]	; (8003f64 <CHK_CMD+0x878>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	701a      	strb	r2, [r3, #0]
                    Ready_B_Start();
 8003d54:	f7fd fb92 	bl	800147c <Ready_B_Start>
 8003d58:	e02a      	b.n	8003db0 <CHK_CMD+0x6c4>
                  else if(_next_step_)
 8003d5a:	4b83      	ldr	r3, [pc, #524]	; (8003f68 <CHK_CMD+0x87c>)
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d025      	beq.n	8003db0 <CHK_CMD+0x6c4>
                    _next_step_=0;
 8003d64:	4b80      	ldr	r3, [pc, #512]	; (8003f68 <CHK_CMD+0x87c>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	701a      	strb	r2, [r3, #0]
                    Ready_B_Start();
 8003d6a:	f7fd fb87 	bl	800147c <Ready_B_Start>
 8003d6e:	e01f      	b.n	8003db0 <CHK_CMD+0x6c4>
              else if(_master_flag== CHANNEL_R)
 8003d70:	4b79      	ldr	r3, [pc, #484]	; (8003f58 <CHK_CMD+0x86c>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d11a      	bne.n	8003db0 <CHK_CMD+0x6c4>
                if(!SF1.bStatus12&& ((CH_RIGHT== RUN_MODE)|| (CH_RIGHT== CHANGE_MODE)))
 8003d7a:	4b78      	ldr	r3, [pc, #480]	; (8003f5c <CHK_CMD+0x870>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d113      	bne.n	8003db0 <CHK_CMD+0x6c4>
 8003d88:	4b75      	ldr	r3, [pc, #468]	; (8003f60 <CHK_CMD+0x874>)
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d004      	beq.n	8003d9c <CHK_CMD+0x6b0>
 8003d92:	4b73      	ldr	r3, [pc, #460]	; (8003f60 <CHK_CMD+0x874>)
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b03      	cmp	r3, #3
 8003d9a:	d109      	bne.n	8003db0 <CHK_CMD+0x6c4>
                  if(pending_flag)
 8003d9c:	4b73      	ldr	r3, [pc, #460]	; (8003f6c <CHK_CMD+0x880>)
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d004      	beq.n	8003db0 <CHK_CMD+0x6c4>
                    pending_flag=0;
 8003da6:	4b71      	ldr	r3, [pc, #452]	; (8003f6c <CHK_CMD+0x880>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]
                    Ready_B_Start();
 8003dac:	f7fd fb66 	bl	800147c <Ready_B_Start>
              SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8003db0:	4b6f      	ldr	r3, [pc, #444]	; (8003f70 <CHK_CMD+0x884>)
 8003db2:	785b      	ldrb	r3, [r3, #1]
 8003db4:	4619      	mov	r1, r3
 8003db6:	2050      	movs	r0, #80	; 0x50
 8003db8:	f7fe fdc0 	bl	800293c <SEND_1BYTE>
              GUI_CMD=RESET;
 8003dbc:	4b6d      	ldr	r3, [pc, #436]	; (8003f74 <CHK_CMD+0x888>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	701a      	strb	r2, [r3, #0]
 8003dc2:	e05b      	b.n	8003e7c <CHK_CMD+0x790>
              if(!dischargeA)
 8003dc4:	4b6c      	ldr	r3, [pc, #432]	; (8003f78 <CHK_CMD+0x88c>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d139      	bne.n	8003e42 <CHK_CMD+0x756>
                intenA_reply_cnt=0;
 8003dce:	4b6b      	ldr	r3, [pc, #428]	; (8003f7c <CHK_CMD+0x890>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	701a      	strb	r2, [r3, #0]
                pmr.intenA_new=byte2int(ChkBf[9], ChkBf[8]);
 8003dd4:	7a7b      	ldrb	r3, [r7, #9]
 8003dd6:	7a3a      	ldrb	r2, [r7, #8]
 8003dd8:	4611      	mov	r1, r2
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f003 fa1e 	bl	800721c <byte2int>
 8003de0:	4602      	mov	r2, r0
 8003de2:	4b54      	ldr	r3, [pc, #336]	; (8003f34 <CHK_CMD+0x848>)
 8003de4:	615a      	str	r2, [r3, #20]
                if(pmr.intenA_new< CONSTANT_DA) pmr.intenA_new=CONSTANT_DA;
 8003de6:	4b53      	ldr	r3, [pc, #332]	; (8003f34 <CHK_CMD+0x848>)
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	f240 5245 	movw	r2, #1349	; 0x545
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d804      	bhi.n	8003dfc <CHK_CMD+0x710>
 8003df2:	4b50      	ldr	r3, [pc, #320]	; (8003f34 <CHK_CMD+0x848>)
 8003df4:	f240 5246 	movw	r2, #1350	; 0x546
 8003df8:	615a      	str	r2, [r3, #20]
 8003dfa:	e008      	b.n	8003e0e <CHK_CMD+0x722>
                else if(pmr.intenA_new> 4095) pmr.intenA_new=4095;
 8003dfc:	4b4d      	ldr	r3, [pc, #308]	; (8003f34 <CHK_CMD+0x848>)
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e04:	d303      	bcc.n	8003e0e <CHK_CMD+0x722>
 8003e06:	4b4b      	ldr	r3, [pc, #300]	; (8003f34 <CHK_CMD+0x848>)
 8003e08:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003e0c:	615a      	str	r2, [r3, #20]
                if(use_debug) DBG_PRINT("ch_L: Intensity=%ld\r\n", pmr.intenA_new);
 8003e0e:	4b5c      	ldr	r3, [pc, #368]	; (8003f80 <CHK_CMD+0x894>)
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d005      	beq.n	8003e22 <CHK_CMD+0x736>
 8003e16:	4b47      	ldr	r3, [pc, #284]	; (8003f34 <CHK_CMD+0x848>)
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4859      	ldr	r0, [pc, #356]	; (8003f84 <CHK_CMD+0x898>)
 8003e1e:	f010 fa81 	bl	8014324 <iprintf>
                if(CH_LEFT== REST_MODE)
 8003e22:	4b59      	ldr	r3, [pc, #356]	; (8003f88 <CHK_CMD+0x89c>)
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d127      	bne.n	8003e7c <CHK_CMD+0x790>
                  CH_LEFT=CHANGE_MODE;
 8003e2c:	4b56      	ldr	r3, [pc, #344]	; (8003f88 <CHK_CMD+0x89c>)
 8003e2e:	2203      	movs	r2, #3
 8003e30:	701a      	strb	r2, [r3, #0]
                  if(use_debug) DBG_PRINT("CH_LEFT=CHANGE_MODE\r\n");
 8003e32:	4b53      	ldr	r3, [pc, #332]	; (8003f80 <CHK_CMD+0x894>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d020      	beq.n	8003e7c <CHK_CMD+0x790>
 8003e3a:	4854      	ldr	r0, [pc, #336]	; (8003f8c <CHK_CMD+0x8a0>)
 8003e3c:	f010 fafa 	bl	8014434 <puts>
 8003e40:	e01c      	b.n	8003e7c <CHK_CMD+0x790>
                intenA_reply_cnt++;
 8003e42:	4b4e      	ldr	r3, [pc, #312]	; (8003f7c <CHK_CMD+0x890>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	3301      	adds	r3, #1
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	4b4c      	ldr	r3, [pc, #304]	; (8003f7c <CHK_CMD+0x890>)
 8003e4c:	701a      	strb	r2, [r3, #0]
                if(intenA_reply_cnt> 2)
 8003e4e:	4b4b      	ldr	r3, [pc, #300]	; (8003f7c <CHK_CMD+0x890>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d90f      	bls.n	8003e76 <CHK_CMD+0x78a>
                  intenA_reply_cnt=0;
 8003e56:	4b49      	ldr	r3, [pc, #292]	; (8003f7c <CHK_CMD+0x890>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
                  dischargeA=0;
 8003e5c:	4b46      	ldr	r3, [pc, #280]	; (8003f78 <CHK_CMD+0x88c>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	701a      	strb	r2, [r3, #0]
                  SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8003e62:	4b43      	ldr	r3, [pc, #268]	; (8003f70 <CHK_CMD+0x884>)
 8003e64:	785b      	ldrb	r3, [r3, #1]
 8003e66:	4619      	mov	r1, r3
 8003e68:	2050      	movs	r0, #80	; 0x50
 8003e6a:	f7fe fd67 	bl	800293c <SEND_1BYTE>
                  GUI_CMD=RESET;
 8003e6e:	4b41      	ldr	r3, [pc, #260]	; (8003f74 <CHK_CMD+0x888>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	701a      	strb	r2, [r3, #0]
 8003e74:	e002      	b.n	8003e7c <CHK_CMD+0x790>
                else GUI_CMD=RESET;
 8003e76:	4b3f      	ldr	r3, [pc, #252]	; (8003f74 <CHK_CMD+0x888>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
            if(CH_LEFT== RUN_MODE) //GUI_CMD=cmd_reaction1;
 8003e7c:	4b42      	ldr	r3, [pc, #264]	; (8003f88 <CHK_CMD+0x89c>)
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	f040 817d 	bne.w	8004182 <CHK_CMD+0xa96>
              reaction_A_flag=1;
 8003e88:	4b41      	ldr	r3, [pc, #260]	; (8003f90 <CHK_CMD+0x8a4>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	701a      	strb	r2, [r3, #0]
              SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8003e8e:	4b38      	ldr	r3, [pc, #224]	; (8003f70 <CHK_CMD+0x884>)
 8003e90:	785b      	ldrb	r3, [r3, #1]
 8003e92:	4619      	mov	r1, r3
 8003e94:	2050      	movs	r0, #80	; 0x50
 8003e96:	f7fe fd51 	bl	800293c <SEND_1BYTE>
              GUI_CMD=RESET;
 8003e9a:	4b36      	ldr	r3, [pc, #216]	; (8003f74 <CHK_CMD+0x888>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]
 8003ea0:	e16f      	b.n	8004182 <CHK_CMD+0xa96>
          else if(pmr.intenCh== 1)
 8003ea2:	4b24      	ldr	r3, [pc, #144]	; (8003f34 <CHK_CMD+0x848>)
 8003ea4:	7bdb      	ldrb	r3, [r3, #15]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	f040 816b 	bne.w	8004182 <CHK_CMD+0xa96>
            if((ChkBf[8]== 0)&& (ChkBf[9]== 0))
 8003eac:	7a3b      	ldrb	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	f040 80fa 	bne.w	80040a8 <CHK_CMD+0x9bc>
 8003eb4:	7a7b      	ldrb	r3, [r7, #9]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f040 80f6 	bne.w	80040a8 <CHK_CMD+0x9bc>
              pmr.intenB_new=0;
 8003ebc:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <CHK_CMD+0x848>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	61da      	str	r2, [r3, #28]
              pmr.linked=0;
 8003ec2:	4b1c      	ldr	r3, [pc, #112]	; (8003f34 <CHK_CMD+0x848>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
              if((CH_RIGHT== RUN_MODE)|| (CH_RIGHT== CHANGE_MODE)|| (CH_RIGHT== REST_MODE))
 8003eca:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <CHK_CMD+0x874>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d00a      	beq.n	8003eea <CHK_CMD+0x7fe>
 8003ed4:	4b22      	ldr	r3, [pc, #136]	; (8003f60 <CHK_CMD+0x874>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	d005      	beq.n	8003eea <CHK_CMD+0x7fe>
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <CHK_CMD+0x874>)
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b05      	cmp	r3, #5
 8003ee6:	f040 8081 	bne.w	8003fec <CHK_CMD+0x900>
                CH_RIGHT=PAUSE_MODE;
 8003eea:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <CHK_CMD+0x874>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	701a      	strb	r2, [r3, #0]
                if(use_debug) DBG_PRINT("CH_RIGHT=PAUSE_MODE\r\n");
 8003ef0:	4b23      	ldr	r3, [pc, #140]	; (8003f80 <CHK_CMD+0x894>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <CHK_CMD+0x812>
 8003ef8:	4826      	ldr	r0, [pc, #152]	; (8003f94 <CHK_CMD+0x8a8>)
 8003efa:	f010 fa9b 	bl	8014434 <puts>
                dischargeB=1;
 8003efe:	4b26      	ldr	r3, [pc, #152]	; (8003f98 <CHK_CMD+0x8ac>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	701a      	strb	r2, [r3, #0]
                if(phase_4B_flag== 1) RunToPause(CHANNEL_R);
 8003f04:	4b25      	ldr	r3, [pc, #148]	; (8003f9c <CHK_CMD+0x8b0>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d103      	bne.n	8003f14 <CHK_CMD+0x828>
 8003f0c:	2002      	movs	r0, #2
 8003f0e:	f003 fd1b 	bl	8007948 <RunToPause>
 8003f12:	e06b      	b.n	8003fec <CHK_CMD+0x900>
                else if((_master_flag== CHANNEL_L)&& _twist_once_) RunToPause(CHANNEL_R);
 8003f14:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <CHK_CMD+0x86c>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d140      	bne.n	8003fa0 <CHK_CMD+0x8b4>
 8003f1e:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <CHK_CMD+0x878>)
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d03b      	beq.n	8003fa0 <CHK_CMD+0x8b4>
 8003f28:	2002      	movs	r0, #2
 8003f2a:	f003 fd0d 	bl	8007948 <RunToPause>
 8003f2e:	e05d      	b.n	8003fec <CHK_CMD+0x900>
 8003f30:	20000ab1 	.word	0x20000ab1
 8003f34:	20000a60 	.word	0x20000a60
 8003f38:	20000b28 	.word	0x20000b28
 8003f3c:	200008a8 	.word	0x200008a8
 8003f40:	200008ae 	.word	0x200008ae
 8003f44:	2000080e 	.word	0x2000080e
 8003f48:	20000ad0 	.word	0x20000ad0
 8003f4c:	20000aa7 	.word	0x20000aa7
 8003f50:	2000094c 	.word	0x2000094c
 8003f54:	20000b11 	.word	0x20000b11
 8003f58:	20000a9d 	.word	0x20000a9d
 8003f5c:	20000b3c 	.word	0x20000b3c
 8003f60:	20000a9c 	.word	0x20000a9c
 8003f64:	20000954 	.word	0x20000954
 8003f68:	20000b05 	.word	0x20000b05
 8003f6c:	20000a1d 	.word	0x20000a1d
 8003f70:	20000ad8 	.word	0x20000ad8
 8003f74:	20000aa8 	.word	0x20000aa8
 8003f78:	20000ad2 	.word	0x20000ad2
 8003f7c:	20000832 	.word	0x20000832
 8003f80:	20000aa6 	.word	0x20000aa6
 8003f84:	0801553c 	.word	0x0801553c
 8003f88:	20000956 	.word	0x20000956
 8003f8c:	08015554 	.word	0x08015554
 8003f90:	20000a89 	.word	0x20000a89
 8003f94:	0801556c 	.word	0x0801556c
 8003f98:	20000b45 	.word	0x20000b45
 8003f9c:	20000923 	.word	0x20000923
                  intenB_Zero=1;
 8003fa0:	4b89      	ldr	r3, [pc, #548]	; (80041c8 <CHK_CMD+0xadc>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	701a      	strb	r2, [r3, #0]
                  dStep5=pmr.freq0;
 8003fa6:	4b89      	ldr	r3, [pc, #548]	; (80041cc <CHK_CMD+0xae0>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	4b88      	ldr	r3, [pc, #544]	; (80041d0 <CHK_CMD+0xae4>)
 8003fae:	601a      	str	r2, [r3, #0]
                  chB_dStep5=(pmr.intenB/ dStep5)+ 1;
 8003fb0:	4b86      	ldr	r3, [pc, #536]	; (80041cc <CHK_CMD+0xae0>)
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	4b86      	ldr	r3, [pc, #536]	; (80041d0 <CHK_CMD+0xae4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	4a85      	ldr	r2, [pc, #532]	; (80041d4 <CHK_CMD+0xae8>)
 8003fc0:	6013      	str	r3, [r2, #0]
                  pmr.intenB=0;
 8003fc2:	4b82      	ldr	r3, [pc, #520]	; (80041cc <CHK_CMD+0xae0>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	619a      	str	r2, [r3, #24]
                  phase_1B_flag=0;
 8003fc8:	4b83      	ldr	r3, [pc, #524]	; (80041d8 <CHK_CMD+0xaec>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	701a      	strb	r2, [r3, #0]
                  phase_2B_flag=0;
 8003fce:	4b83      	ldr	r3, [pc, #524]	; (80041dc <CHK_CMD+0xaf0>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
                  phase_3B_flag=0;
 8003fd4:	4b82      	ldr	r3, [pc, #520]	; (80041e0 <CHK_CMD+0xaf4>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
                  phase_4B_flag=0;
 8003fda:	4b82      	ldr	r3, [pc, #520]	; (80041e4 <CHK_CMD+0xaf8>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
                  phase_5B_count=0;
 8003fe0:	4b81      	ldr	r3, [pc, #516]	; (80041e8 <CHK_CMD+0xafc>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
                  phase_5B_flag=1;
 8003fe6:	4b81      	ldr	r3, [pc, #516]	; (80041ec <CHK_CMD+0xb00>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	701a      	strb	r2, [r3, #0]
              if(_master_flag== CHANNEL_R)
 8003fec:	4b80      	ldr	r3, [pc, #512]	; (80041f0 <CHK_CMD+0xb04>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d12e      	bne.n	8004054 <CHK_CMD+0x968>
                if(!SF1.bStatus11&& ((CH_LEFT== RUN_MODE)|| (CH_LEFT== CHANGE_MODE)))
 8003ff6:	4b7f      	ldr	r3, [pc, #508]	; (80041f4 <CHK_CMD+0xb08>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	d147      	bne.n	8004094 <CHK_CMD+0x9a8>
 8004004:	4b7c      	ldr	r3, [pc, #496]	; (80041f8 <CHK_CMD+0xb0c>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d004      	beq.n	8004018 <CHK_CMD+0x92c>
 800400e:	4b7a      	ldr	r3, [pc, #488]	; (80041f8 <CHK_CMD+0xb0c>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b03      	cmp	r3, #3
 8004016:	d13d      	bne.n	8004094 <CHK_CMD+0x9a8>
                  _master_flag=CHANNEL_L;
 8004018:	4b75      	ldr	r3, [pc, #468]	; (80041f0 <CHK_CMD+0xb04>)
 800401a:	2201      	movs	r2, #1
 800401c:	701a      	strb	r2, [r3, #0]
                  if((pmr.mode== TWIST)&& _twist_once_)
 800401e:	4b6b      	ldr	r3, [pc, #428]	; (80041cc <CHK_CMD+0xae0>)
 8004020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d10a      	bne.n	800403e <CHK_CMD+0x952>
 8004028:	4b74      	ldr	r3, [pc, #464]	; (80041fc <CHK_CMD+0xb10>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <CHK_CMD+0x952>
                    _twist_once_=0;
 8004032:	4b72      	ldr	r3, [pc, #456]	; (80041fc <CHK_CMD+0xb10>)
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]
                    Ready_A_Start();
 8004038:	f7fd f9ca 	bl	80013d0 <Ready_A_Start>
 800403c:	e02a      	b.n	8004094 <CHK_CMD+0x9a8>
                  else if(_next_step_)
 800403e:	4b70      	ldr	r3, [pc, #448]	; (8004200 <CHK_CMD+0xb14>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d025      	beq.n	8004094 <CHK_CMD+0x9a8>
                    _next_step_=0;
 8004048:	4b6d      	ldr	r3, [pc, #436]	; (8004200 <CHK_CMD+0xb14>)
 800404a:	2200      	movs	r2, #0
 800404c:	701a      	strb	r2, [r3, #0]
                    Ready_A_Start();
 800404e:	f7fd f9bf 	bl	80013d0 <Ready_A_Start>
 8004052:	e01f      	b.n	8004094 <CHK_CMD+0x9a8>
              else if(_master_flag== CHANNEL_L)
 8004054:	4b66      	ldr	r3, [pc, #408]	; (80041f0 <CHK_CMD+0xb04>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b01      	cmp	r3, #1
 800405c:	d11a      	bne.n	8004094 <CHK_CMD+0x9a8>
                if(!SF1.bStatus11&& ((CH_LEFT== RUN_MODE)|| (CH_LEFT== CHANGE_MODE)))
 800405e:	4b65      	ldr	r3, [pc, #404]	; (80041f4 <CHK_CMD+0xb08>)
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d113      	bne.n	8004094 <CHK_CMD+0x9a8>
 800406c:	4b62      	ldr	r3, [pc, #392]	; (80041f8 <CHK_CMD+0xb0c>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b02      	cmp	r3, #2
 8004074:	d004      	beq.n	8004080 <CHK_CMD+0x994>
 8004076:	4b60      	ldr	r3, [pc, #384]	; (80041f8 <CHK_CMD+0xb0c>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b03      	cmp	r3, #3
 800407e:	d109      	bne.n	8004094 <CHK_CMD+0x9a8>
                  if(pending_flag)
 8004080:	4b60      	ldr	r3, [pc, #384]	; (8004204 <CHK_CMD+0xb18>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d004      	beq.n	8004094 <CHK_CMD+0x9a8>
                    pending_flag=0;
 800408a:	4b5e      	ldr	r3, [pc, #376]	; (8004204 <CHK_CMD+0xb18>)
 800408c:	2200      	movs	r2, #0
 800408e:	701a      	strb	r2, [r3, #0]
                    Ready_A_Start();
 8004090:	f7fd f99e 	bl	80013d0 <Ready_A_Start>
              SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8004094:	4b5c      	ldr	r3, [pc, #368]	; (8004208 <CHK_CMD+0xb1c>)
 8004096:	785b      	ldrb	r3, [r3, #1]
 8004098:	4619      	mov	r1, r3
 800409a:	2050      	movs	r0, #80	; 0x50
 800409c:	f7fe fc4e 	bl	800293c <SEND_1BYTE>
              GUI_CMD=RESET;
 80040a0:	4b5a      	ldr	r3, [pc, #360]	; (800420c <CHK_CMD+0xb20>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e05b      	b.n	8004160 <CHK_CMD+0xa74>
              if(!dischargeB)
 80040a8:	4b59      	ldr	r3, [pc, #356]	; (8004210 <CHK_CMD+0xb24>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d139      	bne.n	8004126 <CHK_CMD+0xa3a>
                intenB_reply_cnt=0;
 80040b2:	4b58      	ldr	r3, [pc, #352]	; (8004214 <CHK_CMD+0xb28>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
                pmr.intenB_new=byte2int(ChkBf[9], ChkBf[8]);
 80040b8:	7a7b      	ldrb	r3, [r7, #9]
 80040ba:	7a3a      	ldrb	r2, [r7, #8]
 80040bc:	4611      	mov	r1, r2
 80040be:	4618      	mov	r0, r3
 80040c0:	f003 f8ac 	bl	800721c <byte2int>
 80040c4:	4602      	mov	r2, r0
 80040c6:	4b41      	ldr	r3, [pc, #260]	; (80041cc <CHK_CMD+0xae0>)
 80040c8:	61da      	str	r2, [r3, #28]
                if(pmr.intenB_new< CONSTANT_DA) pmr.intenB_new=CONSTANT_DA;
 80040ca:	4b40      	ldr	r3, [pc, #256]	; (80041cc <CHK_CMD+0xae0>)
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f240 5245 	movw	r2, #1349	; 0x545
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d804      	bhi.n	80040e0 <CHK_CMD+0x9f4>
 80040d6:	4b3d      	ldr	r3, [pc, #244]	; (80041cc <CHK_CMD+0xae0>)
 80040d8:	f240 5246 	movw	r2, #1350	; 0x546
 80040dc:	61da      	str	r2, [r3, #28]
 80040de:	e008      	b.n	80040f2 <CHK_CMD+0xa06>
                else if(pmr.intenB_new> 4095) pmr.intenB_new=4095;
 80040e0:	4b3a      	ldr	r3, [pc, #232]	; (80041cc <CHK_CMD+0xae0>)
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e8:	d303      	bcc.n	80040f2 <CHK_CMD+0xa06>
 80040ea:	4b38      	ldr	r3, [pc, #224]	; (80041cc <CHK_CMD+0xae0>)
 80040ec:	f640 72ff 	movw	r2, #4095	; 0xfff
 80040f0:	61da      	str	r2, [r3, #28]
                if(use_debug) DBG_PRINT("ch_R: Intensity=%ld\r\n", pmr.intenB_new);
 80040f2:	4b49      	ldr	r3, [pc, #292]	; (8004218 <CHK_CMD+0xb2c>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <CHK_CMD+0xa1a>
 80040fa:	4b34      	ldr	r3, [pc, #208]	; (80041cc <CHK_CMD+0xae0>)
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	4619      	mov	r1, r3
 8004100:	4846      	ldr	r0, [pc, #280]	; (800421c <CHK_CMD+0xb30>)
 8004102:	f010 f90f 	bl	8014324 <iprintf>
                if(CH_RIGHT== REST_MODE)
 8004106:	4b46      	ldr	r3, [pc, #280]	; (8004220 <CHK_CMD+0xb34>)
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b05      	cmp	r3, #5
 800410e:	d127      	bne.n	8004160 <CHK_CMD+0xa74>
                  CH_RIGHT=CHANGE_MODE;
 8004110:	4b43      	ldr	r3, [pc, #268]	; (8004220 <CHK_CMD+0xb34>)
 8004112:	2203      	movs	r2, #3
 8004114:	701a      	strb	r2, [r3, #0]
                  if(use_debug) DBG_PRINT("CH_RIGHT=CHANGE_MODE\r\n");
 8004116:	4b40      	ldr	r3, [pc, #256]	; (8004218 <CHK_CMD+0xb2c>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d020      	beq.n	8004160 <CHK_CMD+0xa74>
 800411e:	4841      	ldr	r0, [pc, #260]	; (8004224 <CHK_CMD+0xb38>)
 8004120:	f010 f988 	bl	8014434 <puts>
 8004124:	e01c      	b.n	8004160 <CHK_CMD+0xa74>
                intenB_reply_cnt++;
 8004126:	4b3b      	ldr	r3, [pc, #236]	; (8004214 <CHK_CMD+0xb28>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	3301      	adds	r3, #1
 800412c:	b2da      	uxtb	r2, r3
 800412e:	4b39      	ldr	r3, [pc, #228]	; (8004214 <CHK_CMD+0xb28>)
 8004130:	701a      	strb	r2, [r3, #0]
                if(intenB_reply_cnt> 2)
 8004132:	4b38      	ldr	r3, [pc, #224]	; (8004214 <CHK_CMD+0xb28>)
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b02      	cmp	r3, #2
 8004138:	d90f      	bls.n	800415a <CHK_CMD+0xa6e>
                  intenB_reply_cnt=0;
 800413a:	4b36      	ldr	r3, [pc, #216]	; (8004214 <CHK_CMD+0xb28>)
 800413c:	2200      	movs	r2, #0
 800413e:	701a      	strb	r2, [r3, #0]
                  dischargeB=0;
 8004140:	4b33      	ldr	r3, [pc, #204]	; (8004210 <CHK_CMD+0xb24>)
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
                  SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8004146:	4b30      	ldr	r3, [pc, #192]	; (8004208 <CHK_CMD+0xb1c>)
 8004148:	785b      	ldrb	r3, [r3, #1]
 800414a:	4619      	mov	r1, r3
 800414c:	2050      	movs	r0, #80	; 0x50
 800414e:	f7fe fbf5 	bl	800293c <SEND_1BYTE>
                  GUI_CMD=RESET;
 8004152:	4b2e      	ldr	r3, [pc, #184]	; (800420c <CHK_CMD+0xb20>)
 8004154:	2200      	movs	r2, #0
 8004156:	701a      	strb	r2, [r3, #0]
 8004158:	e002      	b.n	8004160 <CHK_CMD+0xa74>
                else GUI_CMD=RESET;
 800415a:	4b2c      	ldr	r3, [pc, #176]	; (800420c <CHK_CMD+0xb20>)
 800415c:	2200      	movs	r2, #0
 800415e:	701a      	strb	r2, [r3, #0]
            if(CH_RIGHT== RUN_MODE) //GUI_CMD=cmd_reaction2;
 8004160:	4b2f      	ldr	r3, [pc, #188]	; (8004220 <CHK_CMD+0xb34>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d10b      	bne.n	8004182 <CHK_CMD+0xa96>
              reaction_B_flag=1;
 800416a:	4b2f      	ldr	r3, [pc, #188]	; (8004228 <CHK_CMD+0xb3c>)
 800416c:	2201      	movs	r2, #1
 800416e:	701a      	strb	r2, [r3, #0]
              SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8004170:	4b25      	ldr	r3, [pc, #148]	; (8004208 <CHK_CMD+0xb1c>)
 8004172:	785b      	ldrb	r3, [r3, #1]
 8004174:	4619      	mov	r1, r3
 8004176:	2050      	movs	r0, #80	; 0x50
 8004178:	f7fe fbe0 	bl	800293c <SEND_1BYTE>
              GUI_CMD=RESET;
 800417c:	4b23      	ldr	r3, [pc, #140]	; (800420c <CHK_CMD+0xb20>)
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
          pmr.linked=ChkBf[10];
 8004182:	7aba      	ldrb	r2, [r7, #10]
 8004184:	4b11      	ldr	r3, [pc, #68]	; (80041cc <CHK_CMD+0xae0>)
 8004186:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        break;
 800418a:	e3b7      	b.n	80048fc <CHK_CMD+0x1210>
        else if(ChkBf[6]== 3)
 800418c:	79bb      	ldrb	r3, [r7, #6]
 800418e:	2b03      	cmp	r3, #3
 8004190:	f040 83b4 	bne.w	80048fc <CHK_CMD+0x1210>
          if(use_debug)
 8004194:	4b20      	ldr	r3, [pc, #128]	; (8004218 <CHK_CMD+0xb2c>)
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 83af 	beq.w	80048fc <CHK_CMD+0x1210>
            if(ChkBf[7]) DBG_PRINT("ch_L is ON\r\n");
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <CHK_CMD+0xac0>
 80041a4:	4821      	ldr	r0, [pc, #132]	; (800422c <CHK_CMD+0xb40>)
 80041a6:	f010 f945 	bl	8014434 <puts>
 80041aa:	e002      	b.n	80041b2 <CHK_CMD+0xac6>
            else DBG_PRINT("ch_L is OFF\r\n");
 80041ac:	4820      	ldr	r0, [pc, #128]	; (8004230 <CHK_CMD+0xb44>)
 80041ae:	f010 f941 	bl	8014434 <puts>
            if(ChkBf[8]) DBG_PRINT("ch_R is ON\r\n");
 80041b2:	7a3b      	ldrb	r3, [r7, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <CHK_CMD+0xad4>
 80041b8:	481e      	ldr	r0, [pc, #120]	; (8004234 <CHK_CMD+0xb48>)
 80041ba:	f010 f93b 	bl	8014434 <puts>
        break;
 80041be:	e39d      	b.n	80048fc <CHK_CMD+0x1210>
            else DBG_PRINT("ch_R is OFF\r\n");
 80041c0:	481d      	ldr	r0, [pc, #116]	; (8004238 <CHK_CMD+0xb4c>)
 80041c2:	f010 f937 	bl	8014434 <puts>
        break;
 80041c6:	e399      	b.n	80048fc <CHK_CMD+0x1210>
 80041c8:	20000af4 	.word	0x20000af4
 80041cc:	20000a60 	.word	0x20000a60
 80041d0:	20000b28 	.word	0x20000b28
 80041d4:	20000b00 	.word	0x20000b00
 80041d8:	20000aa4 	.word	0x20000aa4
 80041dc:	2000088c 	.word	0x2000088c
 80041e0:	20000b10 	.word	0x20000b10
 80041e4:	20000923 	.word	0x20000923
 80041e8:	20000b30 	.word	0x20000b30
 80041ec:	20000a24 	.word	0x20000a24
 80041f0:	20000a9d 	.word	0x20000a9d
 80041f4:	20000b3c 	.word	0x20000b3c
 80041f8:	20000956 	.word	0x20000956
 80041fc:	20000954 	.word	0x20000954
 8004200:	20000b05 	.word	0x20000b05
 8004204:	20000a1d 	.word	0x20000a1d
 8004208:	20000ad8 	.word	0x20000ad8
 800420c:	20000aa8 	.word	0x20000aa8
 8004210:	20000b45 	.word	0x20000b45
 8004214:	20000a9e 	.word	0x20000a9e
 8004218:	20000aa6 	.word	0x20000aa6
 800421c:	08015584 	.word	0x08015584
 8004220:	20000a9c 	.word	0x20000a9c
 8004224:	0801559c 	.word	0x0801559c
 8004228:	20000af6 	.word	0x20000af6
 800422c:	080155b4 	.word	0x080155b4
 8004230:	080155c0 	.word	0x080155c0
 8004234:	080155d0 	.word	0x080155d0
 8004238:	080155dc 	.word	0x080155dc
        GUI_CMD=CMD_RUN;
 800423c:	4b97      	ldr	r3, [pc, #604]	; (800449c <CHK_CMD+0xdb0>)
 800423e:	2252      	movs	r2, #82	; 0x52
 8004240:	701a      	strb	r2, [r3, #0]
        if(use_debug) DBG_PRINT("\n");
 8004242:	4b97      	ldr	r3, [pc, #604]	; (80044a0 <CHK_CMD+0xdb4>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <CHK_CMD+0xb64>
 800424a:	200a      	movs	r0, #10
 800424c:	f010 f882 	bl	8014354 <putchar>
        if((ChkBf[6]== 0)|| (ChkBf[6]== 1))
 8004250:	79bb      	ldrb	r3, [r7, #6]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <CHK_CMD+0xb72>
 8004256:	79bb      	ldrb	r3, [r7, #6]
 8004258:	2b01      	cmp	r3, #1
 800425a:	f040 80f1 	bne.w	8004440 <CHK_CMD+0xd54>
          if(use_debug) DBG_PRINT("recive: Stop\r\n");
 800425e:	4b90      	ldr	r3, [pc, #576]	; (80044a0 <CHK_CMD+0xdb4>)
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <CHK_CMD+0xb80>
 8004266:	488f      	ldr	r0, [pc, #572]	; (80044a4 <CHK_CMD+0xdb8>)
 8004268:	f010 f8e4 	bl	8014434 <puts>
          old_CH_L=CH_LEFT;
 800426c:	4b8e      	ldr	r3, [pc, #568]	; (80044a8 <CHK_CMD+0xdbc>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	4b8e      	ldr	r3, [pc, #568]	; (80044ac <CHK_CMD+0xdc0>)
 8004274:	701a      	strb	r2, [r3, #0]
          CH_LEFT=STOP_MODE;
 8004276:	4b8c      	ldr	r3, [pc, #560]	; (80044a8 <CHK_CMD+0xdbc>)
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
          if(use_debug) DBG_PRINT("CH_LEFT=STOP_MODE\r\n");
 800427c:	4b88      	ldr	r3, [pc, #544]	; (80044a0 <CHK_CMD+0xdb4>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <CHK_CMD+0xb9e>
 8004284:	488a      	ldr	r0, [pc, #552]	; (80044b0 <CHK_CMD+0xdc4>)
 8004286:	f010 f8d5 	bl	8014434 <puts>
          old_CH_R=CH_RIGHT;
 800428a:	4b8a      	ldr	r3, [pc, #552]	; (80044b4 <CHK_CMD+0xdc8>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	b2da      	uxtb	r2, r3
 8004290:	4b89      	ldr	r3, [pc, #548]	; (80044b8 <CHK_CMD+0xdcc>)
 8004292:	701a      	strb	r2, [r3, #0]
          CH_RIGHT=STOP_MODE;
 8004294:	4b87      	ldr	r3, [pc, #540]	; (80044b4 <CHK_CMD+0xdc8>)
 8004296:	2200      	movs	r2, #0
 8004298:	701a      	strb	r2, [r3, #0]
          if(use_debug) DBG_PRINT("CH_RIGHT=STOP_MODE\r\n");
 800429a:	4b81      	ldr	r3, [pc, #516]	; (80044a0 <CHK_CMD+0xdb4>)
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d002      	beq.n	80042a8 <CHK_CMD+0xbbc>
 80042a2:	4886      	ldr	r0, [pc, #536]	; (80044bc <CHK_CMD+0xdd0>)
 80042a4:	f010 f8c6 	bl	8014434 <puts>
          if(operation_flag== 3)
 80042a8:	4b85      	ldr	r3, [pc, #532]	; (80044c0 <CHK_CMD+0xdd4>)
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	2b03      	cmp	r3, #3
 80042ae:	d10d      	bne.n	80042cc <CHK_CMD+0xbe0>
            operation_flag=0;
 80042b0:	4b83      	ldr	r3, [pc, #524]	; (80044c0 <CHK_CMD+0xdd4>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	701a      	strb	r2, [r3, #0]
            dischargeA=1;
 80042b6:	4b83      	ldr	r3, [pc, #524]	; (80044c4 <CHK_CMD+0xdd8>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	701a      	strb	r2, [r3, #0]
            RunToStopA();
 80042bc:	f003 fa42 	bl	8007744 <RunToStopA>
            dischargeB=1;
 80042c0:	4b81      	ldr	r3, [pc, #516]	; (80044c8 <CHK_CMD+0xddc>)
 80042c2:	2201      	movs	r2, #1
 80042c4:	701a      	strb	r2, [r3, #0]
            RunToStopB();
 80042c6:	f003 faa1 	bl	800780c <RunToStopB>
 80042ca:	e08f      	b.n	80043ec <CHK_CMD+0xd00>
            operation_flag=0;
 80042cc:	4b7c      	ldr	r3, [pc, #496]	; (80044c0 <CHK_CMD+0xdd4>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
            dStep5=pmr.freq0;
 80042d2:	4b7e      	ldr	r3, [pc, #504]	; (80044cc <CHK_CMD+0xde0>)
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	461a      	mov	r2, r3
 80042d8:	4b7d      	ldr	r3, [pc, #500]	; (80044d0 <CHK_CMD+0xde4>)
 80042da:	601a      	str	r2, [r3, #0]
            if(old_CH_L!= STOP_MODE)
 80042dc:	4b73      	ldr	r3, [pc, #460]	; (80044ac <CHK_CMD+0xdc0>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d03e      	beq.n	8004364 <CHK_CMD+0xc78>
              dischargeA=1;
 80042e6:	4b77      	ldr	r3, [pc, #476]	; (80044c4 <CHK_CMD+0xdd8>)
 80042e8:	2201      	movs	r2, #1
 80042ea:	701a      	strb	r2, [r3, #0]
              if((old_CH_L== PAUSE_MODE)|| (old_CH_L== REST_MODE)) RunToStopA();
 80042ec:	4b6f      	ldr	r3, [pc, #444]	; (80044ac <CHK_CMD+0xdc0>)
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d004      	beq.n	8004300 <CHK_CMD+0xc14>
 80042f6:	4b6d      	ldr	r3, [pc, #436]	; (80044ac <CHK_CMD+0xdc0>)
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b05      	cmp	r3, #5
 80042fe:	d102      	bne.n	8004306 <CHK_CMD+0xc1a>
 8004300:	f003 fa20 	bl	8007744 <RunToStopA>
 8004304:	e02e      	b.n	8004364 <CHK_CMD+0xc78>
              else if(phase_4A_flag== 1) RunToStopA();
 8004306:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <CHK_CMD+0xde8>)
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d102      	bne.n	8004314 <CHK_CMD+0xc28>
 800430e:	f003 fa19 	bl	8007744 <RunToStopA>
 8004312:	e027      	b.n	8004364 <CHK_CMD+0xc78>
              else if((_master_flag== CHANNEL_R)&& _twist_once_) RunToStopA();
 8004314:	4b70      	ldr	r3, [pc, #448]	; (80044d8 <CHK_CMD+0xdec>)
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d107      	bne.n	800432e <CHK_CMD+0xc42>
 800431e:	4b6f      	ldr	r3, [pc, #444]	; (80044dc <CHK_CMD+0xdf0>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <CHK_CMD+0xc42>
 8004328:	f003 fa0c 	bl	8007744 <RunToStopA>
 800432c:	e01a      	b.n	8004364 <CHK_CMD+0xc78>
                chA_dStep5=(pmr.intenA/ dStep5)+ 1;
 800432e:	4b67      	ldr	r3, [pc, #412]	; (80044cc <CHK_CMD+0xde0>)
 8004330:	691a      	ldr	r2, [r3, #16]
 8004332:	4b67      	ldr	r3, [pc, #412]	; (80044d0 <CHK_CMD+0xde4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	fbb2 f3f3 	udiv	r3, r2, r3
 800433a:	3301      	adds	r3, #1
 800433c:	4a68      	ldr	r2, [pc, #416]	; (80044e0 <CHK_CMD+0xdf4>)
 800433e:	6013      	str	r3, [r2, #0]
                phase_1A_flag=0;
 8004340:	4b68      	ldr	r3, [pc, #416]	; (80044e4 <CHK_CMD+0xdf8>)
 8004342:	2200      	movs	r2, #0
 8004344:	701a      	strb	r2, [r3, #0]
                phase_2A_flag=0;
 8004346:	4b68      	ldr	r3, [pc, #416]	; (80044e8 <CHK_CMD+0xdfc>)
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
                phase_3A_flag=0;
 800434c:	4b67      	ldr	r3, [pc, #412]	; (80044ec <CHK_CMD+0xe00>)
 800434e:	2200      	movs	r2, #0
 8004350:	701a      	strb	r2, [r3, #0]
                phase_4A_flag=0;
 8004352:	4b60      	ldr	r3, [pc, #384]	; (80044d4 <CHK_CMD+0xde8>)
 8004354:	2200      	movs	r2, #0
 8004356:	701a      	strb	r2, [r3, #0]
                phase_5A_count=0;
 8004358:	4b65      	ldr	r3, [pc, #404]	; (80044f0 <CHK_CMD+0xe04>)
 800435a:	2200      	movs	r2, #0
 800435c:	601a      	str	r2, [r3, #0]
                phase_5A_flag=1;
 800435e:	4b65      	ldr	r3, [pc, #404]	; (80044f4 <CHK_CMD+0xe08>)
 8004360:	2201      	movs	r2, #1
 8004362:	701a      	strb	r2, [r3, #0]
            if(old_CH_R!= STOP_MODE)
 8004364:	4b54      	ldr	r3, [pc, #336]	; (80044b8 <CHK_CMD+0xdcc>)
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d03e      	beq.n	80043ec <CHK_CMD+0xd00>
              dischargeB=1;
 800436e:	4b56      	ldr	r3, [pc, #344]	; (80044c8 <CHK_CMD+0xddc>)
 8004370:	2201      	movs	r2, #1
 8004372:	701a      	strb	r2, [r3, #0]
              if((old_CH_R== PAUSE_MODE)|| (old_CH_R== REST_MODE)) RunToStopB();
 8004374:	4b50      	ldr	r3, [pc, #320]	; (80044b8 <CHK_CMD+0xdcc>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b01      	cmp	r3, #1
 800437c:	d004      	beq.n	8004388 <CHK_CMD+0xc9c>
 800437e:	4b4e      	ldr	r3, [pc, #312]	; (80044b8 <CHK_CMD+0xdcc>)
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b05      	cmp	r3, #5
 8004386:	d102      	bne.n	800438e <CHK_CMD+0xca2>
 8004388:	f003 fa40 	bl	800780c <RunToStopB>
 800438c:	e02e      	b.n	80043ec <CHK_CMD+0xd00>
              else if(phase_4B_flag== 1) RunToStopB();
 800438e:	4b5a      	ldr	r3, [pc, #360]	; (80044f8 <CHK_CMD+0xe0c>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d102      	bne.n	800439c <CHK_CMD+0xcb0>
 8004396:	f003 fa39 	bl	800780c <RunToStopB>
 800439a:	e027      	b.n	80043ec <CHK_CMD+0xd00>
              else if((_master_flag== CHANNEL_L)&& _twist_once_) RunToStopB();
 800439c:	4b4e      	ldr	r3, [pc, #312]	; (80044d8 <CHK_CMD+0xdec>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d107      	bne.n	80043b6 <CHK_CMD+0xcca>
 80043a6:	4b4d      	ldr	r3, [pc, #308]	; (80044dc <CHK_CMD+0xdf0>)
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <CHK_CMD+0xcca>
 80043b0:	f003 fa2c 	bl	800780c <RunToStopB>
 80043b4:	e01a      	b.n	80043ec <CHK_CMD+0xd00>
                chB_dStep5=(pmr.intenB/ dStep5)+ 1;
 80043b6:	4b45      	ldr	r3, [pc, #276]	; (80044cc <CHK_CMD+0xde0>)
 80043b8:	699a      	ldr	r2, [r3, #24]
 80043ba:	4b45      	ldr	r3, [pc, #276]	; (80044d0 <CHK_CMD+0xde4>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c2:	3301      	adds	r3, #1
 80043c4:	4a4d      	ldr	r2, [pc, #308]	; (80044fc <CHK_CMD+0xe10>)
 80043c6:	6013      	str	r3, [r2, #0]
                phase_1B_flag=0;
 80043c8:	4b4d      	ldr	r3, [pc, #308]	; (8004500 <CHK_CMD+0xe14>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	701a      	strb	r2, [r3, #0]
                phase_2B_flag=0;
 80043ce:	4b4d      	ldr	r3, [pc, #308]	; (8004504 <CHK_CMD+0xe18>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]
                phase_3B_flag=0;
 80043d4:	4b4c      	ldr	r3, [pc, #304]	; (8004508 <CHK_CMD+0xe1c>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	701a      	strb	r2, [r3, #0]
                phase_4B_flag=0;
 80043da:	4b47      	ldr	r3, [pc, #284]	; (80044f8 <CHK_CMD+0xe0c>)
 80043dc:	2200      	movs	r2, #0
 80043de:	701a      	strb	r2, [r3, #0]
                phase_5B_count=0;
 80043e0:	4b4a      	ldr	r3, [pc, #296]	; (800450c <CHK_CMD+0xe20>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
                phase_5B_flag=1;
 80043e6:	4b4a      	ldr	r3, [pc, #296]	; (8004510 <CHK_CMD+0xe24>)
 80043e8:	2201      	movs	r2, #1
 80043ea:	701a      	strb	r2, [r3, #0]
          pmr.uTime=0;
 80043ec:	4b37      	ldr	r3, [pc, #220]	; (80044cc <CHK_CMD+0xde0>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	719a      	strb	r2, [r3, #6]
          pmr.s1=0;
 80043f2:	4b36      	ldr	r3, [pc, #216]	; (80044cc <CHK_CMD+0xde0>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	71da      	strb	r2, [r3, #7]
          pmr.s2=0;
 80043f8:	4b34      	ldr	r3, [pc, #208]	; (80044cc <CHK_CMD+0xde0>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	721a      	strb	r2, [r3, #8]
          pmr.s3=0;
 80043fe:	4b33      	ldr	r3, [pc, #204]	; (80044cc <CHK_CMD+0xde0>)
 8004400:	2200      	movs	r2, #0
 8004402:	725a      	strb	r2, [r3, #9]
          pmr.s4=0;
 8004404:	4b31      	ldr	r3, [pc, #196]	; (80044cc <CHK_CMD+0xde0>)
 8004406:	2200      	movs	r2, #0
 8004408:	729a      	strb	r2, [r3, #10]
          pmr.s5=0;
 800440a:	4b30      	ldr	r3, [pc, #192]	; (80044cc <CHK_CMD+0xde0>)
 800440c:	2200      	movs	r2, #0
 800440e:	72da      	strb	r2, [r3, #11]
          pmr.sTime=0;
 8004410:	4b2e      	ldr	r3, [pc, #184]	; (80044cc <CHK_CMD+0xde0>)
 8004412:	2200      	movs	r2, #0
 8004414:	731a      	strb	r2, [r3, #12]
          pmr.dTime=0;
 8004416:	4b2d      	ldr	r3, [pc, #180]	; (80044cc <CHK_CMD+0xde0>)
 8004418:	2200      	movs	r2, #0
 800441a:	735a      	strb	r2, [r3, #13]
          pmr.oTime=0;
 800441c:	4b2b      	ldr	r3, [pc, #172]	; (80044cc <CHK_CMD+0xde0>)
 800441e:	2200      	movs	r2, #0
 8004420:	739a      	strb	r2, [r3, #14]
          pmr.intenA=0;
 8004422:	4b2a      	ldr	r3, [pc, #168]	; (80044cc <CHK_CMD+0xde0>)
 8004424:	2200      	movs	r2, #0
 8004426:	611a      	str	r2, [r3, #16]
          pmr.intenA_new=0;
 8004428:	4b28      	ldr	r3, [pc, #160]	; (80044cc <CHK_CMD+0xde0>)
 800442a:	2200      	movs	r2, #0
 800442c:	615a      	str	r2, [r3, #20]
          pmr.intenB=0;
 800442e:	4b27      	ldr	r3, [pc, #156]	; (80044cc <CHK_CMD+0xde0>)
 8004430:	2200      	movs	r2, #0
 8004432:	619a      	str	r2, [r3, #24]
          pmr.intenB_new=0;
 8004434:	4b25      	ldr	r3, [pc, #148]	; (80044cc <CHK_CMD+0xde0>)
 8004436:	2200      	movs	r2, #0
 8004438:	61da      	str	r2, [r3, #28]
          RunToStopVal();
 800443a:	f003 fa4b 	bl	80078d4 <RunToStopVal>
 800443e:	e1b5      	b.n	80047ac <CHK_CMD+0x10c0>
        else if(ChkBf[6]== 2)
 8004440:	79bb      	ldrb	r3, [r7, #6]
 8004442:	2b02      	cmp	r3, #2
 8004444:	d16e      	bne.n	8004524 <CHK_CMD+0xe38>
          if(use_debug) DBG_PRINT("recive: Run\r\n");
 8004446:	4b16      	ldr	r3, [pc, #88]	; (80044a0 <CHK_CMD+0xdb4>)
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <CHK_CMD+0xd68>
 800444e:	4831      	ldr	r0, [pc, #196]	; (8004514 <CHK_CMD+0xe28>)
 8004450:	f00f fff0 	bl	8014434 <puts>
          if(!SF1.bStatus11)
 8004454:	4b30      	ldr	r3, [pc, #192]	; (8004518 <CHK_CMD+0xe2c>)
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d108      	bne.n	8004474 <CHK_CMD+0xd88>
            Q_change_A(pmr.freq0);
 8004462:	4b1a      	ldr	r3, [pc, #104]	; (80044cc <CHK_CMD+0xde0>)
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f7fc ff72 	bl	8001350 <Q_change_A>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800446c:	2100      	movs	r1, #0
 800446e:	482b      	ldr	r0, [pc, #172]	; (800451c <CHK_CMD+0xe30>)
 8004470:	f00b fd4c 	bl	800ff0c <HAL_TIM_PWM_Start>
          if(!SF1.bStatus12)
 8004474:	4b28      	ldr	r3, [pc, #160]	; (8004518 <CHK_CMD+0xe2c>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d108      	bne.n	8004494 <CHK_CMD+0xda8>
            Q_change_B(pmr.freq0);
 8004482:	4b12      	ldr	r3, [pc, #72]	; (80044cc <CHK_CMD+0xde0>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f7fc ffb8 	bl	80013fc <Q_change_B>
            HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800448c:	2100      	movs	r1, #0
 800448e:	4824      	ldr	r0, [pc, #144]	; (8004520 <CHK_CMD+0xe34>)
 8004490:	f00b fd3c 	bl	800ff0c <HAL_TIM_PWM_Start>
          operation_flag=2;
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <CHK_CMD+0xdd4>)
 8004496:	2202      	movs	r2, #2
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	e187      	b.n	80047ac <CHK_CMD+0x10c0>
 800449c:	20000aa8 	.word	0x20000aa8
 80044a0:	20000aa6 	.word	0x20000aa6
 80044a4:	080155ec 	.word	0x080155ec
 80044a8:	20000956 	.word	0x20000956
 80044ac:	20000a8b 	.word	0x20000a8b
 80044b0:	080155fc 	.word	0x080155fc
 80044b4:	20000a9c 	.word	0x20000a9c
 80044b8:	20000ad1 	.word	0x20000ad1
 80044bc:	08015610 	.word	0x08015610
 80044c0:	2000083d 	.word	0x2000083d
 80044c4:	20000ad2 	.word	0x20000ad2
 80044c8:	20000b45 	.word	0x20000b45
 80044cc:	20000a60 	.word	0x20000a60
 80044d0:	20000b28 	.word	0x20000b28
 80044d4:	20000aa7 	.word	0x20000aa7
 80044d8:	20000a9d 	.word	0x20000a9d
 80044dc:	20000954 	.word	0x20000954
 80044e0:	200008a8 	.word	0x200008a8
 80044e4:	200008ae 	.word	0x200008ae
 80044e8:	2000080e 	.word	0x2000080e
 80044ec:	20000ad0 	.word	0x20000ad0
 80044f0:	2000094c 	.word	0x2000094c
 80044f4:	20000b11 	.word	0x20000b11
 80044f8:	20000923 	.word	0x20000923
 80044fc:	20000b00 	.word	0x20000b00
 8004500:	20000aa4 	.word	0x20000aa4
 8004504:	2000088c 	.word	0x2000088c
 8004508:	20000b10 	.word	0x20000b10
 800450c:	20000b30 	.word	0x20000b30
 8004510:	20000a24 	.word	0x20000a24
 8004514:	08015624 	.word	0x08015624
 8004518:	20000b3c 	.word	0x20000b3c
 800451c:	20000d9c 	.word	0x20000d9c
 8004520:	20000bc0 	.word	0x20000bc0
        else if(ChkBf[6]== 3)
 8004524:	79bb      	ldrb	r3, [r7, #6]
 8004526:	2b03      	cmp	r3, #3
 8004528:	f040 8140 	bne.w	80047ac <CHK_CMD+0x10c0>
          if(use_debug) DBG_PRINT("recive: Rest\r\n");
 800452c:	4ba5      	ldr	r3, [pc, #660]	; (80047c4 <CHK_CMD+0x10d8>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <CHK_CMD+0xe4e>
 8004534:	48a4      	ldr	r0, [pc, #656]	; (80047c8 <CHK_CMD+0x10dc>)
 8004536:	f00f ff7d 	bl	8014434 <puts>
          operation_flag=3;
 800453a:	4ba4      	ldr	r3, [pc, #656]	; (80047cc <CHK_CMD+0x10e0>)
 800453c:	2203      	movs	r2, #3
 800453e:	701a      	strb	r2, [r3, #0]
          dStep5=pmr.freq0;
 8004540:	4ba3      	ldr	r3, [pc, #652]	; (80047d0 <CHK_CMD+0x10e4>)
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	461a      	mov	r2, r3
 8004546:	4ba3      	ldr	r3, [pc, #652]	; (80047d4 <CHK_CMD+0x10e8>)
 8004548:	601a      	str	r2, [r3, #0]
          if((CH_LEFT!= REST_MODE)&& (CH_LEFT!= STOP_MODE)&& (pmr.intenA_new!= 0))
 800454a:	4ba3      	ldr	r3, [pc, #652]	; (80047d8 <CHK_CMD+0x10ec>)
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b05      	cmp	r3, #5
 8004552:	f000 8085 	beq.w	8004660 <CHK_CMD+0xf74>
 8004556:	4ba0      	ldr	r3, [pc, #640]	; (80047d8 <CHK_CMD+0x10ec>)
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d07f      	beq.n	8004660 <CHK_CMD+0xf74>
 8004560:	4b9b      	ldr	r3, [pc, #620]	; (80047d0 <CHK_CMD+0x10e4>)
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d07b      	beq.n	8004660 <CHK_CMD+0xf74>
            if((old_CH_L== PAUSE_MODE)&& (CH_LEFT== RUN_MODE)&& _next_step_) chA_DA_zero=1;
 8004568:	4b9c      	ldr	r3, [pc, #624]	; (80047dc <CHK_CMD+0x10f0>)
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b01      	cmp	r3, #1
 8004570:	d10c      	bne.n	800458c <CHK_CMD+0xea0>
 8004572:	4b99      	ldr	r3, [pc, #612]	; (80047d8 <CHK_CMD+0x10ec>)
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d107      	bne.n	800458c <CHK_CMD+0xea0>
 800457c:	4b98      	ldr	r3, [pc, #608]	; (80047e0 <CHK_CMD+0x10f4>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <CHK_CMD+0xea0>
 8004586:	4b97      	ldr	r3, [pc, #604]	; (80047e4 <CHK_CMD+0x10f8>)
 8004588:	2201      	movs	r2, #1
 800458a:	701a      	strb	r2, [r3, #0]
            old_CH_L=CH_LEFT;
 800458c:	4b92      	ldr	r3, [pc, #584]	; (80047d8 <CHK_CMD+0x10ec>)
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	b2da      	uxtb	r2, r3
 8004592:	4b92      	ldr	r3, [pc, #584]	; (80047dc <CHK_CMD+0x10f0>)
 8004594:	701a      	strb	r2, [r3, #0]
            CH_LEFT=REST_MODE;
 8004596:	4b90      	ldr	r3, [pc, #576]	; (80047d8 <CHK_CMD+0x10ec>)
 8004598:	2205      	movs	r2, #5
 800459a:	701a      	strb	r2, [r3, #0]
            if(use_debug) DBG_PRINT("CH_LEFT=REST_MODE\r\n");
 800459c:	4b89      	ldr	r3, [pc, #548]	; (80047c4 <CHK_CMD+0x10d8>)
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d002      	beq.n	80045aa <CHK_CMD+0xebe>
 80045a4:	4890      	ldr	r0, [pc, #576]	; (80047e8 <CHK_CMD+0x10fc>)
 80045a6:	f00f ff45 	bl	8014434 <puts>
            if(old_CH_L== PAUSE_MODE) RunToRest(CHANNEL_L);
 80045aa:	4b8c      	ldr	r3, [pc, #560]	; (80047dc <CHK_CMD+0x10f0>)
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d103      	bne.n	80045bc <CHK_CMD+0xed0>
 80045b4:	2001      	movs	r0, #1
 80045b6:	f003 fa9b 	bl	8007af0 <RunToRest>
 80045ba:	e051      	b.n	8004660 <CHK_CMD+0xf74>
            else if(phase_4A_flag== 1) RunToRest(CHANNEL_L);
 80045bc:	4b8b      	ldr	r3, [pc, #556]	; (80047ec <CHK_CMD+0x1100>)
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d103      	bne.n	80045cc <CHK_CMD+0xee0>
 80045c4:	2001      	movs	r0, #1
 80045c6:	f003 fa93 	bl	8007af0 <RunToRest>
 80045ca:	e049      	b.n	8004660 <CHK_CMD+0xf74>
            else if((_master_flag== CHANNEL_R)&& (old_CH_L== RUN_MODE)&& _next_step_)
 80045cc:	4b88      	ldr	r3, [pc, #544]	; (80047f0 <CHK_CMD+0x1104>)
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d110      	bne.n	80045f8 <CHK_CMD+0xf0c>
 80045d6:	4b81      	ldr	r3, [pc, #516]	; (80047dc <CHK_CMD+0x10f0>)
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d10b      	bne.n	80045f8 <CHK_CMD+0xf0c>
 80045e0:	4b7f      	ldr	r3, [pc, #508]	; (80047e0 <CHK_CMD+0x10f4>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d006      	beq.n	80045f8 <CHK_CMD+0xf0c>
              _next_step_=0;
 80045ea:	4b7d      	ldr	r3, [pc, #500]	; (80047e0 <CHK_CMD+0x10f4>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	701a      	strb	r2, [r3, #0]
              RunToRest(CHANNEL_L);
 80045f0:	2001      	movs	r0, #1
 80045f2:	f003 fa7d 	bl	8007af0 <RunToRest>
 80045f6:	e033      	b.n	8004660 <CHK_CMD+0xf74>
              if(pmr.intenA> CONSTANT_DA) chA_dStep5=((pmr.intenA- CONSTANT_DA)/ dStep5)+ 1;
 80045f8:	4b75      	ldr	r3, [pc, #468]	; (80047d0 <CHK_CMD+0x10e4>)
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	f240 5246 	movw	r2, #1350	; 0x546
 8004600:	4293      	cmp	r3, r2
 8004602:	d90b      	bls.n	800461c <CHK_CMD+0xf30>
 8004604:	4b72      	ldr	r3, [pc, #456]	; (80047d0 <CHK_CMD+0x10e4>)
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 800460c:	4b71      	ldr	r3, [pc, #452]	; (80047d4 <CHK_CMD+0x10e8>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	fbb2 f3f3 	udiv	r3, r2, r3
 8004614:	3301      	adds	r3, #1
 8004616:	4a77      	ldr	r2, [pc, #476]	; (80047f4 <CHK_CMD+0x1108>)
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e002      	b.n	8004622 <CHK_CMD+0xf36>
              else chA_dStep5=0;
 800461c:	4b75      	ldr	r3, [pc, #468]	; (80047f4 <CHK_CMD+0x1108>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
              if(old_CH_L== PAUSE_MODE) pmr.intenA=0;
 8004622:	4b6e      	ldr	r3, [pc, #440]	; (80047dc <CHK_CMD+0x10f0>)
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b01      	cmp	r3, #1
 800462a:	d103      	bne.n	8004634 <CHK_CMD+0xf48>
 800462c:	4b68      	ldr	r3, [pc, #416]	; (80047d0 <CHK_CMD+0x10e4>)
 800462e:	2200      	movs	r2, #0
 8004630:	611a      	str	r2, [r3, #16]
 8004632:	e003      	b.n	800463c <CHK_CMD+0xf50>
              else pmr.intenA=CONSTANT_DA;
 8004634:	4b66      	ldr	r3, [pc, #408]	; (80047d0 <CHK_CMD+0x10e4>)
 8004636:	f240 5246 	movw	r2, #1350	; 0x546
 800463a:	611a      	str	r2, [r3, #16]
              phase_1A_flag=0;
 800463c:	4b6e      	ldr	r3, [pc, #440]	; (80047f8 <CHK_CMD+0x110c>)
 800463e:	2200      	movs	r2, #0
 8004640:	701a      	strb	r2, [r3, #0]
              phase_2A_flag=0;
 8004642:	4b6e      	ldr	r3, [pc, #440]	; (80047fc <CHK_CMD+0x1110>)
 8004644:	2200      	movs	r2, #0
 8004646:	701a      	strb	r2, [r3, #0]
              phase_3A_flag=0;
 8004648:	4b6d      	ldr	r3, [pc, #436]	; (8004800 <CHK_CMD+0x1114>)
 800464a:	2200      	movs	r2, #0
 800464c:	701a      	strb	r2, [r3, #0]
              phase_4A_flag=0;
 800464e:	4b67      	ldr	r3, [pc, #412]	; (80047ec <CHK_CMD+0x1100>)
 8004650:	2200      	movs	r2, #0
 8004652:	701a      	strb	r2, [r3, #0]
              phase_5A_count=0;
 8004654:	4b6b      	ldr	r3, [pc, #428]	; (8004804 <CHK_CMD+0x1118>)
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]
              phase_5A_flag=1;
 800465a:	4b6b      	ldr	r3, [pc, #428]	; (8004808 <CHK_CMD+0x111c>)
 800465c:	2201      	movs	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]
          if((CH_RIGHT!= REST_MODE)&& (CH_RIGHT!= STOP_MODE)&& (pmr.intenB_new!= 0))
 8004660:	4b6a      	ldr	r3, [pc, #424]	; (800480c <CHK_CMD+0x1120>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b05      	cmp	r3, #5
 8004668:	f000 8085 	beq.w	8004776 <CHK_CMD+0x108a>
 800466c:	4b67      	ldr	r3, [pc, #412]	; (800480c <CHK_CMD+0x1120>)
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d07f      	beq.n	8004776 <CHK_CMD+0x108a>
 8004676:	4b56      	ldr	r3, [pc, #344]	; (80047d0 <CHK_CMD+0x10e4>)
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d07b      	beq.n	8004776 <CHK_CMD+0x108a>
            if((old_CH_R== PAUSE_MODE)&& (CH_RIGHT== RUN_MODE)&& _next_step_) chB_DA_zero=1;
 800467e:	4b64      	ldr	r3, [pc, #400]	; (8004810 <CHK_CMD+0x1124>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d10c      	bne.n	80046a2 <CHK_CMD+0xfb6>
 8004688:	4b60      	ldr	r3, [pc, #384]	; (800480c <CHK_CMD+0x1120>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d107      	bne.n	80046a2 <CHK_CMD+0xfb6>
 8004692:	4b53      	ldr	r3, [pc, #332]	; (80047e0 <CHK_CMD+0x10f4>)
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <CHK_CMD+0xfb6>
 800469c:	4b5d      	ldr	r3, [pc, #372]	; (8004814 <CHK_CMD+0x1128>)
 800469e:	2201      	movs	r2, #1
 80046a0:	701a      	strb	r2, [r3, #0]
            old_CH_R=CH_RIGHT;
 80046a2:	4b5a      	ldr	r3, [pc, #360]	; (800480c <CHK_CMD+0x1120>)
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	4b59      	ldr	r3, [pc, #356]	; (8004810 <CHK_CMD+0x1124>)
 80046aa:	701a      	strb	r2, [r3, #0]
            CH_RIGHT=REST_MODE;
 80046ac:	4b57      	ldr	r3, [pc, #348]	; (800480c <CHK_CMD+0x1120>)
 80046ae:	2205      	movs	r2, #5
 80046b0:	701a      	strb	r2, [r3, #0]
            if(use_debug) DBG_PRINT("CH_RIGHT=REST_MODE\r\n");
 80046b2:	4b44      	ldr	r3, [pc, #272]	; (80047c4 <CHK_CMD+0x10d8>)
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <CHK_CMD+0xfd4>
 80046ba:	4857      	ldr	r0, [pc, #348]	; (8004818 <CHK_CMD+0x112c>)
 80046bc:	f00f feba 	bl	8014434 <puts>
            if(old_CH_R== PAUSE_MODE) RunToRest(CHANNEL_R);
 80046c0:	4b53      	ldr	r3, [pc, #332]	; (8004810 <CHK_CMD+0x1124>)
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d103      	bne.n	80046d2 <CHK_CMD+0xfe6>
 80046ca:	2002      	movs	r0, #2
 80046cc:	f003 fa10 	bl	8007af0 <RunToRest>
 80046d0:	e051      	b.n	8004776 <CHK_CMD+0x108a>
            else if(phase_4B_flag== 1) RunToRest(CHANNEL_R);
 80046d2:	4b52      	ldr	r3, [pc, #328]	; (800481c <CHK_CMD+0x1130>)
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d103      	bne.n	80046e2 <CHK_CMD+0xff6>
 80046da:	2002      	movs	r0, #2
 80046dc:	f003 fa08 	bl	8007af0 <RunToRest>
 80046e0:	e049      	b.n	8004776 <CHK_CMD+0x108a>
            else if((_master_flag== CHANNEL_L)&& (old_CH_R== RUN_MODE)&& _next_step_)
 80046e2:	4b43      	ldr	r3, [pc, #268]	; (80047f0 <CHK_CMD+0x1104>)
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d110      	bne.n	800470e <CHK_CMD+0x1022>
 80046ec:	4b48      	ldr	r3, [pc, #288]	; (8004810 <CHK_CMD+0x1124>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d10b      	bne.n	800470e <CHK_CMD+0x1022>
 80046f6:	4b3a      	ldr	r3, [pc, #232]	; (80047e0 <CHK_CMD+0x10f4>)
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d006      	beq.n	800470e <CHK_CMD+0x1022>
              _next_step_=0;
 8004700:	4b37      	ldr	r3, [pc, #220]	; (80047e0 <CHK_CMD+0x10f4>)
 8004702:	2200      	movs	r2, #0
 8004704:	701a      	strb	r2, [r3, #0]
              RunToRest(CHANNEL_R);
 8004706:	2002      	movs	r0, #2
 8004708:	f003 f9f2 	bl	8007af0 <RunToRest>
 800470c:	e033      	b.n	8004776 <CHK_CMD+0x108a>
              if(pmr.intenB> CONSTANT_DA) chB_dStep5=((pmr.intenB- CONSTANT_DA)/ dStep5)+ 1;
 800470e:	4b30      	ldr	r3, [pc, #192]	; (80047d0 <CHK_CMD+0x10e4>)
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	f240 5246 	movw	r2, #1350	; 0x546
 8004716:	4293      	cmp	r3, r2
 8004718:	d90b      	bls.n	8004732 <CHK_CMD+0x1046>
 800471a:	4b2d      	ldr	r3, [pc, #180]	; (80047d0 <CHK_CMD+0x10e4>)
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8004722:	4b2c      	ldr	r3, [pc, #176]	; (80047d4 <CHK_CMD+0x10e8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	3301      	adds	r3, #1
 800472c:	4a3c      	ldr	r2, [pc, #240]	; (8004820 <CHK_CMD+0x1134>)
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	e002      	b.n	8004738 <CHK_CMD+0x104c>
              else chB_dStep5=0;
 8004732:	4b3b      	ldr	r3, [pc, #236]	; (8004820 <CHK_CMD+0x1134>)
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]
              if(old_CH_R== PAUSE_MODE) pmr.intenB=0;
 8004738:	4b35      	ldr	r3, [pc, #212]	; (8004810 <CHK_CMD+0x1124>)
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b01      	cmp	r3, #1
 8004740:	d103      	bne.n	800474a <CHK_CMD+0x105e>
 8004742:	4b23      	ldr	r3, [pc, #140]	; (80047d0 <CHK_CMD+0x10e4>)
 8004744:	2200      	movs	r2, #0
 8004746:	619a      	str	r2, [r3, #24]
 8004748:	e003      	b.n	8004752 <CHK_CMD+0x1066>
              else pmr.intenB=CONSTANT_DA;
 800474a:	4b21      	ldr	r3, [pc, #132]	; (80047d0 <CHK_CMD+0x10e4>)
 800474c:	f240 5246 	movw	r2, #1350	; 0x546
 8004750:	619a      	str	r2, [r3, #24]
              phase_1B_flag=0;
 8004752:	4b34      	ldr	r3, [pc, #208]	; (8004824 <CHK_CMD+0x1138>)
 8004754:	2200      	movs	r2, #0
 8004756:	701a      	strb	r2, [r3, #0]
              phase_2B_flag=0;
 8004758:	4b33      	ldr	r3, [pc, #204]	; (8004828 <CHK_CMD+0x113c>)
 800475a:	2200      	movs	r2, #0
 800475c:	701a      	strb	r2, [r3, #0]
              phase_3B_flag=0;
 800475e:	4b33      	ldr	r3, [pc, #204]	; (800482c <CHK_CMD+0x1140>)
 8004760:	2200      	movs	r2, #0
 8004762:	701a      	strb	r2, [r3, #0]
              phase_4B_flag=0;
 8004764:	4b2d      	ldr	r3, [pc, #180]	; (800481c <CHK_CMD+0x1130>)
 8004766:	2200      	movs	r2, #0
 8004768:	701a      	strb	r2, [r3, #0]
              phase_5B_count=0;
 800476a:	4b31      	ldr	r3, [pc, #196]	; (8004830 <CHK_CMD+0x1144>)
 800476c:	2200      	movs	r2, #0
 800476e:	601a      	str	r2, [r3, #0]
              phase_5B_flag=1;
 8004770:	4b30      	ldr	r3, [pc, #192]	; (8004834 <CHK_CMD+0x1148>)
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
          pmr.uTime=0;
 8004776:	4b16      	ldr	r3, [pc, #88]	; (80047d0 <CHK_CMD+0x10e4>)
 8004778:	2200      	movs	r2, #0
 800477a:	719a      	strb	r2, [r3, #6]
          pmr.s1=0;
 800477c:	4b14      	ldr	r3, [pc, #80]	; (80047d0 <CHK_CMD+0x10e4>)
 800477e:	2200      	movs	r2, #0
 8004780:	71da      	strb	r2, [r3, #7]
          pmr.s2=0;
 8004782:	4b13      	ldr	r3, [pc, #76]	; (80047d0 <CHK_CMD+0x10e4>)
 8004784:	2200      	movs	r2, #0
 8004786:	721a      	strb	r2, [r3, #8]
          pmr.s3=0;
 8004788:	4b11      	ldr	r3, [pc, #68]	; (80047d0 <CHK_CMD+0x10e4>)
 800478a:	2200      	movs	r2, #0
 800478c:	725a      	strb	r2, [r3, #9]
          pmr.s4=0;
 800478e:	4b10      	ldr	r3, [pc, #64]	; (80047d0 <CHK_CMD+0x10e4>)
 8004790:	2200      	movs	r2, #0
 8004792:	729a      	strb	r2, [r3, #10]
          pmr.s5=0;
 8004794:	4b0e      	ldr	r3, [pc, #56]	; (80047d0 <CHK_CMD+0x10e4>)
 8004796:	2200      	movs	r2, #0
 8004798:	72da      	strb	r2, [r3, #11]
          pmr.sTime=0;
 800479a:	4b0d      	ldr	r3, [pc, #52]	; (80047d0 <CHK_CMD+0x10e4>)
 800479c:	2200      	movs	r2, #0
 800479e:	731a      	strb	r2, [r3, #12]
          pmr.dTime=0;
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <CHK_CMD+0x10e4>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	735a      	strb	r2, [r3, #13]
          pmr.oTime=0;
 80047a6:	4b0a      	ldr	r3, [pc, #40]	; (80047d0 <CHK_CMD+0x10e4>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	739a      	strb	r2, [r3, #14]
        SEND_1BYTE(CMD_RUN, _uart.reply);
 80047ac:	4b22      	ldr	r3, [pc, #136]	; (8004838 <CHK_CMD+0x114c>)
 80047ae:	785b      	ldrb	r3, [r3, #1]
 80047b0:	4619      	mov	r1, r3
 80047b2:	2052      	movs	r0, #82	; 0x52
 80047b4:	f7fe f8c2 	bl	800293c <SEND_1BYTE>
        break;
 80047b8:	e0a5      	b.n	8004906 <CHK_CMD+0x121a>
        sendStatus=0;
 80047ba:	4b20      	ldr	r3, [pc, #128]	; (800483c <CHK_CMD+0x1150>)
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
        break;
 80047c0:	e0a1      	b.n	8004906 <CHK_CMD+0x121a>
 80047c2:	bf00      	nop
 80047c4:	20000aa6 	.word	0x20000aa6
 80047c8:	08015634 	.word	0x08015634
 80047cc:	2000083d 	.word	0x2000083d
 80047d0:	20000a60 	.word	0x20000a60
 80047d4:	20000b28 	.word	0x20000b28
 80047d8:	20000956 	.word	0x20000956
 80047dc:	20000a8b 	.word	0x20000a8b
 80047e0:	20000b05 	.word	0x20000b05
 80047e4:	20000907 	.word	0x20000907
 80047e8:	08015644 	.word	0x08015644
 80047ec:	20000aa7 	.word	0x20000aa7
 80047f0:	20000a9d 	.word	0x20000a9d
 80047f4:	200008a8 	.word	0x200008a8
 80047f8:	200008ae 	.word	0x200008ae
 80047fc:	2000080e 	.word	0x2000080e
 8004800:	20000ad0 	.word	0x20000ad0
 8004804:	2000094c 	.word	0x2000094c
 8004808:	20000b11 	.word	0x20000b11
 800480c:	20000a9c 	.word	0x20000a9c
 8004810:	20000ad1 	.word	0x20000ad1
 8004814:	2000083c 	.word	0x2000083c
 8004818:	08015658 	.word	0x08015658
 800481c:	20000923 	.word	0x20000923
 8004820:	20000b00 	.word	0x20000b00
 8004824:	20000aa4 	.word	0x20000aa4
 8004828:	2000088c 	.word	0x2000088c
 800482c:	20000b10 	.word	0x20000b10
 8004830:	20000b30 	.word	0x20000b30
 8004834:	20000a24 	.word	0x20000a24
 8004838:	20000ad8 	.word	0x20000ad8
 800483c:	200008e4 	.word	0x200008e4
        GUI_CMD=CMD_TEMPER;
 8004840:	4b33      	ldr	r3, [pc, #204]	; (8004910 <CHK_CMD+0x1224>)
 8004842:	2254      	movs	r2, #84	; 0x54
 8004844:	701a      	strb	r2, [r3, #0]
        if(countTemp> 0) countTemp--;
 8004846:	4b33      	ldr	r3, [pc, #204]	; (8004914 <CHK_CMD+0x1228>)
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d006      	beq.n	800485c <CHK_CMD+0x1170>
 800484e:	4b31      	ldr	r3, [pc, #196]	; (8004914 <CHK_CMD+0x1228>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	3b01      	subs	r3, #1
 8004854:	b2da      	uxtb	r2, r3
 8004856:	4b2f      	ldr	r3, [pc, #188]	; (8004914 <CHK_CMD+0x1228>)
 8004858:	701a      	strb	r2, [r3, #0]
        break;
 800485a:	e051      	b.n	8004900 <CHK_CMD+0x1214>
        else if(countTemp== 0) commErr=RESET;
 800485c:	4b2d      	ldr	r3, [pc, #180]	; (8004914 <CHK_CMD+0x1228>)
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d14d      	bne.n	8004900 <CHK_CMD+0x1214>
 8004864:	4b2c      	ldr	r3, [pc, #176]	; (8004918 <CHK_CMD+0x122c>)
 8004866:	2200      	movs	r2, #0
 8004868:	701a      	strb	r2, [r3, #0]
        break;
 800486a:	e049      	b.n	8004900 <CHK_CMD+0x1214>
        GUI_CMD=CMD_VERSION;
 800486c:	4b28      	ldr	r3, [pc, #160]	; (8004910 <CHK_CMD+0x1224>)
 800486e:	2256      	movs	r2, #86	; 0x56
 8004870:	701a      	strb	r2, [r3, #0]
        ver_count++;
 8004872:	4b2a      	ldr	r3, [pc, #168]	; (800491c <CHK_CMD+0x1230>)
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	3301      	adds	r3, #1
 8004878:	b2da      	uxtb	r2, r3
 800487a:	4b28      	ldr	r3, [pc, #160]	; (800491c <CHK_CMD+0x1230>)
 800487c:	701a      	strb	r2, [r3, #0]
        if(ver_count> 2)
 800487e:	4b27      	ldr	r3, [pc, #156]	; (800491c <CHK_CMD+0x1230>)
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d93e      	bls.n	8004904 <CHK_CMD+0x1218>
          PSC_Version1=999;
 8004886:	4b26      	ldr	r3, [pc, #152]	; (8004920 <CHK_CMD+0x1234>)
 8004888:	f240 32e7 	movw	r2, #999	; 0x3e7
 800488c:	601a      	str	r2, [r3, #0]
          PSC_Version2=999;
 800488e:	4b25      	ldr	r3, [pc, #148]	; (8004924 <CHK_CMD+0x1238>)
 8004890:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004894:	601a      	str	r2, [r3, #0]
          SEND_VERSION();
 8004896:	f7fe fc25 	bl	80030e4 <SEND_VERSION>
          ver_count=0;
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <CHK_CMD+0x1230>)
 800489c:	2200      	movs	r2, #0
 800489e:	701a      	strb	r2, [r3, #0]
          PSC_Version1=0;
 80048a0:	4b1f      	ldr	r3, [pc, #124]	; (8004920 <CHK_CMD+0x1234>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
          PSC_Version2=0;
 80048a6:	4b1f      	ldr	r3, [pc, #124]	; (8004924 <CHK_CMD+0x1238>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]
          if(use_debug) DBG_PRINT("reply VERSION, but PSC not normal\r\n");
 80048ac:	4b1e      	ldr	r3, [pc, #120]	; (8004928 <CHK_CMD+0x123c>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <CHK_CMD+0x11ce>
 80048b4:	481d      	ldr	r0, [pc, #116]	; (800492c <CHK_CMD+0x1240>)
 80048b6:	f00f fdbd 	bl	8014434 <puts>
          if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_4))
 80048ba:	2110      	movs	r1, #16
 80048bc:	481c      	ldr	r0, [pc, #112]	; (8004930 <CHK_CMD+0x1244>)
 80048be:	f7fd ff58 	bl	8002772 <LL_GPIO_IsInputPinSet>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01d      	beq.n	8004904 <CHK_CMD+0x1218>
            if(PSC_VerCheck1== 1) EF1.bError17=1;
 80048c8:	4b1a      	ldr	r3, [pc, #104]	; (8004934 <CHK_CMD+0x1248>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d104      	bne.n	80048da <CHK_CMD+0x11ee>
 80048d0:	4a19      	ldr	r2, [pc, #100]	; (8004938 <CHK_CMD+0x124c>)
 80048d2:	7813      	ldrb	r3, [r2, #0]
 80048d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048d8:	7013      	strb	r3, [r2, #0]
            if(PSC_VerCheck2== 1) EF1.bError18=1;
 80048da:	4b18      	ldr	r3, [pc, #96]	; (800493c <CHK_CMD+0x1250>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d110      	bne.n	8004904 <CHK_CMD+0x1218>
 80048e2:	4a15      	ldr	r2, [pc, #84]	; (8004938 <CHK_CMD+0x124c>)
 80048e4:	7813      	ldrb	r3, [r2, #0]
 80048e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048ea:	7013      	strb	r3, [r2, #0]
        break;
 80048ec:	e00a      	b.n	8004904 <CHK_CMD+0x1218>
        GUI_CMD=CMD_undefine;
 80048ee:	4b08      	ldr	r3, [pc, #32]	; (8004910 <CHK_CMD+0x1224>)
 80048f0:	225a      	movs	r2, #90	; 0x5a
 80048f2:	701a      	strb	r2, [r3, #0]
        break;
 80048f4:	bf00      	nop
 80048f6:	e006      	b.n	8004906 <CHK_CMD+0x121a>
        break;
 80048f8:	bf00      	nop
 80048fa:	e004      	b.n	8004906 <CHK_CMD+0x121a>
        break;
 80048fc:	bf00      	nop
 80048fe:	e002      	b.n	8004906 <CHK_CMD+0x121a>
        break;
 8004900:	bf00      	nop
 8004902:	e000      	b.n	8004906 <CHK_CMD+0x121a>
        break;
 8004904:	bf00      	nop
}
 8004906:	bf00      	nop
 8004908:	372c      	adds	r7, #44	; 0x2c
 800490a:	46bd      	mov	sp, r7
 800490c:	bd90      	pop	{r4, r7, pc}
 800490e:	bf00      	nop
 8004910:	20000aa8 	.word	0x20000aa8
 8004914:	20000b41 	.word	0x20000b41
 8004918:	2000080f 	.word	0x2000080f
 800491c:	20000810 	.word	0x20000810
 8004920:	20000b64 	.word	0x20000b64
 8004924:	20000b68 	.word	0x20000b68
 8004928:	20000aa6 	.word	0x20000aa6
 800492c:	0801566c 	.word	0x0801566c
 8004930:	48000400 	.word	0x48000400
 8004934:	20000b48 	.word	0x20000b48
 8004938:	20000b40 	.word	0x20000b40
 800493c:	20000a5c 	.word	0x20000a5c

08004940 <_send_response3>:

//------------------------------------------------------------------------------
// UART2 ROUTINE : PSC 1
//------------------------------------------------------------------------------
void _send_response3(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  tx3_done=0;
 8004944:	4b09      	ldr	r3, [pc, #36]	; (800496c <_send_response3+0x2c>)
 8004946:	2200      	movs	r2, #0
 8004948:	701a      	strb	r2, [r3, #0]

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, txlen3);
 800494a:	4b09      	ldr	r3, [pc, #36]	; (8004970 <_send_response3+0x30>)
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	461a      	mov	r2, r3
 8004950:	2103      	movs	r1, #3
 8004952:	4808      	ldr	r0, [pc, #32]	; (8004974 <_send_response3+0x34>)
 8004954:	f7fd fec8 	bl	80026e8 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  LL_USART_EnableDMAReq_TX(USART3);
 8004958:	4807      	ldr	r0, [pc, #28]	; (8004978 <_send_response3+0x38>)
 800495a:	f7fd feeb 	bl	8002734 <LL_USART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
 800495e:	2103      	movs	r1, #3
 8004960:	4804      	ldr	r0, [pc, #16]	; (8004974 <_send_response3+0x34>)
 8004962:	f7fd fe7d 	bl	8002660 <LL_DMA_EnableChannel>
}
 8004966:	bf00      	nop
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	20000021 	.word	0x20000021
 8004970:	20000b18 	.word	0x20000b18
 8004974:	40020000 	.word	0x40020000
 8004978:	40004800 	.word	0x40004800

0800497c <DMA1_Channel4_TransmitCplt_Callback>:
 * @brief  Function called at completion of last byte transmission
 * @param  None
 * @retval None
 */
void DMA1_Channel4_TransmitCplt_Callback()
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Disable DMA Channel Tx */
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
 8004980:	2103      	movs	r1, #3
 8004982:	4809      	ldr	r0, [pc, #36]	; (80049a8 <DMA1_Channel4_TransmitCplt_Callback+0x2c>)
 8004984:	f7fd fe8e 	bl	80026a4 <LL_DMA_DisableChannel>

  /* Clear buffer at end of transfer : Tx sequence completed successfully */
  memset(tbuf3, 0, sizeof(tbuf3));
 8004988:	2214      	movs	r2, #20
 800498a:	2100      	movs	r1, #0
 800498c:	4807      	ldr	r0, [pc, #28]	; (80049ac <DMA1_Channel4_TransmitCplt_Callback+0x30>)
 800498e:	f00f fc18 	bl	80141c2 <memset>
  memset(tempbuf3, 0, sizeof(tempbuf3));
 8004992:	2214      	movs	r2, #20
 8004994:	2100      	movs	r1, #0
 8004996:	4806      	ldr	r0, [pc, #24]	; (80049b0 <DMA1_Channel4_TransmitCplt_Callback+0x34>)
 8004998:	f00f fc13 	bl	80141c2 <memset>

  tx3_done=1;
 800499c:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <DMA1_Channel4_TransmitCplt_Callback+0x38>)
 800499e:	2201      	movs	r2, #1
 80049a0:	701a      	strb	r2, [r3, #0]
}
 80049a2:	bf00      	nop
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40020000 	.word	0x40020000
 80049ac:	20000a40 	.word	0x20000a40
 80049b0:	20000ae0 	.word	0x20000ae0
 80049b4:	20000021 	.word	0x20000021

080049b8 <DLE_encryption3>:

void DLE_encryption3(uint8_t *s, uint32_t len)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint8_t j=0, i=0;
 80049c2:	2300      	movs	r3, #0
 80049c4:	73fb      	strb	r3, [r7, #15]
 80049c6:	2300      	movs	r3, #0
 80049c8:	73bb      	strb	r3, [r7, #14]

  while(len--)
 80049ca:	e03a      	b.n	8004a42 <DLE_encryption3+0x8a>
  {
    if((s[i]== STX)|| (s[i]== ETX)|| (s[i]== DLE))
 80049cc:	7bbb      	ldrb	r3, [r7, #14]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4413      	add	r3, r2
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d00b      	beq.n	80049f0 <DLE_encryption3+0x38>
 80049d8:	7bbb      	ldrb	r3, [r7, #14]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	4413      	add	r3, r2
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	2b03      	cmp	r3, #3
 80049e2:	d005      	beq.n	80049f0 <DLE_encryption3+0x38>
 80049e4:	7bbb      	ldrb	r3, [r7, #14]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	4413      	add	r3, r2
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	2b10      	cmp	r3, #16
 80049ee:	d11b      	bne.n	8004a28 <DLE_encryption3+0x70>
    {
      if(i> 1)
 80049f0:	7bbb      	ldrb	r3, [r7, #14]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d910      	bls.n	8004a18 <DLE_encryption3+0x60>
      {
        tbuf3[j]=DLE;
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
 80049f8:	4a19      	ldr	r2, [pc, #100]	; (8004a60 <DLE_encryption3+0xa8>)
 80049fa:	2110      	movs	r1, #16
 80049fc:	54d1      	strb	r1, [r2, r3]
        j++;
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	3301      	adds	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
        tbuf3[j]=s[i]+ 0x40;
 8004a04:	7bbb      	ldrb	r3, [r7, #14]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
 8004a0e:	3240      	adds	r2, #64	; 0x40
 8004a10:	b2d1      	uxtb	r1, r2
 8004a12:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <DLE_encryption3+0xa8>)
 8004a14:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 8004a16:	e00e      	b.n	8004a36 <DLE_encryption3+0x7e>
      }
      else tbuf3[j]=s[i];
 8004a18:	7bbb      	ldrb	r3, [r7, #14]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	441a      	add	r2, r3
 8004a1e:	7bfb      	ldrb	r3, [r7, #15]
 8004a20:	7811      	ldrb	r1, [r2, #0]
 8004a22:	4a0f      	ldr	r2, [pc, #60]	; (8004a60 <DLE_encryption3+0xa8>)
 8004a24:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 8004a26:	e006      	b.n	8004a36 <DLE_encryption3+0x7e>
    }
    else tbuf3[j]=s[i];
 8004a28:	7bbb      	ldrb	r3, [r7, #14]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	441a      	add	r2, r3
 8004a2e:	7bfb      	ldrb	r3, [r7, #15]
 8004a30:	7811      	ldrb	r1, [r2, #0]
 8004a32:	4a0b      	ldr	r2, [pc, #44]	; (8004a60 <DLE_encryption3+0xa8>)
 8004a34:	54d1      	strb	r1, [r2, r3]
    i++;
 8004a36:	7bbb      	ldrb	r3, [r7, #14]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	73bb      	strb	r3, [r7, #14]
    j++;
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	73fb      	strb	r3, [r7, #15]
  while(len--)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	1e5a      	subs	r2, r3, #1
 8004a46:	603a      	str	r2, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1bf      	bne.n	80049cc <DLE_encryption3+0x14>
  }

  txlen3=j;
 8004a4c:	4a05      	ldr	r2, [pc, #20]	; (8004a64 <DLE_encryption3+0xac>)
 8004a4e:	7bfb      	ldrb	r3, [r7, #15]
 8004a50:	7013      	strb	r3, [r2, #0]
}
 8004a52:	bf00      	nop
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	20000a40 	.word	0x20000a40
 8004a64:	20000b18 	.word	0x20000b18

08004a68 <_send_cmd3>:

void _send_cmd3(uint8_t name)
{
 8004a68:	b590      	push	{r4, r7, lr}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	71fb      	strb	r3, [r7, #7]
  uint8_t TL=0;
 8004a72:	2300      	movs	r3, #0
 8004a74:	73fb      	strb	r3, [r7, #15]

  buflen3=0;
 8004a76:	4b30      	ldr	r3, [pc, #192]	; (8004b38 <_send_cmd3+0xd0>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	701a      	strb	r2, [r3, #0]
  tempbuf3[buflen3++]=STX;
 8004a7c:	4b2e      	ldr	r3, [pc, #184]	; (8004b38 <_send_cmd3+0xd0>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	b2d1      	uxtb	r1, r2
 8004a84:	4a2c      	ldr	r2, [pc, #176]	; (8004b38 <_send_cmd3+0xd0>)
 8004a86:	7011      	strb	r1, [r2, #0]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	4b2c      	ldr	r3, [pc, #176]	; (8004b3c <_send_cmd3+0xd4>)
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	5499      	strb	r1, [r3, r2]
  tempbuf3[buflen3++]='p';
 8004a90:	4b29      	ldr	r3, [pc, #164]	; (8004b38 <_send_cmd3+0xd0>)
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	b2d1      	uxtb	r1, r2
 8004a98:	4a27      	ldr	r2, [pc, #156]	; (8004b38 <_send_cmd3+0xd0>)
 8004a9a:	7011      	strb	r1, [r2, #0]
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	4b27      	ldr	r3, [pc, #156]	; (8004b3c <_send_cmd3+0xd4>)
 8004aa0:	2170      	movs	r1, #112	; 0x70
 8004aa2:	5499      	strb	r1, [r3, r2]
  tempbuf3[buflen3++]=0x01;
 8004aa4:	4b24      	ldr	r3, [pc, #144]	; (8004b38 <_send_cmd3+0xd0>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	b2d1      	uxtb	r1, r2
 8004aac:	4a22      	ldr	r2, [pc, #136]	; (8004b38 <_send_cmd3+0xd0>)
 8004aae:	7011      	strb	r1, [r2, #0]
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	4b22      	ldr	r3, [pc, #136]	; (8004b3c <_send_cmd3+0xd4>)
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	5499      	strb	r1, [r3, r2]
  tempbuf3[buflen3++]=name;
 8004ab8:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <_send_cmd3+0xd0>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	1c5a      	adds	r2, r3, #1
 8004abe:	b2d1      	uxtb	r1, r2
 8004ac0:	4a1d      	ldr	r2, [pc, #116]	; (8004b38 <_send_cmd3+0xd0>)
 8004ac2:	7011      	strb	r1, [r2, #0]
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4a1d      	ldr	r2, [pc, #116]	; (8004b3c <_send_cmd3+0xd4>)
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	5453      	strb	r3, [r2, r1]

  if(tx3_done)
 8004acc:	4b1c      	ldr	r3, [pc, #112]	; (8004b40 <_send_cmd3+0xd8>)
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d028      	beq.n	8004b28 <_send_cmd3+0xc0>
  {
    DLE_encryption3(tempbuf3, buflen3);
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <_send_cmd3+0xd0>)
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	4619      	mov	r1, r3
 8004adc:	4817      	ldr	r0, [pc, #92]	; (8004b3c <_send_cmd3+0xd4>)
 8004ade:	f7ff ff6b 	bl	80049b8 <DLE_encryption3>
    tbuf3[txlen3++]=ETX;
 8004ae2:	4b18      	ldr	r3, [pc, #96]	; (8004b44 <_send_cmd3+0xdc>)
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	b2d1      	uxtb	r1, r2
 8004aea:	4a16      	ldr	r2, [pc, #88]	; (8004b44 <_send_cmd3+0xdc>)
 8004aec:	7011      	strb	r1, [r2, #0]
 8004aee:	461a      	mov	r2, r3
 8004af0:	4b15      	ldr	r3, [pc, #84]	; (8004b48 <_send_cmd3+0xe0>)
 8004af2:	2103      	movs	r1, #3
 8004af4:	5499      	strb	r1, [r3, r2]
    TL=txlen3;
 8004af6:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <_send_cmd3+0xdc>)
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	73fb      	strb	r3, [r7, #15]
    tbuf3[txlen3++]=BCC_chk(tbuf3, TL);
 8004afc:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <_send_cmd3+0xdc>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	b2d1      	uxtb	r1, r2
 8004b04:	4a0f      	ldr	r2, [pc, #60]	; (8004b44 <_send_cmd3+0xdc>)
 8004b06:	7011      	strb	r1, [r2, #0]
 8004b08:	461c      	mov	r4, r3
 8004b0a:	7bfb      	ldrb	r3, [r7, #15]
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	480e      	ldr	r0, [pc, #56]	; (8004b48 <_send_cmd3+0xe0>)
 8004b10:	f7fd fe60 	bl	80027d4 <BCC_chk>
 8004b14:	4603      	mov	r3, r0
 8004b16:	461a      	mov	r2, r3
 8004b18:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <_send_cmd3+0xe0>)
 8004b1a:	551a      	strb	r2, [r3, r4]
    tx_rp3=0;
 8004b1c:	4b0b      	ldr	r3, [pc, #44]	; (8004b4c <_send_cmd3+0xe4>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	701a      	strb	r2, [r3, #0]
    _send_response3();
 8004b22:	f7ff ff0d 	bl	8004940 <_send_response3>
  }
  else DBG_PRINT("tx3 sending...1\r\n");
}
 8004b26:	e002      	b.n	8004b2e <_send_cmd3+0xc6>
  else DBG_PRINT("tx3 sending...1\r\n");
 8004b28:	4809      	ldr	r0, [pc, #36]	; (8004b50 <_send_cmd3+0xe8>)
 8004b2a:	f00f fc83 	bl	8014434 <puts>
}
 8004b2e:	bf00      	nop
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd90      	pop	{r4, r7, pc}
 8004b36:	bf00      	nop
 8004b38:	200008ad 	.word	0x200008ad
 8004b3c:	20000ae0 	.word	0x20000ae0
 8004b40:	20000021 	.word	0x20000021
 8004b44:	20000b18 	.word	0x20000b18
 8004b48:	20000a40 	.word	0x20000a40
 8004b4c:	20000a8d 	.word	0x20000a8d
 8004b50:	08015690 	.word	0x08015690

08004b54 <DMA1_Channel3_ReceiveCplt_Callback>:
  }
  else DBG_PRINT("tx3 sending...2\r\n");
}

void DMA1_Channel3_ReceiveCplt_Callback()
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
  uint8_t rxbuf=DMA_USART3_buf[0];
 8004b5a:	4b43      	ldr	r3, [pc, #268]	; (8004c68 <DMA1_Channel3_ReceiveCplt_Callback+0x114>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	71fb      	strb	r3, [r7, #7]
  static uint8_t dle_flag3=0, etx_flag3=0;

  bcc_check_buffer3=rxbuf;
 8004b60:	4a42      	ldr	r2, [pc, #264]	; (8004c6c <DMA1_Channel3_ReceiveCplt_Callback+0x118>)
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	7013      	strb	r3, [r2, #0]

  if(rxlen3< rx_buff_size3)
 8004b66:	4b42      	ldr	r3, [pc, #264]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	2b13      	cmp	r3, #19
 8004b6c:	d878      	bhi.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
  {
    if(rxlen3== 0)
 8004b6e:	4b40      	ldr	r3, [pc, #256]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10e      	bne.n	8004b94 <DMA1_Channel3_ReceiveCplt_Callback+0x40>
    {
      if((rxbuf!= STX)&& (rxbuf!= ACK)&& (rxbuf!= NAK))
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d00b      	beq.n	8004b94 <DMA1_Channel3_ReceiveCplt_Callback+0x40>
 8004b7c:	79fb      	ldrb	r3, [r7, #7]
 8004b7e:	2b06      	cmp	r3, #6
 8004b80:	d008      	beq.n	8004b94 <DMA1_Channel3_ReceiveCplt_Callback+0x40>
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	2b15      	cmp	r3, #21
 8004b86:	d005      	beq.n	8004b94 <DMA1_Channel3_ReceiveCplt_Callback+0x40>
      {
        memset(rbuf3, 0, sizeof(rbuf3));
 8004b88:	2214      	movs	r2, #20
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	4839      	ldr	r0, [pc, #228]	; (8004c74 <DMA1_Channel3_ReceiveCplt_Callback+0x120>)
 8004b8e:	f00f fb18 	bl	80141c2 <memset>

        return;
 8004b92:	e065      	b.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
      }
    }

    if(etx_flag3)
 8004b94:	4b38      	ldr	r3, [pc, #224]	; (8004c78 <DMA1_Channel3_ReceiveCplt_Callback+0x124>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d012      	beq.n	8004bc2 <DMA1_Channel3_ReceiveCplt_Callback+0x6e>
    {
      etx_flag3=RESET;
 8004b9c:	4b36      	ldr	r3, [pc, #216]	; (8004c78 <DMA1_Channel3_ReceiveCplt_Callback+0x124>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	701a      	strb	r2, [r3, #0]

      if(bccchk3!= bcc_check_buffer3) _bit_txnak3=SET;
 8004ba2:	4b36      	ldr	r3, [pc, #216]	; (8004c7c <DMA1_Channel3_ReceiveCplt_Callback+0x128>)
 8004ba4:	781a      	ldrb	r2, [r3, #0]
 8004ba6:	4b31      	ldr	r3, [pc, #196]	; (8004c6c <DMA1_Channel3_ReceiveCplt_Callback+0x118>)
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d003      	beq.n	8004bb6 <DMA1_Channel3_ReceiveCplt_Callback+0x62>
 8004bae:	4b34      	ldr	r3, [pc, #208]	; (8004c80 <DMA1_Channel3_ReceiveCplt_Callback+0x12c>)
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	701a      	strb	r2, [r3, #0]
 8004bb4:	e002      	b.n	8004bbc <DMA1_Channel3_ReceiveCplt_Callback+0x68>
      else _bit_txnak3=RESET;
 8004bb6:	4b32      	ldr	r3, [pc, #200]	; (8004c80 <DMA1_Channel3_ReceiveCplt_Callback+0x12c>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	701a      	strb	r2, [r3, #0]

      _chk_cmd3();
 8004bbc:	f000 f868 	bl	8004c90 <_chk_cmd3>
 8004bc0:	e04e      	b.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
    }
    else
    {
      if((rxbuf== NAK)&& (rxlen3== 0))
 8004bc2:	79fb      	ldrb	r3, [r7, #7]
 8004bc4:	2b15      	cmp	r3, #21
 8004bc6:	d10b      	bne.n	8004be0 <DMA1_Channel3_ReceiveCplt_Callback+0x8c>
 8004bc8:	4b29      	ldr	r3, [pc, #164]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d107      	bne.n	8004be0 <DMA1_Channel3_ReceiveCplt_Callback+0x8c>
      {
        if(POWER_CMD3) _bit_rxnak3=SET;
 8004bd0:	4b2c      	ldr	r3, [pc, #176]	; (8004c84 <DMA1_Channel3_ReceiveCplt_Callback+0x130>)
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d043      	beq.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
 8004bd8:	4b2b      	ldr	r3, [pc, #172]	; (8004c88 <DMA1_Channel3_ReceiveCplt_Callback+0x134>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]
 8004bde:	e03f      	b.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
      }
      else
      {
        if(rxbuf== STX) rxlen3=0;
 8004be0:	79fb      	ldrb	r3, [r7, #7]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d102      	bne.n	8004bec <DMA1_Channel3_ReceiveCplt_Callback+0x98>
 8004be6:	4b22      	ldr	r3, [pc, #136]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	701a      	strb	r2, [r3, #0]

        if(rxlen3== 0) bccchk3=rxbuf;
 8004bec:	4b20      	ldr	r3, [pc, #128]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d103      	bne.n	8004bfc <DMA1_Channel3_ReceiveCplt_Callback+0xa8>
 8004bf4:	4a21      	ldr	r2, [pc, #132]	; (8004c7c <DMA1_Channel3_ReceiveCplt_Callback+0x128>)
 8004bf6:	79fb      	ldrb	r3, [r7, #7]
 8004bf8:	7013      	strb	r3, [r2, #0]
 8004bfa:	e006      	b.n	8004c0a <DMA1_Channel3_ReceiveCplt_Callback+0xb6>
        else bccchk3^=rxbuf;
 8004bfc:	4b1f      	ldr	r3, [pc, #124]	; (8004c7c <DMA1_Channel3_ReceiveCplt_Callback+0x128>)
 8004bfe:	781a      	ldrb	r2, [r3, #0]
 8004c00:	79fb      	ldrb	r3, [r7, #7]
 8004c02:	4053      	eors	r3, r2
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	4b1d      	ldr	r3, [pc, #116]	; (8004c7c <DMA1_Channel3_ReceiveCplt_Callback+0x128>)
 8004c08:	701a      	strb	r2, [r3, #0]

        if(rxbuf== ETX) etx_flag3=SET;
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	2b03      	cmp	r3, #3
 8004c0e:	d102      	bne.n	8004c16 <DMA1_Channel3_ReceiveCplt_Callback+0xc2>
 8004c10:	4b19      	ldr	r3, [pc, #100]	; (8004c78 <DMA1_Channel3_ReceiveCplt_Callback+0x124>)
 8004c12:	2201      	movs	r2, #1
 8004c14:	701a      	strb	r2, [r3, #0]

        if(dle_flag3)
 8004c16:	4b1d      	ldr	r3, [pc, #116]	; (8004c8c <DMA1_Channel3_ReceiveCplt_Callback+0x138>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00f      	beq.n	8004c3e <DMA1_Channel3_ReceiveCplt_Callback+0xea>
        {
          dle_flag3=RESET;
 8004c1e:	4b1b      	ldr	r3, [pc, #108]	; (8004c8c <DMA1_Channel3_ReceiveCplt_Callback+0x138>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	701a      	strb	r2, [r3, #0]
          rbuf3[rxlen3++]=rxbuf- 0x40;
 8004c24:	4b12      	ldr	r3, [pc, #72]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	b2d1      	uxtb	r1, r2
 8004c2c:	4a10      	ldr	r2, [pc, #64]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004c2e:	7011      	strb	r1, [r2, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	79fb      	ldrb	r3, [r7, #7]
 8004c34:	3b40      	subs	r3, #64	; 0x40
 8004c36:	b2d9      	uxtb	r1, r3
 8004c38:	4b0e      	ldr	r3, [pc, #56]	; (8004c74 <DMA1_Channel3_ReceiveCplt_Callback+0x120>)
 8004c3a:	5499      	strb	r1, [r3, r2]
 8004c3c:	e010      	b.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
        }
        else
        {
          if(rxbuf== DLE) dle_flag3=SET;
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	2b10      	cmp	r3, #16
 8004c42:	d103      	bne.n	8004c4c <DMA1_Channel3_ReceiveCplt_Callback+0xf8>
 8004c44:	4b11      	ldr	r3, [pc, #68]	; (8004c8c <DMA1_Channel3_ReceiveCplt_Callback+0x138>)
 8004c46:	2201      	movs	r2, #1
 8004c48:	701a      	strb	r2, [r3, #0]
 8004c4a:	e009      	b.n	8004c60 <DMA1_Channel3_ReceiveCplt_Callback+0x10c>
          else rbuf3[rxlen3++]=rxbuf;
 8004c4c:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	b2d1      	uxtb	r1, r2
 8004c54:	4a06      	ldr	r2, [pc, #24]	; (8004c70 <DMA1_Channel3_ReceiveCplt_Callback+0x11c>)
 8004c56:	7011      	strb	r1, [r2, #0]
 8004c58:	4619      	mov	r1, r3
 8004c5a:	4a06      	ldr	r2, [pc, #24]	; (8004c74 <DMA1_Channel3_ReceiveCplt_Callback+0x120>)
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	5453      	strb	r3, [r2, r1]
        }
      }
    }
  }
}
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	20000a3c 	.word	0x20000a3c
 8004c6c:	20000ab3 	.word	0x20000ab3
 8004c70:	20000a3d 	.word	0x20000a3d
 8004c74:	20000b4c 	.word	0x20000b4c
 8004c78:	200000c2 	.word	0x200000c2
 8004c7c:	20000b24 	.word	0x20000b24
 8004c80:	20000955 	.word	0x20000955
 8004c84:	20000ada 	.word	0x20000ada
 8004c88:	20000911 	.word	0x20000911
 8004c8c:	200000c3 	.word	0x200000c3

08004c90 <_chk_cmd3>:

void _chk_cmd3(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  if(_bit_txnak3== RESET)
 8004c94:	4b13      	ldr	r3, [pc, #76]	; (8004ce4 <_chk_cmd3+0x54>)
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d114      	bne.n	8004cc6 <_chk_cmd3+0x36>
  {
//    if(rbuf2[1]== 'p')
//    {
    switch(rbuf3[3])
 8004c9c:	4b12      	ldr	r3, [pc, #72]	; (8004ce8 <_chk_cmd3+0x58>)
 8004c9e:	78db      	ldrb	r3, [r3, #3]
 8004ca0:	2b53      	cmp	r3, #83	; 0x53
 8004ca2:	d00c      	beq.n	8004cbe <_chk_cmd3+0x2e>
 8004ca4:	2b56      	cmp	r3, #86	; 0x56
 8004ca6:	d002      	beq.n	8004cae <_chk_cmd3+0x1e>
 8004ca8:	2b45      	cmp	r3, #69	; 0x45
 8004caa:	d004      	beq.n	8004cb6 <_chk_cmd3+0x26>
      case 'S':
        POWER_CMD3=p_Status;
        break;

      default:
        break;
 8004cac:	e00c      	b.n	8004cc8 <_chk_cmd3+0x38>
        POWER_CMD3=p_Version;
 8004cae:	4b0f      	ldr	r3, [pc, #60]	; (8004cec <_chk_cmd3+0x5c>)
 8004cb0:	2256      	movs	r2, #86	; 0x56
 8004cb2:	701a      	strb	r2, [r3, #0]
        break;
 8004cb4:	e008      	b.n	8004cc8 <_chk_cmd3+0x38>
        POWER_CMD3=p_Error;
 8004cb6:	4b0d      	ldr	r3, [pc, #52]	; (8004cec <_chk_cmd3+0x5c>)
 8004cb8:	2245      	movs	r2, #69	; 0x45
 8004cba:	701a      	strb	r2, [r3, #0]
        break;
 8004cbc:	e004      	b.n	8004cc8 <_chk_cmd3+0x38>
        POWER_CMD3=p_Status;
 8004cbe:	4b0b      	ldr	r3, [pc, #44]	; (8004cec <_chk_cmd3+0x5c>)
 8004cc0:	2253      	movs	r2, #83	; 0x53
 8004cc2:	701a      	strb	r2, [r3, #0]
        break;
 8004cc4:	e000      	b.n	8004cc8 <_chk_cmd3+0x38>
    }
//    _uart.Fail_PSC1=RESET;
//    }
//    else _uart.PSC1=0x40; // command fail
  }
 8004cc6:	bf00      	nop

  if(_bit_txnak3== SET)
 8004cc8:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <_chk_cmd3+0x54>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d106      	bne.n	8004cde <_chk_cmd3+0x4e>
  {
    LL_USART_TransmitData8(USART3, NAK);
 8004cd0:	2115      	movs	r1, #21
 8004cd2:	4807      	ldr	r0, [pc, #28]	; (8004cf0 <_chk_cmd3+0x60>)
 8004cd4:	f7fd fd3e 	bl	8002754 <LL_USART_TransmitData8>
    _bit_txnak3=RESET;
 8004cd8:	4b02      	ldr	r3, [pc, #8]	; (8004ce4 <_chk_cmd3+0x54>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	701a      	strb	r2, [r3, #0]
  }
}
 8004cde:	bf00      	nop
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	20000955 	.word	0x20000955
 8004ce8:	20000b4c 	.word	0x20000b4c
 8004cec:	20000ada 	.word	0x20000ada
 8004cf0:	40004800 	.word	0x40004800

08004cf4 <_send_response5>:

//------------------------------------------------------------------------------
// UART2 ROUTINE : PSC 2
//------------------------------------------------------------------------------
void _send_response5(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
  tx5_done=0;
 8004cf8:	4b09      	ldr	r3, [pc, #36]	; (8004d20 <_send_response5+0x2c>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	701a      	strb	r2, [r3, #0]

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, txlen5);
 8004cfe:	4b09      	ldr	r3, [pc, #36]	; (8004d24 <_send_response5+0x30>)
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	461a      	mov	r2, r3
 8004d04:	2105      	movs	r1, #5
 8004d06:	4808      	ldr	r0, [pc, #32]	; (8004d28 <_send_response5+0x34>)
 8004d08:	f7fd fcee 	bl	80026e8 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  LL_USART_EnableDMAReq_TX(UART5);
 8004d0c:	4807      	ldr	r0, [pc, #28]	; (8004d2c <_send_response5+0x38>)
 8004d0e:	f7fd fd11 	bl	8002734 <LL_USART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8004d12:	2105      	movs	r1, #5
 8004d14:	4804      	ldr	r0, [pc, #16]	; (8004d28 <_send_response5+0x34>)
 8004d16:	f7fd fca3 	bl	8002660 <LL_DMA_EnableChannel>
}
 8004d1a:	bf00      	nop
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000022 	.word	0x20000022
 8004d24:	20000906 	.word	0x20000906
 8004d28:	40020000 	.word	0x40020000
 8004d2c:	40005000 	.word	0x40005000

08004d30 <DMA1_Channel6_TransmitCplt_Callback>:
 * @param  None
 * @retval None
 */
//void USART3_CharTransmitComplete_Callback()
void DMA1_Channel6_TransmitCplt_Callback()
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* Disable DMA Channel Tx */
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8004d34:	2105      	movs	r1, #5
 8004d36:	4809      	ldr	r0, [pc, #36]	; (8004d5c <DMA1_Channel6_TransmitCplt_Callback+0x2c>)
 8004d38:	f7fd fcb4 	bl	80026a4 <LL_DMA_DisableChannel>

  /* Clear buffer at end of transfer : Tx sequence completed successfully */
  memset(tbuf5, 0, sizeof(tbuf5));
 8004d3c:	2214      	movs	r2, #20
 8004d3e:	2100      	movs	r1, #0
 8004d40:	4807      	ldr	r0, [pc, #28]	; (8004d60 <DMA1_Channel6_TransmitCplt_Callback+0x30>)
 8004d42:	f00f fa3e 	bl	80141c2 <memset>
  memset(tempbuf5, 0, sizeof(tempbuf5));
 8004d46:	2214      	movs	r2, #20
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4806      	ldr	r0, [pc, #24]	; (8004d64 <DMA1_Channel6_TransmitCplt_Callback+0x34>)
 8004d4c:	f00f fa39 	bl	80141c2 <memset>

  tx5_done=1;
 8004d50:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <DMA1_Channel6_TransmitCplt_Callback+0x38>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	701a      	strb	r2, [r3, #0]
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	40020000 	.word	0x40020000
 8004d60:	20000848 	.word	0x20000848
 8004d64:	20000ab4 	.word	0x20000ab4
 8004d68:	20000022 	.word	0x20000022

08004d6c <DLE_encryption5>:

void DLE_encryption5(uint8_t *s, uint32_t len)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint8_t j=0, i=0;
 8004d76:	2300      	movs	r3, #0
 8004d78:	73fb      	strb	r3, [r7, #15]
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	73bb      	strb	r3, [r7, #14]

  while(len--)
 8004d7e:	e03a      	b.n	8004df6 <DLE_encryption5+0x8a>
  {
    if((s[i]== STX)|| (s[i]== ETX)|| (s[i]== DLE))
 8004d80:	7bbb      	ldrb	r3, [r7, #14]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	4413      	add	r3, r2
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d00b      	beq.n	8004da4 <DLE_encryption5+0x38>
 8004d8c:	7bbb      	ldrb	r3, [r7, #14]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	4413      	add	r3, r2
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b03      	cmp	r3, #3
 8004d96:	d005      	beq.n	8004da4 <DLE_encryption5+0x38>
 8004d98:	7bbb      	ldrb	r3, [r7, #14]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	2b10      	cmp	r3, #16
 8004da2:	d11b      	bne.n	8004ddc <DLE_encryption5+0x70>
    {
      if(i> 1)
 8004da4:	7bbb      	ldrb	r3, [r7, #14]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d910      	bls.n	8004dcc <DLE_encryption5+0x60>
      {
        tbuf5[j]=DLE;
 8004daa:	7bfb      	ldrb	r3, [r7, #15]
 8004dac:	4a19      	ldr	r2, [pc, #100]	; (8004e14 <DLE_encryption5+0xa8>)
 8004dae:	2110      	movs	r1, #16
 8004db0:	54d1      	strb	r1, [r2, r3]
        j++;
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
 8004db4:	3301      	adds	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]
        tbuf5[j]=s[i]+ 0x40;
 8004db8:	7bbb      	ldrb	r3, [r7, #14]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	781a      	ldrb	r2, [r3, #0]
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
 8004dc2:	3240      	adds	r2, #64	; 0x40
 8004dc4:	b2d1      	uxtb	r1, r2
 8004dc6:	4a13      	ldr	r2, [pc, #76]	; (8004e14 <DLE_encryption5+0xa8>)
 8004dc8:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 8004dca:	e00e      	b.n	8004dea <DLE_encryption5+0x7e>
      }
      else tbuf5[j]=s[i];
 8004dcc:	7bbb      	ldrb	r3, [r7, #14]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	441a      	add	r2, r3
 8004dd2:	7bfb      	ldrb	r3, [r7, #15]
 8004dd4:	7811      	ldrb	r1, [r2, #0]
 8004dd6:	4a0f      	ldr	r2, [pc, #60]	; (8004e14 <DLE_encryption5+0xa8>)
 8004dd8:	54d1      	strb	r1, [r2, r3]
      if(i> 1)
 8004dda:	e006      	b.n	8004dea <DLE_encryption5+0x7e>
    }
    else tbuf5[j]=s[i];
 8004ddc:	7bbb      	ldrb	r3, [r7, #14]
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	441a      	add	r2, r3
 8004de2:	7bfb      	ldrb	r3, [r7, #15]
 8004de4:	7811      	ldrb	r1, [r2, #0]
 8004de6:	4a0b      	ldr	r2, [pc, #44]	; (8004e14 <DLE_encryption5+0xa8>)
 8004de8:	54d1      	strb	r1, [r2, r3]
    i++;
 8004dea:	7bbb      	ldrb	r3, [r7, #14]
 8004dec:	3301      	adds	r3, #1
 8004dee:	73bb      	strb	r3, [r7, #14]
    j++;
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
 8004df2:	3301      	adds	r3, #1
 8004df4:	73fb      	strb	r3, [r7, #15]
  while(len--)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	1e5a      	subs	r2, r3, #1
 8004dfa:	603a      	str	r2, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1bf      	bne.n	8004d80 <DLE_encryption5+0x14>
  }

  txlen5=j;
 8004e00:	4a05      	ldr	r2, [pc, #20]	; (8004e18 <DLE_encryption5+0xac>)
 8004e02:	7bfb      	ldrb	r3, [r7, #15]
 8004e04:	7013      	strb	r3, [r2, #0]
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	20000848 	.word	0x20000848
 8004e18:	20000906 	.word	0x20000906

08004e1c <_send_cmd5>:

void _send_cmd5(uint8_t name)
{
 8004e1c:	b590      	push	{r4, r7, lr}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	71fb      	strb	r3, [r7, #7]
  uint8_t TL=0;
 8004e26:	2300      	movs	r3, #0
 8004e28:	73fb      	strb	r3, [r7, #15]

  buflen5=0;
 8004e2a:	4b30      	ldr	r3, [pc, #192]	; (8004eec <_send_cmd5+0xd0>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	701a      	strb	r2, [r3, #0]
  tempbuf5[buflen5++]=STX;
 8004e30:	4b2e      	ldr	r3, [pc, #184]	; (8004eec <_send_cmd5+0xd0>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	b2d1      	uxtb	r1, r2
 8004e38:	4a2c      	ldr	r2, [pc, #176]	; (8004eec <_send_cmd5+0xd0>)
 8004e3a:	7011      	strb	r1, [r2, #0]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	4b2c      	ldr	r3, [pc, #176]	; (8004ef0 <_send_cmd5+0xd4>)
 8004e40:	2102      	movs	r1, #2
 8004e42:	5499      	strb	r1, [r3, r2]
  tempbuf5[buflen5++]='p';
 8004e44:	4b29      	ldr	r3, [pc, #164]	; (8004eec <_send_cmd5+0xd0>)
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	b2d1      	uxtb	r1, r2
 8004e4c:	4a27      	ldr	r2, [pc, #156]	; (8004eec <_send_cmd5+0xd0>)
 8004e4e:	7011      	strb	r1, [r2, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b27      	ldr	r3, [pc, #156]	; (8004ef0 <_send_cmd5+0xd4>)
 8004e54:	2170      	movs	r1, #112	; 0x70
 8004e56:	5499      	strb	r1, [r3, r2]
  tempbuf5[buflen5++]=0x01;
 8004e58:	4b24      	ldr	r3, [pc, #144]	; (8004eec <_send_cmd5+0xd0>)
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	b2d1      	uxtb	r1, r2
 8004e60:	4a22      	ldr	r2, [pc, #136]	; (8004eec <_send_cmd5+0xd0>)
 8004e62:	7011      	strb	r1, [r2, #0]
 8004e64:	461a      	mov	r2, r3
 8004e66:	4b22      	ldr	r3, [pc, #136]	; (8004ef0 <_send_cmd5+0xd4>)
 8004e68:	2101      	movs	r1, #1
 8004e6a:	5499      	strb	r1, [r3, r2]
  tempbuf5[buflen5++]=name;
 8004e6c:	4b1f      	ldr	r3, [pc, #124]	; (8004eec <_send_cmd5+0xd0>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	b2d1      	uxtb	r1, r2
 8004e74:	4a1d      	ldr	r2, [pc, #116]	; (8004eec <_send_cmd5+0xd0>)
 8004e76:	7011      	strb	r1, [r2, #0]
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4a1d      	ldr	r2, [pc, #116]	; (8004ef0 <_send_cmd5+0xd4>)
 8004e7c:	79fb      	ldrb	r3, [r7, #7]
 8004e7e:	5453      	strb	r3, [r2, r1]

  if(tx5_done)
 8004e80:	4b1c      	ldr	r3, [pc, #112]	; (8004ef4 <_send_cmd5+0xd8>)
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d028      	beq.n	8004edc <_send_cmd5+0xc0>
  {
    DLE_encryption5(tempbuf5, buflen5);
 8004e8a:	4b18      	ldr	r3, [pc, #96]	; (8004eec <_send_cmd5+0xd0>)
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4817      	ldr	r0, [pc, #92]	; (8004ef0 <_send_cmd5+0xd4>)
 8004e92:	f7ff ff6b 	bl	8004d6c <DLE_encryption5>
    tbuf5[txlen5++]=ETX;
 8004e96:	4b18      	ldr	r3, [pc, #96]	; (8004ef8 <_send_cmd5+0xdc>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	b2d1      	uxtb	r1, r2
 8004e9e:	4a16      	ldr	r2, [pc, #88]	; (8004ef8 <_send_cmd5+0xdc>)
 8004ea0:	7011      	strb	r1, [r2, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	4b15      	ldr	r3, [pc, #84]	; (8004efc <_send_cmd5+0xe0>)
 8004ea6:	2103      	movs	r1, #3
 8004ea8:	5499      	strb	r1, [r3, r2]
    TL=txlen5;
 8004eaa:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <_send_cmd5+0xdc>)
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	73fb      	strb	r3, [r7, #15]
    tbuf5[txlen5++]=BCC_chk(tbuf5, TL);
 8004eb0:	4b11      	ldr	r3, [pc, #68]	; (8004ef8 <_send_cmd5+0xdc>)
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	b2d1      	uxtb	r1, r2
 8004eb8:	4a0f      	ldr	r2, [pc, #60]	; (8004ef8 <_send_cmd5+0xdc>)
 8004eba:	7011      	strb	r1, [r2, #0]
 8004ebc:	461c      	mov	r4, r3
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	480e      	ldr	r0, [pc, #56]	; (8004efc <_send_cmd5+0xe0>)
 8004ec4:	f7fd fc86 	bl	80027d4 <BCC_chk>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	461a      	mov	r2, r3
 8004ecc:	4b0b      	ldr	r3, [pc, #44]	; (8004efc <_send_cmd5+0xe0>)
 8004ece:	551a      	strb	r2, [r3, r4]
    tx_rp5=0;
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <_send_cmd5+0xe4>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	701a      	strb	r2, [r3, #0]
    _send_response5();
 8004ed6:	f7ff ff0d 	bl	8004cf4 <_send_response5>
  }
  else DBG_PRINT("tx5 sending...1\r\n");
}
 8004eda:	e002      	b.n	8004ee2 <_send_cmd5+0xc6>
  else DBG_PRINT("tx5 sending...1\r\n");
 8004edc:	4809      	ldr	r0, [pc, #36]	; (8004f04 <_send_cmd5+0xe8>)
 8004ede:	f00f faa9 	bl	8014434 <puts>
}
 8004ee2:	bf00      	nop
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd90      	pop	{r4, r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000afd 	.word	0x20000afd
 8004ef0:	20000ab4 	.word	0x20000ab4
 8004ef4:	20000022 	.word	0x20000022
 8004ef8:	20000906 	.word	0x20000906
 8004efc:	20000848 	.word	0x20000848
 8004f00:	20000b35 	.word	0x20000b35
 8004f04:	080156b8 	.word	0x080156b8

08004f08 <DMA1_Channel5_ReceiveCplt_Callback>:
  }
  else DBG_PRINT("tx5 sending...2\r\n");
}

void DMA1_Channel5_ReceiveCplt_Callback(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
  uint8_t rxbuf=DMA_UART5_buf[0];
 8004f0e:	4b43      	ldr	r3, [pc, #268]	; (800501c <DMA1_Channel5_ReceiveCplt_Callback+0x114>)
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	71fb      	strb	r3, [r7, #7]
  static uint8_t dle_flag5=0, etx_flag5=0;

  bcc_check_buffer5=rxbuf;
 8004f14:	4a42      	ldr	r2, [pc, #264]	; (8005020 <DMA1_Channel5_ReceiveCplt_Callback+0x118>)
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	7013      	strb	r3, [r2, #0]

  if(rxlen5< rx_buff_size5)
 8004f1a:	4b42      	ldr	r3, [pc, #264]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	2b13      	cmp	r3, #19
 8004f20:	d878      	bhi.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
  {
    if(rxlen5== 0)
 8004f22:	4b40      	ldr	r3, [pc, #256]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10e      	bne.n	8004f48 <DMA1_Channel5_ReceiveCplt_Callback+0x40>
    {
      if((rxbuf!= STX)&& (rxbuf!= ACK)&& (rxbuf!= NAK))
 8004f2a:	79fb      	ldrb	r3, [r7, #7]
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d00b      	beq.n	8004f48 <DMA1_Channel5_ReceiveCplt_Callback+0x40>
 8004f30:	79fb      	ldrb	r3, [r7, #7]
 8004f32:	2b06      	cmp	r3, #6
 8004f34:	d008      	beq.n	8004f48 <DMA1_Channel5_ReceiveCplt_Callback+0x40>
 8004f36:	79fb      	ldrb	r3, [r7, #7]
 8004f38:	2b15      	cmp	r3, #21
 8004f3a:	d005      	beq.n	8004f48 <DMA1_Channel5_ReceiveCplt_Callback+0x40>
      {
        memset(rbuf5, 0, rx_buff_size5);
 8004f3c:	2214      	movs	r2, #20
 8004f3e:	2100      	movs	r1, #0
 8004f40:	4839      	ldr	r0, [pc, #228]	; (8005028 <DMA1_Channel5_ReceiveCplt_Callback+0x120>)
 8004f42:	f00f f93e 	bl	80141c2 <memset>

        return;
 8004f46:	e065      	b.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
      }
    }

    if(etx_flag5)
 8004f48:	4b38      	ldr	r3, [pc, #224]	; (800502c <DMA1_Channel5_ReceiveCplt_Callback+0x124>)
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d012      	beq.n	8004f76 <DMA1_Channel5_ReceiveCplt_Callback+0x6e>
    {
      etx_flag5=RESET;
 8004f50:	4b36      	ldr	r3, [pc, #216]	; (800502c <DMA1_Channel5_ReceiveCplt_Callback+0x124>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	701a      	strb	r2, [r3, #0]

      if(bccchk5!= bcc_check_buffer5) _bit_txnak5=SET;
 8004f56:	4b36      	ldr	r3, [pc, #216]	; (8005030 <DMA1_Channel5_ReceiveCplt_Callback+0x128>)
 8004f58:	781a      	ldrb	r2, [r3, #0]
 8004f5a:	4b31      	ldr	r3, [pc, #196]	; (8005020 <DMA1_Channel5_ReceiveCplt_Callback+0x118>)
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d003      	beq.n	8004f6a <DMA1_Channel5_ReceiveCplt_Callback+0x62>
 8004f62:	4b34      	ldr	r3, [pc, #208]	; (8005034 <DMA1_Channel5_ReceiveCplt_Callback+0x12c>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	701a      	strb	r2, [r3, #0]
 8004f68:	e002      	b.n	8004f70 <DMA1_Channel5_ReceiveCplt_Callback+0x68>
      else _bit_txnak5=RESET;
 8004f6a:	4b32      	ldr	r3, [pc, #200]	; (8005034 <DMA1_Channel5_ReceiveCplt_Callback+0x12c>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	701a      	strb	r2, [r3, #0]

      _chk_cmd5();
 8004f70:	f000 f868 	bl	8005044 <_chk_cmd5>
 8004f74:	e04e      	b.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
    }
    else
    {
      if((rxbuf== NAK)&& (rxlen5== 0))
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	2b15      	cmp	r3, #21
 8004f7a:	d10b      	bne.n	8004f94 <DMA1_Channel5_ReceiveCplt_Callback+0x8c>
 8004f7c:	4b29      	ldr	r3, [pc, #164]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d107      	bne.n	8004f94 <DMA1_Channel5_ReceiveCplt_Callback+0x8c>
      {
        if(POWER_CMD5) _bit_rxnak5=SET;
 8004f84:	4b2c      	ldr	r3, [pc, #176]	; (8005038 <DMA1_Channel5_ReceiveCplt_Callback+0x130>)
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d043      	beq.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
 8004f8c:	4b2b      	ldr	r3, [pc, #172]	; (800503c <DMA1_Channel5_ReceiveCplt_Callback+0x134>)
 8004f8e:	2201      	movs	r2, #1
 8004f90:	701a      	strb	r2, [r3, #0]
 8004f92:	e03f      	b.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
      }
      else
      {
        if(rxbuf== STX) rxlen5=0;
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d102      	bne.n	8004fa0 <DMA1_Channel5_ReceiveCplt_Callback+0x98>
 8004f9a:	4b22      	ldr	r3, [pc, #136]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	701a      	strb	r2, [r3, #0]

        if(rxlen5== 0) bccchk5=rxbuf;
 8004fa0:	4b20      	ldr	r3, [pc, #128]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d103      	bne.n	8004fb0 <DMA1_Channel5_ReceiveCplt_Callback+0xa8>
 8004fa8:	4a21      	ldr	r2, [pc, #132]	; (8005030 <DMA1_Channel5_ReceiveCplt_Callback+0x128>)
 8004faa:	79fb      	ldrb	r3, [r7, #7]
 8004fac:	7013      	strb	r3, [r2, #0]
 8004fae:	e006      	b.n	8004fbe <DMA1_Channel5_ReceiveCplt_Callback+0xb6>
        else bccchk5^=rxbuf;
 8004fb0:	4b1f      	ldr	r3, [pc, #124]	; (8005030 <DMA1_Channel5_ReceiveCplt_Callback+0x128>)
 8004fb2:	781a      	ldrb	r2, [r3, #0]
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	4053      	eors	r3, r2
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	4b1d      	ldr	r3, [pc, #116]	; (8005030 <DMA1_Channel5_ReceiveCplt_Callback+0x128>)
 8004fbc:	701a      	strb	r2, [r3, #0]

        if(rxbuf== ETX) etx_flag5=SET;
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	2b03      	cmp	r3, #3
 8004fc2:	d102      	bne.n	8004fca <DMA1_Channel5_ReceiveCplt_Callback+0xc2>
 8004fc4:	4b19      	ldr	r3, [pc, #100]	; (800502c <DMA1_Channel5_ReceiveCplt_Callback+0x124>)
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	701a      	strb	r2, [r3, #0]

        if(dle_flag5)
 8004fca:	4b1d      	ldr	r3, [pc, #116]	; (8005040 <DMA1_Channel5_ReceiveCplt_Callback+0x138>)
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00f      	beq.n	8004ff2 <DMA1_Channel5_ReceiveCplt_Callback+0xea>
        {
          dle_flag5=RESET;
 8004fd2:	4b1b      	ldr	r3, [pc, #108]	; (8005040 <DMA1_Channel5_ReceiveCplt_Callback+0x138>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	701a      	strb	r2, [r3, #0]
          rbuf5[rxlen5++]=rxbuf- 0x40;
 8004fd8:	4b12      	ldr	r3, [pc, #72]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	b2d1      	uxtb	r1, r2
 8004fe0:	4a10      	ldr	r2, [pc, #64]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8004fe2:	7011      	strb	r1, [r2, #0]
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	3b40      	subs	r3, #64	; 0x40
 8004fea:	b2d9      	uxtb	r1, r3
 8004fec:	4b0e      	ldr	r3, [pc, #56]	; (8005028 <DMA1_Channel5_ReceiveCplt_Callback+0x120>)
 8004fee:	5499      	strb	r1, [r3, r2]
 8004ff0:	e010      	b.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
        }
        else
        {
          if(rxbuf== DLE) dle_flag5=SET;
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	2b10      	cmp	r3, #16
 8004ff6:	d103      	bne.n	8005000 <DMA1_Channel5_ReceiveCplt_Callback+0xf8>
 8004ff8:	4b11      	ldr	r3, [pc, #68]	; (8005040 <DMA1_Channel5_ReceiveCplt_Callback+0x138>)
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	701a      	strb	r2, [r3, #0]
 8004ffe:	e009      	b.n	8005014 <DMA1_Channel5_ReceiveCplt_Callback+0x10c>
          else rbuf5[rxlen5++]=rxbuf;
 8005000:	4b08      	ldr	r3, [pc, #32]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	b2d1      	uxtb	r1, r2
 8005008:	4a06      	ldr	r2, [pc, #24]	; (8005024 <DMA1_Channel5_ReceiveCplt_Callback+0x11c>)
 800500a:	7011      	strb	r1, [r2, #0]
 800500c:	4619      	mov	r1, r3
 800500e:	4a06      	ldr	r2, [pc, #24]	; (8005028 <DMA1_Channel5_ReceiveCplt_Callback+0x120>)
 8005010:	79fb      	ldrb	r3, [r7, #7]
 8005012:	5453      	strb	r3, [r2, r1]
        }
      }
    }
  }
}
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000a1c 	.word	0x20000a1c
 8005020:	20000b6d 	.word	0x20000b6d
 8005024:	20000925 	.word	0x20000925
 8005028:	20000890 	.word	0x20000890
 800502c:	200000c4 	.word	0x200000c4
 8005030:	20000940 	.word	0x20000940
 8005034:	20000add 	.word	0x20000add
 8005038:	20000921 	.word	0x20000921
 800503c:	20000924 	.word	0x20000924
 8005040:	200000c5 	.word	0x200000c5

08005044 <_chk_cmd5>:

void _chk_cmd5(void)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	af00      	add	r7, sp, #0
  if(_bit_txnak5== RESET)
 8005048:	4b13      	ldr	r3, [pc, #76]	; (8005098 <_chk_cmd5+0x54>)
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d114      	bne.n	800507a <_chk_cmd5+0x36>
  {
//    if(rbuf3[1]== 'p')
//    {
    switch(rbuf5[3])
 8005050:	4b12      	ldr	r3, [pc, #72]	; (800509c <_chk_cmd5+0x58>)
 8005052:	78db      	ldrb	r3, [r3, #3]
 8005054:	2b53      	cmp	r3, #83	; 0x53
 8005056:	d00c      	beq.n	8005072 <_chk_cmd5+0x2e>
 8005058:	2b56      	cmp	r3, #86	; 0x56
 800505a:	d002      	beq.n	8005062 <_chk_cmd5+0x1e>
 800505c:	2b45      	cmp	r3, #69	; 0x45
 800505e:	d004      	beq.n	800506a <_chk_cmd5+0x26>
      case 'S':
        POWER_CMD5=p_Status;
        break;

      default:
        break;
 8005060:	e00c      	b.n	800507c <_chk_cmd5+0x38>
        POWER_CMD5=p_Version;
 8005062:	4b0f      	ldr	r3, [pc, #60]	; (80050a0 <_chk_cmd5+0x5c>)
 8005064:	2256      	movs	r2, #86	; 0x56
 8005066:	701a      	strb	r2, [r3, #0]
        break;
 8005068:	e008      	b.n	800507c <_chk_cmd5+0x38>
        POWER_CMD5=p_Error;
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <_chk_cmd5+0x5c>)
 800506c:	2245      	movs	r2, #69	; 0x45
 800506e:	701a      	strb	r2, [r3, #0]
        break;
 8005070:	e004      	b.n	800507c <_chk_cmd5+0x38>
        POWER_CMD5=p_Status;
 8005072:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <_chk_cmd5+0x5c>)
 8005074:	2253      	movs	r2, #83	; 0x53
 8005076:	701a      	strb	r2, [r3, #0]
        break;
 8005078:	e000      	b.n	800507c <_chk_cmd5+0x38>
    }
//    _uart.Fail_PSC2=RESET;
//    }
//    else _uart.PSC2=0x40; // command fail
  }
 800507a:	bf00      	nop

  if(_bit_txnak5== SET)
 800507c:	4b06      	ldr	r3, [pc, #24]	; (8005098 <_chk_cmd5+0x54>)
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d106      	bne.n	8005092 <_chk_cmd5+0x4e>
  {
    LL_USART_TransmitData8(UART5, NAK);
 8005084:	2115      	movs	r1, #21
 8005086:	4807      	ldr	r0, [pc, #28]	; (80050a4 <_chk_cmd5+0x60>)
 8005088:	f7fd fb64 	bl	8002754 <LL_USART_TransmitData8>
    _bit_txnak5=RESET;
 800508c:	4b02      	ldr	r3, [pc, #8]	; (8005098 <_chk_cmd5+0x54>)
 800508e:	2200      	movs	r2, #0
 8005090:	701a      	strb	r2, [r3, #0]
  }
}
 8005092:	bf00      	nop
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	20000add 	.word	0x20000add
 800509c:	20000890 	.word	0x20000890
 80050a0:	20000921 	.word	0x20000921
 80050a4:	40005000 	.word	0x40005000

080050a8 <KeyExpansion>:
#define getSBoxValue(num) (sbox[(num)])
#define getSBoxInvert(num) (rsbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states.
static void KeyExpansion(uint8_t *RoundKey, const uint8_t *Key)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b089      	sub	sp, #36	; 0x24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations

  // The first round key is the key itself.
  for(i=0; i< Nk; ++i)
 80050b2:	2300      	movs	r3, #0
 80050b4:	61fb      	str	r3, [r7, #28]
 80050b6:	e030      	b.n	800511a <KeyExpansion+0x72>
  {
    RoundKey[(i* 4)+ 0]=Key[(i* 4)+ 0];
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	441a      	add	r2, r3
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	440b      	add	r3, r1
 80050c8:	7812      	ldrb	r2, [r2, #0]
 80050ca:	701a      	strb	r2, [r3, #0]
    RoundKey[(i* 4)+ 1]=Key[(i* 4)+ 1];
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	3301      	adds	r3, #1
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	441a      	add	r2, r3
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	3301      	adds	r3, #1
 80050dc:	6879      	ldr	r1, [r7, #4]
 80050de:	440b      	add	r3, r1
 80050e0:	7812      	ldrb	r2, [r2, #0]
 80050e2:	701a      	strb	r2, [r3, #0]
    RoundKey[(i* 4)+ 2]=Key[(i* 4)+ 2];
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	3302      	adds	r3, #2
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	441a      	add	r2, r3
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	3302      	adds	r3, #2
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	440b      	add	r3, r1
 80050f8:	7812      	ldrb	r2, [r2, #0]
 80050fa:	701a      	strb	r2, [r3, #0]
    RoundKey[(i* 4)+ 3]=Key[(i* 4)+ 3];
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	3303      	adds	r3, #3
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	441a      	add	r2, r3
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	3303      	adds	r3, #3
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	440b      	add	r3, r1
 8005110:	7812      	ldrb	r2, [r2, #0]
 8005112:	701a      	strb	r2, [r3, #0]
  for(i=0; i< Nk; ++i)
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	3301      	adds	r3, #1
 8005118:	61fb      	str	r3, [r7, #28]
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	2b03      	cmp	r3, #3
 800511e:	d9cb      	bls.n	80050b8 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for(i= Nk; i< Nb* (Nr+ 1); ++i)
 8005120:	2304      	movs	r3, #4
 8005122:	61fb      	str	r3, [r7, #28]
 8005124:	e085      	b.n	8005232 <KeyExpansion+0x18a>
  {
    {
      k=(i- 1)* 4;
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800512c:	3b01      	subs	r3, #1
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k+ 0];
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	4413      	add	r3, r2
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k+ 1];
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	3301      	adds	r3, #1
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	4413      	add	r3, r2
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k+ 2];
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	3302      	adds	r3, #2
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	4413      	add	r3, r2
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k+ 3];
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	3303      	adds	r3, #3
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	4413      	add	r3, r2
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	73fb      	strb	r3, [r7, #15]

    }

    if(i% Nk== 0)
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d125      	bne.n	80051b6 <KeyExpansion+0x10e>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp=tempa[0];
 800516a:	7b3b      	ldrb	r3, [r7, #12]
 800516c:	75fb      	strb	r3, [r7, #23]
        tempa[0]=tempa[1];
 800516e:	7b7b      	ldrb	r3, [r7, #13]
 8005170:	733b      	strb	r3, [r7, #12]
        tempa[1]=tempa[2];
 8005172:	7bbb      	ldrb	r3, [r7, #14]
 8005174:	737b      	strb	r3, [r7, #13]
        tempa[2]=tempa[3];
 8005176:	7bfb      	ldrb	r3, [r7, #15]
 8005178:	73bb      	strb	r3, [r7, #14]
        tempa[3]=u8tmp;
 800517a:	7dfb      	ldrb	r3, [r7, #23]
 800517c:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0]=getSBoxValue(tempa[0]);
 800517e:	7b3b      	ldrb	r3, [r7, #12]
 8005180:	461a      	mov	r2, r3
 8005182:	4b31      	ldr	r3, [pc, #196]	; (8005248 <KeyExpansion+0x1a0>)
 8005184:	5c9b      	ldrb	r3, [r3, r2]
 8005186:	733b      	strb	r3, [r7, #12]
        tempa[1]=getSBoxValue(tempa[1]);
 8005188:	7b7b      	ldrb	r3, [r7, #13]
 800518a:	461a      	mov	r2, r3
 800518c:	4b2e      	ldr	r3, [pc, #184]	; (8005248 <KeyExpansion+0x1a0>)
 800518e:	5c9b      	ldrb	r3, [r3, r2]
 8005190:	737b      	strb	r3, [r7, #13]
        tempa[2]=getSBoxValue(tempa[2]);
 8005192:	7bbb      	ldrb	r3, [r7, #14]
 8005194:	461a      	mov	r2, r3
 8005196:	4b2c      	ldr	r3, [pc, #176]	; (8005248 <KeyExpansion+0x1a0>)
 8005198:	5c9b      	ldrb	r3, [r3, r2]
 800519a:	73bb      	strb	r3, [r7, #14]
        tempa[3]=getSBoxValue(tempa[3]);
 800519c:	7bfb      	ldrb	r3, [r7, #15]
 800519e:	461a      	mov	r2, r3
 80051a0:	4b29      	ldr	r3, [pc, #164]	; (8005248 <KeyExpansion+0x1a0>)
 80051a2:	5c9b      	ldrb	r3, [r3, r2]
 80051a4:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0]=tempa[0]^ Rcon[i/ Nk];
 80051a6:	7b3a      	ldrb	r2, [r7, #12]
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	089b      	lsrs	r3, r3, #2
 80051ac:	4927      	ldr	r1, [pc, #156]	; (800524c <KeyExpansion+0x1a4>)
 80051ae:	5ccb      	ldrb	r3, [r1, r3]
 80051b0:	4053      	eors	r3, r2
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	733b      	strb	r3, [r7, #12]
    }
    j=i* 4;
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	613b      	str	r3, [r7, #16]
    k=(i- Nk)* 4;
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051c2:	3b04      	subs	r3, #4
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	61bb      	str	r3, [r7, #24]
    RoundKey[j+ 0]=RoundKey[k+ 0]^ tempa[0];
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	4413      	add	r3, r2
 80051ce:	7819      	ldrb	r1, [r3, #0]
 80051d0:	7b3a      	ldrb	r2, [r7, #12]
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	4403      	add	r3, r0
 80051d8:	404a      	eors	r2, r1
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]
    RoundKey[j+ 1]=RoundKey[k+ 1]^ tempa[1];
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	3301      	adds	r3, #1
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	4413      	add	r3, r2
 80051e6:	7819      	ldrb	r1, [r3, #0]
 80051e8:	7b7a      	ldrb	r2, [r7, #13]
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	3301      	adds	r3, #1
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	4403      	add	r3, r0
 80051f2:	404a      	eors	r2, r1
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	701a      	strb	r2, [r3, #0]
    RoundKey[j+ 2]=RoundKey[k+ 2]^ tempa[2];
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	3302      	adds	r3, #2
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	4413      	add	r3, r2
 8005200:	7819      	ldrb	r1, [r3, #0]
 8005202:	7bba      	ldrb	r2, [r7, #14]
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	3302      	adds	r3, #2
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	4403      	add	r3, r0
 800520c:	404a      	eors	r2, r1
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]
    RoundKey[j+ 3]=RoundKey[k+ 3]^ tempa[3];
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	3303      	adds	r3, #3
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	4413      	add	r3, r2
 800521a:	7819      	ldrb	r1, [r3, #0]
 800521c:	7bfa      	ldrb	r2, [r7, #15]
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	3303      	adds	r3, #3
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4403      	add	r3, r0
 8005226:	404a      	eors	r2, r1
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	701a      	strb	r2, [r3, #0]
  for(i= Nk; i< Nb* (Nr+ 1); ++i)
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	3301      	adds	r3, #1
 8005230:	61fb      	str	r3, [r7, #28]
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	2b2b      	cmp	r3, #43	; 0x2b
 8005236:	f67f af76 	bls.w	8005126 <KeyExpansion+0x7e>
  }
}
 800523a:	bf00      	nop
 800523c:	3724      	adds	r7, #36	; 0x24
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	08015e18 	.word	0x08015e18
 800524c:	08016018 	.word	0x08016018

08005250 <AES_init_ctx_iv>:
{
  KeyExpansion(ctx->RoundKey, key);
}

void AES_init_ctx_iv(struct AES_ctx *ctx, const uint8_t *key, const uint8_t *iv)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  KeyExpansion(ctx->RoundKey, key);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68b9      	ldr	r1, [r7, #8]
 8005260:	4618      	mov	r0, r3
 8005262:	f7ff ff21 	bl	80050a8 <KeyExpansion>
  //myMemcpy (ctx->Iv, (uint8_t*)iv, AES_BLOCKLEN);
  memcpy(ctx->Iv, (uint8_t*)iv, AES_BLOCKLEN);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	33b0      	adds	r3, #176	; 0xb0
 800526a:	2210      	movs	r2, #16
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	4618      	mov	r0, r3
 8005270:	f00e ff9c 	bl	80141ac <memcpy>
}
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <AddRoundKey>:
}

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t *state, uint8_t *RoundKey)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	73fb      	strb	r3, [r7, #15]
  uint8_t i, j;
  for(i=0; i< 4; ++i)
 800528a:	2300      	movs	r3, #0
 800528c:	75fb      	strb	r3, [r7, #23]
 800528e:	e027      	b.n	80052e0 <AddRoundKey+0x64>
  {
    for(j=0; j< 4; ++j)
 8005290:	2300      	movs	r3, #0
 8005292:	75bb      	strb	r3, [r7, #22]
 8005294:	e01e      	b.n	80052d4 <AddRoundKey+0x58>
    {
      (*state)[i][j]^=RoundKey[(round* Nb* 4)+ (i* Nb)+ j];
 8005296:	7dfa      	ldrb	r2, [r7, #23]
 8005298:	7dbb      	ldrb	r3, [r7, #22]
 800529a:	68b9      	ldr	r1, [r7, #8]
 800529c:	0092      	lsls	r2, r2, #2
 800529e:	440a      	add	r2, r1
 80052a0:	4413      	add	r3, r2
 80052a2:	7818      	ldrb	r0, [r3, #0]
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
 80052a6:	009a      	lsls	r2, r3, #2
 80052a8:	7dfb      	ldrb	r3, [r7, #23]
 80052aa:	4413      	add	r3, r2
 80052ac:	009a      	lsls	r2, r3, #2
 80052ae:	7dbb      	ldrb	r3, [r7, #22]
 80052b0:	4413      	add	r3, r2
 80052b2:	461a      	mov	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4413      	add	r3, r2
 80052b8:	7819      	ldrb	r1, [r3, #0]
 80052ba:	7dfa      	ldrb	r2, [r7, #23]
 80052bc:	7dbb      	ldrb	r3, [r7, #22]
 80052be:	4041      	eors	r1, r0
 80052c0:	b2c8      	uxtb	r0, r1
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	0092      	lsls	r2, r2, #2
 80052c6:	440a      	add	r2, r1
 80052c8:	4413      	add	r3, r2
 80052ca:	4602      	mov	r2, r0
 80052cc:	701a      	strb	r2, [r3, #0]
    for(j=0; j< 4; ++j)
 80052ce:	7dbb      	ldrb	r3, [r7, #22]
 80052d0:	3301      	adds	r3, #1
 80052d2:	75bb      	strb	r3, [r7, #22]
 80052d4:	7dbb      	ldrb	r3, [r7, #22]
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d9dd      	bls.n	8005296 <AddRoundKey+0x1a>
  for(i=0; i< 4; ++i)
 80052da:	7dfb      	ldrb	r3, [r7, #23]
 80052dc:	3301      	adds	r3, #1
 80052de:	75fb      	strb	r3, [r7, #23]
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d9d4      	bls.n	8005290 <AddRoundKey+0x14>
    }
  }
}
 80052e6:	bf00      	nop
 80052e8:	371c      	adds	r7, #28
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr

080052f2 <AddRoundKeyEx>:

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKeyEx(uint8_t round, state_t *state, state_t *out, uint8_t *RoundKey)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b087      	sub	sp, #28
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
 80052fe:	4603      	mov	r3, r0
 8005300:	73fb      	strb	r3, [r7, #15]
  uint8_t i, j;
  for(i=0; i< 4; ++i)
 8005302:	2300      	movs	r3, #0
 8005304:	75fb      	strb	r3, [r7, #23]
 8005306:	e027      	b.n	8005358 <AddRoundKeyEx+0x66>
  {
    for(j=0; j< 4; ++j)
 8005308:	2300      	movs	r3, #0
 800530a:	75bb      	strb	r3, [r7, #22]
 800530c:	e01e      	b.n	800534c <AddRoundKeyEx+0x5a>
    {
      (*out)[i][j]=(*state)[i][j]^ RoundKey[(round* Nb* 4)+ (i* Nb)+ j];
 800530e:	7dfa      	ldrb	r2, [r7, #23]
 8005310:	7dbb      	ldrb	r3, [r7, #22]
 8005312:	68b9      	ldr	r1, [r7, #8]
 8005314:	0092      	lsls	r2, r2, #2
 8005316:	440a      	add	r2, r1
 8005318:	4413      	add	r3, r2
 800531a:	7818      	ldrb	r0, [r3, #0]
 800531c:	7bfb      	ldrb	r3, [r7, #15]
 800531e:	009a      	lsls	r2, r3, #2
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	4413      	add	r3, r2
 8005324:	009a      	lsls	r2, r3, #2
 8005326:	7dbb      	ldrb	r3, [r7, #22]
 8005328:	4413      	add	r3, r2
 800532a:	461a      	mov	r2, r3
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	4413      	add	r3, r2
 8005330:	7819      	ldrb	r1, [r3, #0]
 8005332:	7dfa      	ldrb	r2, [r7, #23]
 8005334:	7dbb      	ldrb	r3, [r7, #22]
 8005336:	4041      	eors	r1, r0
 8005338:	b2c8      	uxtb	r0, r1
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	0092      	lsls	r2, r2, #2
 800533e:	440a      	add	r2, r1
 8005340:	4413      	add	r3, r2
 8005342:	4602      	mov	r2, r0
 8005344:	701a      	strb	r2, [r3, #0]
    for(j=0; j< 4; ++j)
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	3301      	adds	r3, #1
 800534a:	75bb      	strb	r3, [r7, #22]
 800534c:	7dbb      	ldrb	r3, [r7, #22]
 800534e:	2b03      	cmp	r3, #3
 8005350:	d9dd      	bls.n	800530e <AddRoundKeyEx+0x1c>
  for(i=0; i< 4; ++i)
 8005352:	7dfb      	ldrb	r3, [r7, #23]
 8005354:	3301      	adds	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	2b03      	cmp	r3, #3
 800535c:	d9d4      	bls.n	8005308 <AddRoundKeyEx+0x16>
    }
  }
}
 800535e:	bf00      	nop
 8005360:	371c      	adds	r7, #28
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
	...

0800536c <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t *state)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for(i=0; i< 4; ++i)
 8005374:	2300      	movs	r3, #0
 8005376:	73fb      	strb	r3, [r7, #15]
 8005378:	e01d      	b.n	80053b6 <SubBytes+0x4a>
  {
    for(j=0; j< 4; ++j)
 800537a:	2300      	movs	r3, #0
 800537c:	73bb      	strb	r3, [r7, #14]
 800537e:	e014      	b.n	80053aa <SubBytes+0x3e>
    {
      (*state)[j][i]=getSBoxValue((*state)[j][i]);
 8005380:	7bba      	ldrb	r2, [r7, #14]
 8005382:	7bfb      	ldrb	r3, [r7, #15]
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	0092      	lsls	r2, r2, #2
 8005388:	440a      	add	r2, r1
 800538a:	4413      	add	r3, r2
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	7bba      	ldrb	r2, [r7, #14]
 8005392:	7bfb      	ldrb	r3, [r7, #15]
 8005394:	490c      	ldr	r1, [pc, #48]	; (80053c8 <SubBytes+0x5c>)
 8005396:	5c08      	ldrb	r0, [r1, r0]
 8005398:	6879      	ldr	r1, [r7, #4]
 800539a:	0092      	lsls	r2, r2, #2
 800539c:	440a      	add	r2, r1
 800539e:	4413      	add	r3, r2
 80053a0:	4602      	mov	r2, r0
 80053a2:	701a      	strb	r2, [r3, #0]
    for(j=0; j< 4; ++j)
 80053a4:	7bbb      	ldrb	r3, [r7, #14]
 80053a6:	3301      	adds	r3, #1
 80053a8:	73bb      	strb	r3, [r7, #14]
 80053aa:	7bbb      	ldrb	r3, [r7, #14]
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d9e7      	bls.n	8005380 <SubBytes+0x14>
  for(i=0; i< 4; ++i)
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
 80053b2:	3301      	adds	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d9de      	bls.n	800537a <SubBytes+0xe>
    }
  }
}
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	08015e18 	.word	0x08015e18

080053cc <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t *state)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left
  temp=(*state)[0][1];
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	785b      	ldrb	r3, [r3, #1]
 80053d8:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1]=(*state)[1][1];
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	795a      	ldrb	r2, [r3, #5]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	705a      	strb	r2, [r3, #1]
  (*state)[1][1]=(*state)[2][1];
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	7a5a      	ldrb	r2, [r3, #9]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	715a      	strb	r2, [r3, #5]
  (*state)[2][1]=(*state)[3][1];
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	7b5a      	ldrb	r2, [r3, #13]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	725a      	strb	r2, [r3, #9]
  (*state)[3][1]=temp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7bfa      	ldrb	r2, [r7, #15]
 80053f6:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left
  temp=(*state)[0][2];
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	789b      	ldrb	r3, [r3, #2]
 80053fc:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2]=(*state)[2][2];
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	7a9a      	ldrb	r2, [r3, #10]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	709a      	strb	r2, [r3, #2]
  (*state)[2][2]=temp;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	7bfa      	ldrb	r2, [r7, #15]
 800540a:	729a      	strb	r2, [r3, #10]

  temp=(*state)[1][2];
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	799b      	ldrb	r3, [r3, #6]
 8005410:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2]=(*state)[3][2];
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	7b9a      	ldrb	r2, [r3, #14]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	719a      	strb	r2, [r3, #6]
  (*state)[3][2]=temp;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	7bfa      	ldrb	r2, [r7, #15]
 800541e:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp=(*state)[0][3];
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	78db      	ldrb	r3, [r3, #3]
 8005424:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3]=(*state)[3][3];
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	7bda      	ldrb	r2, [r3, #15]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	70da      	strb	r2, [r3, #3]
  (*state)[3][3]=(*state)[2][3];
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	7ada      	ldrb	r2, [r3, #11]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	73da      	strb	r2, [r3, #15]
  (*state)[2][3]=(*state)[1][3];
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	79da      	ldrb	r2, [r3, #7]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	72da      	strb	r2, [r3, #11]
  (*state)[1][3]=temp;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	7bfa      	ldrb	r2, [r7, #15]
 8005442:	71da      	strb	r2, [r3, #7]
}
 8005444:	bf00      	nop
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <xtime>:

static uint8_t xtime(uint8_t x)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	4603      	mov	r3, r0
 8005458:	71fb      	strb	r3, [r7, #7]
  return ((x<< 1)^ (((x>> 7)& 1)* 0x1b));
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	b25a      	sxtb	r2, r3
 8005460:	79fb      	ldrb	r3, [r7, #7]
 8005462:	09db      	lsrs	r3, r3, #7
 8005464:	b2db      	uxtb	r3, r3
 8005466:	4619      	mov	r1, r3
 8005468:	0049      	lsls	r1, r1, #1
 800546a:	440b      	add	r3, r1
 800546c:	4619      	mov	r1, r3
 800546e:	00c8      	lsls	r0, r1, #3
 8005470:	4619      	mov	r1, r3
 8005472:	4603      	mov	r3, r0
 8005474:	440b      	add	r3, r1
 8005476:	b2db      	uxtb	r3, r3
 8005478:	b25b      	sxtb	r3, r3
 800547a:	4053      	eors	r3, r2
 800547c:	b25b      	sxtb	r3, r3
 800547e:	b2db      	uxtb	r3, r3
}
 8005480:	4618      	mov	r0, r3
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t *state)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for(i=0; i< 4; ++i)
 8005494:	2300      	movs	r3, #0
 8005496:	73fb      	strb	r3, [r7, #15]
 8005498:	e0a4      	b.n	80055e4 <MixColumns+0x158>
  {
    t=(*state)[i][0];
 800549a:	7bfa      	ldrb	r2, [r7, #15]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80054a2:	73bb      	strb	r3, [r7, #14]
    Tmp=(*state)[i][0]^ (*state)[i][1]^ (*state)[i][2]^ (*state)[i][3];
 80054a4:	7bfa      	ldrb	r2, [r7, #15]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	440b      	add	r3, r1
 80054b4:	785b      	ldrb	r3, [r3, #1]
 80054b6:	4053      	eors	r3, r2
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	7bfb      	ldrb	r3, [r7, #15]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	789b      	ldrb	r3, [r3, #2]
 80054c4:	4053      	eors	r3, r2
 80054c6:	b2da      	uxtb	r2, r3
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	440b      	add	r3, r1
 80054d0:	78db      	ldrb	r3, [r3, #3]
 80054d2:	4053      	eors	r3, r2
 80054d4:	737b      	strb	r3, [r7, #13]
    Tm=(*state)[i][0]^ (*state)[i][1];
 80054d6:	7bfa      	ldrb	r2, [r7, #15]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80054de:	7bfb      	ldrb	r3, [r7, #15]
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	785b      	ldrb	r3, [r3, #1]
 80054e8:	4053      	eors	r3, r2
 80054ea:	733b      	strb	r3, [r7, #12]
    Tm=xtime(Tm);
 80054ec:	7b3b      	ldrb	r3, [r7, #12]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff ffae 	bl	8005450 <xtime>
 80054f4:	4603      	mov	r3, r0
 80054f6:	733b      	strb	r3, [r7, #12]
    (*state)[i][0]^=Tm^ Tmp;
 80054f8:	7bfa      	ldrb	r2, [r7, #15]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 8005500:	7b3a      	ldrb	r2, [r7, #12]
 8005502:	7b7b      	ldrb	r3, [r7, #13]
 8005504:	4053      	eors	r3, r2
 8005506:	b2db      	uxtb	r3, r3
 8005508:	7bfa      	ldrb	r2, [r7, #15]
 800550a:	404b      	eors	r3, r1
 800550c:	b2d9      	uxtb	r1, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm=(*state)[i][1]^ (*state)[i][2];
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	785a      	ldrb	r2, [r3, #1]
 800551e:	7bfb      	ldrb	r3, [r7, #15]
 8005520:	6879      	ldr	r1, [r7, #4]
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	789b      	ldrb	r3, [r3, #2]
 8005528:	4053      	eors	r3, r2
 800552a:	733b      	strb	r3, [r7, #12]
    Tm=xtime(Tm);
 800552c:	7b3b      	ldrb	r3, [r7, #12]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff ff8e 	bl	8005450 <xtime>
 8005534:	4603      	mov	r3, r0
 8005536:	733b      	strb	r3, [r7, #12]
    (*state)[i][1]^=Tm^ Tmp;
 8005538:	7bfb      	ldrb	r3, [r7, #15]
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	7859      	ldrb	r1, [r3, #1]
 8005542:	7b3a      	ldrb	r2, [r7, #12]
 8005544:	7b7b      	ldrb	r3, [r7, #13]
 8005546:	4053      	eors	r3, r2
 8005548:	b2da      	uxtb	r2, r3
 800554a:	7bfb      	ldrb	r3, [r7, #15]
 800554c:	404a      	eors	r2, r1
 800554e:	b2d1      	uxtb	r1, r2
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	460a      	mov	r2, r1
 8005558:	705a      	strb	r2, [r3, #1]
    Tm=(*state)[i][2]^ (*state)[i][3];
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	789a      	ldrb	r2, [r3, #2]
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	78db      	ldrb	r3, [r3, #3]
 800556e:	4053      	eors	r3, r2
 8005570:	733b      	strb	r3, [r7, #12]
    Tm=xtime(Tm);
 8005572:	7b3b      	ldrb	r3, [r7, #12]
 8005574:	4618      	mov	r0, r3
 8005576:	f7ff ff6b 	bl	8005450 <xtime>
 800557a:	4603      	mov	r3, r0
 800557c:	733b      	strb	r3, [r7, #12]
    (*state)[i][2]^=Tm^ Tmp;
 800557e:	7bfb      	ldrb	r3, [r7, #15]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	7899      	ldrb	r1, [r3, #2]
 8005588:	7b3a      	ldrb	r2, [r7, #12]
 800558a:	7b7b      	ldrb	r3, [r7, #13]
 800558c:	4053      	eors	r3, r2
 800558e:	b2da      	uxtb	r2, r3
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	404a      	eors	r2, r1
 8005594:	b2d1      	uxtb	r1, r2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	460a      	mov	r2, r1
 800559e:	709a      	strb	r2, [r3, #2]
    Tm=(*state)[i][3]^ t;
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	4413      	add	r3, r2
 80055a8:	78da      	ldrb	r2, [r3, #3]
 80055aa:	7bbb      	ldrb	r3, [r7, #14]
 80055ac:	4053      	eors	r3, r2
 80055ae:	733b      	strb	r3, [r7, #12]
    Tm=xtime(Tm);
 80055b0:	7b3b      	ldrb	r3, [r7, #12]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff ff4c 	bl	8005450 <xtime>
 80055b8:	4603      	mov	r3, r0
 80055ba:	733b      	strb	r3, [r7, #12]
    (*state)[i][3]^=Tm^ Tmp;
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	78d9      	ldrb	r1, [r3, #3]
 80055c6:	7b3a      	ldrb	r2, [r7, #12]
 80055c8:	7b7b      	ldrb	r3, [r7, #13]
 80055ca:	4053      	eors	r3, r2
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	404a      	eors	r2, r1
 80055d2:	b2d1      	uxtb	r1, r2
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	460a      	mov	r2, r1
 80055dc:	70da      	strb	r2, [r3, #3]
  for(i=0; i< 4; ++i)
 80055de:	7bfb      	ldrb	r3, [r7, #15]
 80055e0:	3301      	adds	r3, #1
 80055e2:	73fb      	strb	r3, [r7, #15]
 80055e4:	7bfb      	ldrb	r3, [r7, #15]
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	f67f af57 	bls.w	800549a <MixColumns+0xe>
  }
}
 80055ec:	bf00      	nop
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <InvMixColumns>:

// MixColumns function mixes the columns of the state matrix.
// The method used to multiply may be difficult to understand for the inexperienced.
// Please use the references to gain more information.
static void InvMixColumns(state_t *state)
{
 80055f4:	b5b0      	push	{r4, r5, r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t a, b, c, d;
  for(i=0; i< 4; ++i)
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]
 8005600:	e33b      	b.n	8005c7a <InvMixColumns+0x686>
  {
    a=(*state)[i][0];
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 800560a:	72fb      	strb	r3, [r7, #11]
    b=(*state)[i][1];
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4413      	add	r3, r2
 8005614:	785b      	ldrb	r3, [r3, #1]
 8005616:	72bb      	strb	r3, [r7, #10]
    c=(*state)[i][2];
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	789b      	ldrb	r3, [r3, #2]
 8005622:	727b      	strb	r3, [r7, #9]
    d=(*state)[i][3];
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	78db      	ldrb	r3, [r3, #3]
 800562e:	723b      	strb	r3, [r7, #8]

    (*state)[i][0]= Multiply(a, 0x0e)^ Multiply(b, 0x0b)^ Multiply(c, 0x0d)^ Multiply(d, 0x09);
 8005630:	7afb      	ldrb	r3, [r7, #11]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff0c 	bl	8005450 <xtime>
 8005638:	4603      	mov	r3, r0
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff ff08 	bl	8005450 <xtime>
 8005640:	4603      	mov	r3, r0
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff ff04 	bl	8005450 <xtime>
 8005648:	4603      	mov	r3, r0
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff ff00 	bl	8005450 <xtime>
 8005650:	7abb      	ldrb	r3, [r7, #10]
 8005652:	4618      	mov	r0, r3
 8005654:	f7ff fefc 	bl	8005450 <xtime>
 8005658:	4603      	mov	r3, r0
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff fef8 	bl	8005450 <xtime>
 8005660:	7abb      	ldrb	r3, [r7, #10]
 8005662:	4618      	mov	r0, r3
 8005664:	f7ff fef4 	bl	8005450 <xtime>
 8005668:	4603      	mov	r3, r0
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff fef0 	bl	8005450 <xtime>
 8005670:	4603      	mov	r3, r0
 8005672:	4618      	mov	r0, r3
 8005674:	f7ff feec 	bl	8005450 <xtime>
 8005678:	4603      	mov	r3, r0
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fee8 	bl	8005450 <xtime>
 8005680:	7a7b      	ldrb	r3, [r7, #9]
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff fee4 	bl	8005450 <xtime>
 8005688:	7a7b      	ldrb	r3, [r7, #9]
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff fee0 	bl	8005450 <xtime>
 8005690:	4603      	mov	r3, r0
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff fedc 	bl	8005450 <xtime>
 8005698:	4603      	mov	r3, r0
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fed8 	bl	8005450 <xtime>
 80056a0:	4603      	mov	r3, r0
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7ff fed4 	bl	8005450 <xtime>
 80056a8:	7a3b      	ldrb	r3, [r7, #8]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7ff fed0 	bl	8005450 <xtime>
 80056b0:	7a3b      	ldrb	r3, [r7, #8]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7ff fecc 	bl	8005450 <xtime>
 80056b8:	4603      	mov	r3, r0
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fec8 	bl	8005450 <xtime>
 80056c0:	7a3b      	ldrb	r3, [r7, #8]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7ff fec4 	bl	8005450 <xtime>
 80056c8:	4603      	mov	r3, r0
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff fec0 	bl	8005450 <xtime>
 80056d0:	4603      	mov	r3, r0
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff febc 	bl	8005450 <xtime>
 80056d8:	4603      	mov	r3, r0
 80056da:	4618      	mov	r0, r3
 80056dc:	f7ff feb8 	bl	8005450 <xtime>
 80056e0:	7afb      	ldrb	r3, [r7, #11]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff feb4 	bl	8005450 <xtime>
 80056e8:	4603      	mov	r3, r0
 80056ea:	461c      	mov	r4, r3
 80056ec:	7afb      	ldrb	r3, [r7, #11]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7ff feae 	bl	8005450 <xtime>
 80056f4:	4603      	mov	r3, r0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff feaa 	bl	8005450 <xtime>
 80056fc:	4603      	mov	r3, r0
 80056fe:	4063      	eors	r3, r4
 8005700:	b2dc      	uxtb	r4, r3
 8005702:	7afb      	ldrb	r3, [r7, #11]
 8005704:	4618      	mov	r0, r3
 8005706:	f7ff fea3 	bl	8005450 <xtime>
 800570a:	4603      	mov	r3, r0
 800570c:	4618      	mov	r0, r3
 800570e:	f7ff fe9f 	bl	8005450 <xtime>
 8005712:	4603      	mov	r3, r0
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff fe9b 	bl	8005450 <xtime>
 800571a:	4603      	mov	r3, r0
 800571c:	4063      	eors	r3, r4
 800571e:	b2dc      	uxtb	r4, r3
 8005720:	7abb      	ldrb	r3, [r7, #10]
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fe94 	bl	8005450 <xtime>
 8005728:	4603      	mov	r3, r0
 800572a:	461a      	mov	r2, r3
 800572c:	7abb      	ldrb	r3, [r7, #10]
 800572e:	4053      	eors	r3, r2
 8005730:	b2dd      	uxtb	r5, r3
 8005732:	7abb      	ldrb	r3, [r7, #10]
 8005734:	4618      	mov	r0, r3
 8005736:	f7ff fe8b 	bl	8005450 <xtime>
 800573a:	4603      	mov	r3, r0
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff fe87 	bl	8005450 <xtime>
 8005742:	4603      	mov	r3, r0
 8005744:	4618      	mov	r0, r3
 8005746:	f7ff fe83 	bl	8005450 <xtime>
 800574a:	4603      	mov	r3, r0
 800574c:	406b      	eors	r3, r5
 800574e:	b2db      	uxtb	r3, r3
 8005750:	4063      	eors	r3, r4
 8005752:	b2dc      	uxtb	r4, r3
 8005754:	7a7b      	ldrb	r3, [r7, #9]
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff fe7a 	bl	8005450 <xtime>
 800575c:	4603      	mov	r3, r0
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff fe76 	bl	8005450 <xtime>
 8005764:	4603      	mov	r3, r0
 8005766:	461a      	mov	r2, r3
 8005768:	7a7b      	ldrb	r3, [r7, #9]
 800576a:	4053      	eors	r3, r2
 800576c:	b2dd      	uxtb	r5, r3
 800576e:	7a7b      	ldrb	r3, [r7, #9]
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff fe6d 	bl	8005450 <xtime>
 8005776:	4603      	mov	r3, r0
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff fe69 	bl	8005450 <xtime>
 800577e:	4603      	mov	r3, r0
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff fe65 	bl	8005450 <xtime>
 8005786:	4603      	mov	r3, r0
 8005788:	406b      	eors	r3, r5
 800578a:	b2db      	uxtb	r3, r3
 800578c:	4063      	eors	r3, r4
 800578e:	b2dc      	uxtb	r4, r3
 8005790:	7a3b      	ldrb	r3, [r7, #8]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fe5c 	bl	8005450 <xtime>
 8005798:	4603      	mov	r3, r0
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fe58 	bl	8005450 <xtime>
 80057a0:	4603      	mov	r3, r0
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff fe54 	bl	8005450 <xtime>
 80057a8:	4603      	mov	r3, r0
 80057aa:	461a      	mov	r2, r3
 80057ac:	7a3b      	ldrb	r3, [r7, #8]
 80057ae:	4053      	eors	r3, r2
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	4063      	eors	r3, r4
 80057b4:	b2d9      	uxtb	r1, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    (*state)[i][1]= Multiply(a, 0x09)^ Multiply(b, 0x0e)^ Multiply(c, 0x0b)^ Multiply(d, 0x0d);
 80057be:	7afb      	ldrb	r3, [r7, #11]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fe45 	bl	8005450 <xtime>
 80057c6:	7afb      	ldrb	r3, [r7, #11]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7ff fe41 	bl	8005450 <xtime>
 80057ce:	4603      	mov	r3, r0
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7ff fe3d 	bl	8005450 <xtime>
 80057d6:	7afb      	ldrb	r3, [r7, #11]
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff fe39 	bl	8005450 <xtime>
 80057de:	4603      	mov	r3, r0
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff fe35 	bl	8005450 <xtime>
 80057e6:	4603      	mov	r3, r0
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff fe31 	bl	8005450 <xtime>
 80057ee:	4603      	mov	r3, r0
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff fe2d 	bl	8005450 <xtime>
 80057f6:	7abb      	ldrb	r3, [r7, #10]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff fe29 	bl	8005450 <xtime>
 80057fe:	4603      	mov	r3, r0
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fe25 	bl	8005450 <xtime>
 8005806:	4603      	mov	r3, r0
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff fe21 	bl	8005450 <xtime>
 800580e:	4603      	mov	r3, r0
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff fe1d 	bl	8005450 <xtime>
 8005816:	7a7b      	ldrb	r3, [r7, #9]
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff fe19 	bl	8005450 <xtime>
 800581e:	4603      	mov	r3, r0
 8005820:	4618      	mov	r0, r3
 8005822:	f7ff fe15 	bl	8005450 <xtime>
 8005826:	7a7b      	ldrb	r3, [r7, #9]
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fe11 	bl	8005450 <xtime>
 800582e:	4603      	mov	r3, r0
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff fe0d 	bl	8005450 <xtime>
 8005836:	4603      	mov	r3, r0
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fe09 	bl	8005450 <xtime>
 800583e:	4603      	mov	r3, r0
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff fe05 	bl	8005450 <xtime>
 8005846:	7a3b      	ldrb	r3, [r7, #8]
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff fe01 	bl	8005450 <xtime>
 800584e:	7a3b      	ldrb	r3, [r7, #8]
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff fdfd 	bl	8005450 <xtime>
 8005856:	4603      	mov	r3, r0
 8005858:	4618      	mov	r0, r3
 800585a:	f7ff fdf9 	bl	8005450 <xtime>
 800585e:	4603      	mov	r3, r0
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff fdf5 	bl	8005450 <xtime>
 8005866:	4603      	mov	r3, r0
 8005868:	4618      	mov	r0, r3
 800586a:	f7ff fdf1 	bl	8005450 <xtime>
 800586e:	7afb      	ldrb	r3, [r7, #11]
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff fded 	bl	8005450 <xtime>
 8005876:	4603      	mov	r3, r0
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff fde9 	bl	8005450 <xtime>
 800587e:	4603      	mov	r3, r0
 8005880:	4618      	mov	r0, r3
 8005882:	f7ff fde5 	bl	8005450 <xtime>
 8005886:	4603      	mov	r3, r0
 8005888:	461a      	mov	r2, r3
 800588a:	7afb      	ldrb	r3, [r7, #11]
 800588c:	4053      	eors	r3, r2
 800588e:	b2dc      	uxtb	r4, r3
 8005890:	7abb      	ldrb	r3, [r7, #10]
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff fddc 	bl	8005450 <xtime>
 8005898:	4603      	mov	r3, r0
 800589a:	461d      	mov	r5, r3
 800589c:	7abb      	ldrb	r3, [r7, #10]
 800589e:	4618      	mov	r0, r3
 80058a0:	f7ff fdd6 	bl	8005450 <xtime>
 80058a4:	4603      	mov	r3, r0
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7ff fdd2 	bl	8005450 <xtime>
 80058ac:	4603      	mov	r3, r0
 80058ae:	406b      	eors	r3, r5
 80058b0:	b2dd      	uxtb	r5, r3
 80058b2:	7abb      	ldrb	r3, [r7, #10]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7ff fdcb 	bl	8005450 <xtime>
 80058ba:	4603      	mov	r3, r0
 80058bc:	4618      	mov	r0, r3
 80058be:	f7ff fdc7 	bl	8005450 <xtime>
 80058c2:	4603      	mov	r3, r0
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7ff fdc3 	bl	8005450 <xtime>
 80058ca:	4603      	mov	r3, r0
 80058cc:	406b      	eors	r3, r5
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	4063      	eors	r3, r4
 80058d2:	b2dc      	uxtb	r4, r3
 80058d4:	7a7b      	ldrb	r3, [r7, #9]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff fdba 	bl	8005450 <xtime>
 80058dc:	4603      	mov	r3, r0
 80058de:	461a      	mov	r2, r3
 80058e0:	7a7b      	ldrb	r3, [r7, #9]
 80058e2:	4053      	eors	r3, r2
 80058e4:	b2dd      	uxtb	r5, r3
 80058e6:	7a7b      	ldrb	r3, [r7, #9]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff fdb1 	bl	8005450 <xtime>
 80058ee:	4603      	mov	r3, r0
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7ff fdad 	bl	8005450 <xtime>
 80058f6:	4603      	mov	r3, r0
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fda9 	bl	8005450 <xtime>
 80058fe:	4603      	mov	r3, r0
 8005900:	406b      	eors	r3, r5
 8005902:	b2db      	uxtb	r3, r3
 8005904:	4063      	eors	r3, r4
 8005906:	b2dc      	uxtb	r4, r3
 8005908:	7a3b      	ldrb	r3, [r7, #8]
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff fda0 	bl	8005450 <xtime>
 8005910:	4603      	mov	r3, r0
 8005912:	4618      	mov	r0, r3
 8005914:	f7ff fd9c 	bl	8005450 <xtime>
 8005918:	4603      	mov	r3, r0
 800591a:	461a      	mov	r2, r3
 800591c:	7a3b      	ldrb	r3, [r7, #8]
 800591e:	4053      	eors	r3, r2
 8005920:	b2dd      	uxtb	r5, r3
 8005922:	7a3b      	ldrb	r3, [r7, #8]
 8005924:	4618      	mov	r0, r3
 8005926:	f7ff fd93 	bl	8005450 <xtime>
 800592a:	4603      	mov	r3, r0
 800592c:	4618      	mov	r0, r3
 800592e:	f7ff fd8f 	bl	8005450 <xtime>
 8005932:	4603      	mov	r3, r0
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff fd8b 	bl	8005450 <xtime>
 800593a:	4603      	mov	r3, r0
 800593c:	406b      	eors	r3, r5
 800593e:	b2db      	uxtb	r3, r3
 8005940:	4063      	eors	r3, r4
 8005942:	b2d9      	uxtb	r1, r3
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	4413      	add	r3, r2
 800594c:	460a      	mov	r2, r1
 800594e:	705a      	strb	r2, [r3, #1]
    (*state)[i][2]= Multiply(a, 0x0d)^ Multiply(b, 0x09)^ Multiply(c, 0x0e)^ Multiply(d, 0x0b);
 8005950:	7afb      	ldrb	r3, [r7, #11]
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff fd7c 	bl	8005450 <xtime>
 8005958:	7afb      	ldrb	r3, [r7, #11]
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff fd78 	bl	8005450 <xtime>
 8005960:	4603      	mov	r3, r0
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff fd74 	bl	8005450 <xtime>
 8005968:	4603      	mov	r3, r0
 800596a:	4618      	mov	r0, r3
 800596c:	f7ff fd70 	bl	8005450 <xtime>
 8005970:	4603      	mov	r3, r0
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff fd6c 	bl	8005450 <xtime>
 8005978:	7abb      	ldrb	r3, [r7, #10]
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff fd68 	bl	8005450 <xtime>
 8005980:	7abb      	ldrb	r3, [r7, #10]
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff fd64 	bl	8005450 <xtime>
 8005988:	4603      	mov	r3, r0
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff fd60 	bl	8005450 <xtime>
 8005990:	7abb      	ldrb	r3, [r7, #10]
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fd5c 	bl	8005450 <xtime>
 8005998:	4603      	mov	r3, r0
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff fd58 	bl	8005450 <xtime>
 80059a0:	4603      	mov	r3, r0
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7ff fd54 	bl	8005450 <xtime>
 80059a8:	4603      	mov	r3, r0
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff fd50 	bl	8005450 <xtime>
 80059b0:	7a7b      	ldrb	r3, [r7, #9]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff fd4c 	bl	8005450 <xtime>
 80059b8:	4603      	mov	r3, r0
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7ff fd48 	bl	8005450 <xtime>
 80059c0:	4603      	mov	r3, r0
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fd44 	bl	8005450 <xtime>
 80059c8:	4603      	mov	r3, r0
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7ff fd40 	bl	8005450 <xtime>
 80059d0:	7a3b      	ldrb	r3, [r7, #8]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7ff fd3c 	bl	8005450 <xtime>
 80059d8:	4603      	mov	r3, r0
 80059da:	4618      	mov	r0, r3
 80059dc:	f7ff fd38 	bl	8005450 <xtime>
 80059e0:	7a3b      	ldrb	r3, [r7, #8]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff fd34 	bl	8005450 <xtime>
 80059e8:	4603      	mov	r3, r0
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7ff fd30 	bl	8005450 <xtime>
 80059f0:	4603      	mov	r3, r0
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7ff fd2c 	bl	8005450 <xtime>
 80059f8:	4603      	mov	r3, r0
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff fd28 	bl	8005450 <xtime>
 8005a00:	7afb      	ldrb	r3, [r7, #11]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff fd24 	bl	8005450 <xtime>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff fd20 	bl	8005450 <xtime>
 8005a10:	4603      	mov	r3, r0
 8005a12:	461a      	mov	r2, r3
 8005a14:	7afb      	ldrb	r3, [r7, #11]
 8005a16:	4053      	eors	r3, r2
 8005a18:	b2dc      	uxtb	r4, r3
 8005a1a:	7afb      	ldrb	r3, [r7, #11]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff fd17 	bl	8005450 <xtime>
 8005a22:	4603      	mov	r3, r0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fd13 	bl	8005450 <xtime>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff fd0f 	bl	8005450 <xtime>
 8005a32:	4603      	mov	r3, r0
 8005a34:	4063      	eors	r3, r4
 8005a36:	b2dc      	uxtb	r4, r3
 8005a38:	7abb      	ldrb	r3, [r7, #10]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff fd08 	bl	8005450 <xtime>
 8005a40:	4603      	mov	r3, r0
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff fd04 	bl	8005450 <xtime>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fd00 	bl	8005450 <xtime>
 8005a50:	4603      	mov	r3, r0
 8005a52:	461a      	mov	r2, r3
 8005a54:	7abb      	ldrb	r3, [r7, #10]
 8005a56:	4053      	eors	r3, r2
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	4063      	eors	r3, r4
 8005a5c:	b2dc      	uxtb	r4, r3
 8005a5e:	7a7b      	ldrb	r3, [r7, #9]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff fcf5 	bl	8005450 <xtime>
 8005a66:	4603      	mov	r3, r0
 8005a68:	461d      	mov	r5, r3
 8005a6a:	7a7b      	ldrb	r3, [r7, #9]
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7ff fcef 	bl	8005450 <xtime>
 8005a72:	4603      	mov	r3, r0
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7ff fceb 	bl	8005450 <xtime>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	406b      	eors	r3, r5
 8005a7e:	b2dd      	uxtb	r5, r3
 8005a80:	7a7b      	ldrb	r3, [r7, #9]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff fce4 	bl	8005450 <xtime>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff fce0 	bl	8005450 <xtime>
 8005a90:	4603      	mov	r3, r0
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff fcdc 	bl	8005450 <xtime>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	406b      	eors	r3, r5
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	4063      	eors	r3, r4
 8005aa0:	b2dc      	uxtb	r4, r3
 8005aa2:	7a3b      	ldrb	r3, [r7, #8]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fcd3 	bl	8005450 <xtime>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	461a      	mov	r2, r3
 8005aae:	7a3b      	ldrb	r3, [r7, #8]
 8005ab0:	4053      	eors	r3, r2
 8005ab2:	b2dd      	uxtb	r5, r3
 8005ab4:	7a3b      	ldrb	r3, [r7, #8]
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7ff fcca 	bl	8005450 <xtime>
 8005abc:	4603      	mov	r3, r0
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff fcc6 	bl	8005450 <xtime>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7ff fcc2 	bl	8005450 <xtime>
 8005acc:	4603      	mov	r3, r0
 8005ace:	406b      	eors	r3, r5
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	4063      	eors	r3, r4
 8005ad4:	b2d9      	uxtb	r1, r3
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	460a      	mov	r2, r1
 8005ae0:	709a      	strb	r2, [r3, #2]
    (*state)[i][3]= Multiply(a, 0x0b)^ Multiply(b, 0x0d)^ Multiply(c, 0x09)^ Multiply(d, 0x0e);
 8005ae2:	7afb      	ldrb	r3, [r7, #11]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff fcb3 	bl	8005450 <xtime>
 8005aea:	4603      	mov	r3, r0
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7ff fcaf 	bl	8005450 <xtime>
 8005af2:	7afb      	ldrb	r3, [r7, #11]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fcab 	bl	8005450 <xtime>
 8005afa:	4603      	mov	r3, r0
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff fca7 	bl	8005450 <xtime>
 8005b02:	4603      	mov	r3, r0
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fca3 	bl	8005450 <xtime>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7ff fc9f 	bl	8005450 <xtime>
 8005b12:	7abb      	ldrb	r3, [r7, #10]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fc9b 	bl	8005450 <xtime>
 8005b1a:	7abb      	ldrb	r3, [r7, #10]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7ff fc97 	bl	8005450 <xtime>
 8005b22:	4603      	mov	r3, r0
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7ff fc93 	bl	8005450 <xtime>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7ff fc8f 	bl	8005450 <xtime>
 8005b32:	4603      	mov	r3, r0
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7ff fc8b 	bl	8005450 <xtime>
 8005b3a:	7a7b      	ldrb	r3, [r7, #9]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7ff fc87 	bl	8005450 <xtime>
 8005b42:	7a7b      	ldrb	r3, [r7, #9]
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff fc83 	bl	8005450 <xtime>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7ff fc7f 	bl	8005450 <xtime>
 8005b52:	7a7b      	ldrb	r3, [r7, #9]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fc7b 	bl	8005450 <xtime>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7ff fc77 	bl	8005450 <xtime>
 8005b62:	4603      	mov	r3, r0
 8005b64:	4618      	mov	r0, r3
 8005b66:	f7ff fc73 	bl	8005450 <xtime>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7ff fc6f 	bl	8005450 <xtime>
 8005b72:	7a3b      	ldrb	r3, [r7, #8]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7ff fc6b 	bl	8005450 <xtime>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff fc67 	bl	8005450 <xtime>
 8005b82:	4603      	mov	r3, r0
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff fc63 	bl	8005450 <xtime>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff fc5f 	bl	8005450 <xtime>
 8005b92:	7afb      	ldrb	r3, [r7, #11]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f7ff fc5b 	bl	8005450 <xtime>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	7afb      	ldrb	r3, [r7, #11]
 8005ba0:	4053      	eors	r3, r2
 8005ba2:	b2dc      	uxtb	r4, r3
 8005ba4:	7afb      	ldrb	r3, [r7, #11]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7ff fc52 	bl	8005450 <xtime>
 8005bac:	4603      	mov	r3, r0
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7ff fc4e 	bl	8005450 <xtime>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff fc4a 	bl	8005450 <xtime>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	4063      	eors	r3, r4
 8005bc0:	b2dc      	uxtb	r4, r3
 8005bc2:	7abb      	ldrb	r3, [r7, #10]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7ff fc43 	bl	8005450 <xtime>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7ff fc3f 	bl	8005450 <xtime>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	7abb      	ldrb	r3, [r7, #10]
 8005bd8:	4053      	eors	r3, r2
 8005bda:	b2dd      	uxtb	r5, r3
 8005bdc:	7abb      	ldrb	r3, [r7, #10]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7ff fc36 	bl	8005450 <xtime>
 8005be4:	4603      	mov	r3, r0
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff fc32 	bl	8005450 <xtime>
 8005bec:	4603      	mov	r3, r0
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7ff fc2e 	bl	8005450 <xtime>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	406b      	eors	r3, r5
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	4063      	eors	r3, r4
 8005bfc:	b2dc      	uxtb	r4, r3
 8005bfe:	7a7b      	ldrb	r3, [r7, #9]
 8005c00:	4618      	mov	r0, r3
 8005c02:	f7ff fc25 	bl	8005450 <xtime>
 8005c06:	4603      	mov	r3, r0
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff fc21 	bl	8005450 <xtime>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7ff fc1d 	bl	8005450 <xtime>
 8005c16:	4603      	mov	r3, r0
 8005c18:	461a      	mov	r2, r3
 8005c1a:	7a7b      	ldrb	r3, [r7, #9]
 8005c1c:	4053      	eors	r3, r2
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	4063      	eors	r3, r4
 8005c22:	b2dc      	uxtb	r4, r3
 8005c24:	7a3b      	ldrb	r3, [r7, #8]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7ff fc12 	bl	8005450 <xtime>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	461d      	mov	r5, r3
 8005c30:	7a3b      	ldrb	r3, [r7, #8]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7ff fc0c 	bl	8005450 <xtime>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fc08 	bl	8005450 <xtime>
 8005c40:	4603      	mov	r3, r0
 8005c42:	406b      	eors	r3, r5
 8005c44:	b2dd      	uxtb	r5, r3
 8005c46:	7a3b      	ldrb	r3, [r7, #8]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7ff fc01 	bl	8005450 <xtime>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff fbfd 	bl	8005450 <xtime>
 8005c56:	4603      	mov	r3, r0
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff fbf9 	bl	8005450 <xtime>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	406b      	eors	r3, r5
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	4063      	eors	r3, r4
 8005c66:	b2d9      	uxtb	r1, r3
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4413      	add	r3, r2
 8005c70:	460a      	mov	r2, r1
 8005c72:	70da      	strb	r2, [r3, #3]
  for(i=0; i< 4; ++i)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3301      	adds	r3, #1
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	f77f acc0 	ble.w	8005602 <InvMixColumns+0xe>
  }
}
 8005c82:	bf00      	nop
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005c8c <InvSubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void InvSubBytes(state_t *state)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for(i=0; i< 4; ++i)
 8005c94:	2300      	movs	r3, #0
 8005c96:	73fb      	strb	r3, [r7, #15]
 8005c98:	e01d      	b.n	8005cd6 <InvSubBytes+0x4a>
  {
    for(j=0; j< 4; ++j)
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	73bb      	strb	r3, [r7, #14]
 8005c9e:	e014      	b.n	8005cca <InvSubBytes+0x3e>
    {
      (*state)[j][i]=getSBoxInvert((*state)[j][i]);
 8005ca0:	7bba      	ldrb	r2, [r7, #14]
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	0092      	lsls	r2, r2, #2
 8005ca8:	440a      	add	r2, r1
 8005caa:	4413      	add	r3, r2
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	7bba      	ldrb	r2, [r7, #14]
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
 8005cb4:	490c      	ldr	r1, [pc, #48]	; (8005ce8 <InvSubBytes+0x5c>)
 8005cb6:	5c08      	ldrb	r0, [r1, r0]
 8005cb8:	6879      	ldr	r1, [r7, #4]
 8005cba:	0092      	lsls	r2, r2, #2
 8005cbc:	440a      	add	r2, r1
 8005cbe:	4413      	add	r3, r2
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	701a      	strb	r2, [r3, #0]
    for(j=0; j< 4; ++j)
 8005cc4:	7bbb      	ldrb	r3, [r7, #14]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	73bb      	strb	r3, [r7, #14]
 8005cca:	7bbb      	ldrb	r3, [r7, #14]
 8005ccc:	2b03      	cmp	r3, #3
 8005cce:	d9e7      	bls.n	8005ca0 <InvSubBytes+0x14>
  for(i=0; i< 4; ++i)
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	73fb      	strb	r3, [r7, #15]
 8005cd6:	7bfb      	ldrb	r3, [r7, #15]
 8005cd8:	2b03      	cmp	r3, #3
 8005cda:	d9de      	bls.n	8005c9a <InvSubBytes+0xe>
    }
  }
}
 8005cdc:	bf00      	nop
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	08015f18 	.word	0x08015f18

08005cec <InvShiftRows>:

static void InvShiftRows(state_t *state)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to right
  temp=(*state)[3][1];
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	7b5b      	ldrb	r3, [r3, #13]
 8005cf8:	73fb      	strb	r3, [r7, #15]
  (*state)[3][1]=(*state)[2][1];
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	7a5a      	ldrb	r2, [r3, #9]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	735a      	strb	r2, [r3, #13]
  (*state)[2][1]=(*state)[1][1];
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	795a      	ldrb	r2, [r3, #5]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	725a      	strb	r2, [r3, #9]
  (*state)[1][1]=(*state)[0][1];
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	785a      	ldrb	r2, [r3, #1]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	715a      	strb	r2, [r3, #5]
  (*state)[0][1]=temp;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	7bfa      	ldrb	r2, [r7, #15]
 8005d16:	705a      	strb	r2, [r3, #1]

  // Rotate second row 2 columns to right
  temp=(*state)[0][2];
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	789b      	ldrb	r3, [r3, #2]
 8005d1c:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2]=(*state)[2][2];
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	7a9a      	ldrb	r2, [r3, #10]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	709a      	strb	r2, [r3, #2]
  (*state)[2][2]=temp;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	7bfa      	ldrb	r2, [r7, #15]
 8005d2a:	729a      	strb	r2, [r3, #10]

  temp=(*state)[1][2];
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	799b      	ldrb	r3, [r3, #6]
 8005d30:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2]=(*state)[3][2];
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	7b9a      	ldrb	r2, [r3, #14]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	719a      	strb	r2, [r3, #6]
  (*state)[3][2]=temp;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	7bfa      	ldrb	r2, [r7, #15]
 8005d3e:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to right
  temp=(*state)[0][3];
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	78db      	ldrb	r3, [r3, #3]
 8005d44:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3]=(*state)[1][3];
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	79da      	ldrb	r2, [r3, #7]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	70da      	strb	r2, [r3, #3]
  (*state)[1][3]=(*state)[2][3];
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	7ada      	ldrb	r2, [r3, #11]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	71da      	strb	r2, [r3, #7]
  (*state)[2][3]=(*state)[3][3];
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	7bda      	ldrb	r2, [r3, #15]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	72da      	strb	r2, [r3, #11]
  (*state)[3][3]=temp;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	7bfa      	ldrb	r2, [r7, #15]
 8005d62:	73da      	strb	r2, [r3, #15]
}
 8005d64:	bf00      	nop
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <CipherEx>:
  AddRoundKey(Nr, state, RoundKey);
}

// Cipher is the main function that encrypts the PlainText.
static void CipherEx(state_t *state, state_t *out, uint8_t *RoundKey)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  uint8_t round=0;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	75fb      	strb	r3, [r7, #23]

  // Add the First round key to the state before starting the rounds.
  AddRoundKeyEx(0, state, out, RoundKey);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	68f9      	ldr	r1, [r7, #12]
 8005d86:	2000      	movs	r0, #0
 8005d88:	f7ff fab3 	bl	80052f2 <AddRoundKeyEx>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr-1 rounds are executed in the loop below.
  for(round=1; round< Nr; ++round)
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	75fb      	strb	r3, [r7, #23]
 8005d90:	e011      	b.n	8005db6 <CipherEx+0x46>
  {
    SubBytes(out);
 8005d92:	68b8      	ldr	r0, [r7, #8]
 8005d94:	f7ff faea 	bl	800536c <SubBytes>
    ShiftRows(out);
 8005d98:	68b8      	ldr	r0, [r7, #8]
 8005d9a:	f7ff fb17 	bl	80053cc <ShiftRows>
    MixColumns(out);
 8005d9e:	68b8      	ldr	r0, [r7, #8]
 8005da0:	f7ff fb74 	bl	800548c <MixColumns>
    AddRoundKey(round, out, RoundKey);
 8005da4:	7dfb      	ldrb	r3, [r7, #23]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68b9      	ldr	r1, [r7, #8]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff fa66 	bl	800527c <AddRoundKey>
  for(round=1; round< Nr; ++round)
 8005db0:	7dfb      	ldrb	r3, [r7, #23]
 8005db2:	3301      	adds	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
 8005db6:	7dfb      	ldrb	r3, [r7, #23]
 8005db8:	2b09      	cmp	r3, #9
 8005dba:	d9ea      	bls.n	8005d92 <CipherEx+0x22>
  }

  // The last round is given below.
  // The MixColumns function is not here in the last round.
  SubBytes(out);
 8005dbc:	68b8      	ldr	r0, [r7, #8]
 8005dbe:	f7ff fad5 	bl	800536c <SubBytes>
  ShiftRows(out);
 8005dc2:	68b8      	ldr	r0, [r7, #8]
 8005dc4:	f7ff fb02 	bl	80053cc <ShiftRows>
  AddRoundKey(Nr, out, RoundKey);
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	200a      	movs	r0, #10
 8005dce:	f7ff fa55 	bl	800527c <AddRoundKey>
}
 8005dd2:	bf00      	nop
 8005dd4:	3718      	adds	r7, #24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <InvCipher>:

static void InvCipher(state_t *state, uint8_t *RoundKey)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b084      	sub	sp, #16
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
 8005de2:	6039      	str	r1, [r7, #0]
  uint8_t round=0;
 8005de4:	2300      	movs	r3, #0
 8005de6:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	200a      	movs	r0, #10
 8005dee:	f7ff fa45 	bl	800527c <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr-1 rounds are executed in the loop below.
  for(round=(Nr- 1); round> 0; --round)
 8005df2:	2309      	movs	r3, #9
 8005df4:	73fb      	strb	r3, [r7, #15]
 8005df6:	e011      	b.n	8005e1c <InvCipher+0x42>
  {
    InvShiftRows(state);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f7ff ff77 	bl	8005cec <InvShiftRows>
    InvSubBytes(state);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7ff ff44 	bl	8005c8c <InvSubBytes>
    AddRoundKey(round, state, RoundKey);
 8005e04:	7bfb      	ldrb	r3, [r7, #15]
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	6879      	ldr	r1, [r7, #4]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7ff fa36 	bl	800527c <AddRoundKey>
    InvMixColumns(state);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f7ff fbef 	bl	80055f4 <InvMixColumns>
  for(round=(Nr- 1); round> 0; --round)
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	73fb      	strb	r3, [r7, #15]
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1ea      	bne.n	8005df8 <InvCipher+0x1e>
  }

  // The last round is given below.
  // The MixColumns function is not here in the last round.
  InvShiftRows(state);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7ff ff62 	bl	8005cec <InvShiftRows>
  InvSubBytes(state);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7ff ff2f 	bl	8005c8c <InvSubBytes>
  AddRoundKey(0, state, RoundKey);
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	6879      	ldr	r1, [r7, #4]
 8005e32:	2000      	movs	r0, #0
 8005e34:	f7ff fa22 	bl	800527c <AddRoundKey>
}
 8005e38:	bf00      	nop
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <XorWithIv>:

/*****************************************************************************/
/* Public functions:                                                         */
/*****************************************************************************/
static void XorWithIv(uint8_t *buf, uint8_t *Iv)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint8_t i;

  for(i=0; i< AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	73fb      	strb	r3, [r7, #15]
 8005e4e:	e010      	b.n	8005e72 <XorWithIv+0x32>
  {
    buf[i]^=Iv[i];
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	4413      	add	r3, r2
 8005e56:	7819      	ldrb	r1, [r3, #0]
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	781a      	ldrb	r2, [r3, #0]
 8005e60:	7bfb      	ldrb	r3, [r7, #15]
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	4403      	add	r3, r0
 8005e66:	404a      	eors	r2, r1
 8005e68:	b2d2      	uxtb	r2, r2
 8005e6a:	701a      	strb	r2, [r3, #0]
  for(i=0; i< AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	2b0f      	cmp	r3, #15
 8005e76:	d9eb      	bls.n	8005e50 <XorWithIv+0x10>
  }
}
 8005e78:	bf00      	nop
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <AES_CBC_encrypt_bufferEx>:
  //myMemcpy(ctx->Iv, Iv, AES_BLOCKLEN);
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
}

void AES_CBC_encrypt_bufferEx(struct AES_ctx *ctx, uint8_t *buf, uint8_t *out, uint32_t length)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
 8005e90:	603b      	str	r3, [r7, #0]
  uintptr_t i;
  uint8_t *Iv=ctx->Iv;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	33b0      	adds	r3, #176	; 0xb0
 8005e96:	613b      	str	r3, [r7, #16]

  for(i=0; i< length; i+= AES_BLOCKLEN)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	e014      	b.n	8005ec8 <AES_CBC_encrypt_bufferEx+0x44>
  {
    XorWithIv(buf, Iv);
 8005e9e:	6939      	ldr	r1, [r7, #16]
 8005ea0:	68b8      	ldr	r0, [r7, #8]
 8005ea2:	f7ff ffcd 	bl	8005e40 <XorWithIv>
    CipherEx((state_t*)buf, (state_t*)out, ctx->RoundKey);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	68b8      	ldr	r0, [r7, #8]
 8005eae:	f7ff ff5f 	bl	8005d70 <CipherEx>
    Iv=out;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	613b      	str	r3, [r7, #16]
    buf+= AES_BLOCKLEN;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	3310      	adds	r3, #16
 8005eba:	60bb      	str	r3, [r7, #8]
    out+= AES_BLOCKLEN;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	3310      	adds	r3, #16
 8005ec0:	607b      	str	r3, [r7, #4]
  for(i=0; i< length; i+= AES_BLOCKLEN)
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	3310      	adds	r3, #16
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d3e6      	bcc.n	8005e9e <AES_CBC_encrypt_bufferEx+0x1a>
    //printf("Step %d - %d", i/16, i);
  }
  /* store Iv in ctx for next call */
  //myMemcpy(ctx->Iv, Iv, AES_BLOCKLEN);
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	33b0      	adds	r3, #176	; 0xb0
 8005ed4:	2210      	movs	r2, #16
 8005ed6:	6939      	ldr	r1, [r7, #16]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f00e f967 	bl	80141ac <memcpy>
}
 8005ede:	bf00      	nop
 8005ee0:	3718      	adds	r7, #24
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}

08005ee6 <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx *ctx, uint8_t *buf, uint32_t length)
{
 8005ee6:	b5b0      	push	{r4, r5, r7, lr}
 8005ee8:	b08a      	sub	sp, #40	; 0x28
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	60f8      	str	r0, [r7, #12]
 8005eee:	60b9      	str	r1, [r7, #8]
 8005ef0:	607a      	str	r2, [r7, #4]
  uintptr_t i;
  uint8_t storeNextIv[AES_BLOCKLEN];

  for(i=0; i< length; i+= AES_BLOCKLEN)
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef6:	e022      	b.n	8005f3e <AES_CBC_decrypt_buffer+0x58>
  {
    //myMemcpy(storeNextIv, buf, AES_BLOCKLEN);
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	f107 0414 	add.w	r4, r7, #20
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	6859      	ldr	r1, [r3, #4]
 8005f02:	689a      	ldr	r2, [r3, #8]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    InvCipher((state_t*)buf, ctx->RoundKey);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	68b8      	ldr	r0, [r7, #8]
 8005f0e:	f7ff ff64 	bl	8005dda <InvCipher>
    XorWithIv(buf, ctx->Iv);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	33b0      	adds	r3, #176	; 0xb0
 8005f16:	4619      	mov	r1, r3
 8005f18:	68b8      	ldr	r0, [r7, #8]
 8005f1a:	f7ff ff91 	bl	8005e40 <XorWithIv>
    //myMemcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	33b0      	adds	r3, #176	; 0xb0
 8005f22:	461d      	mov	r5, r3
 8005f24:	f107 0414 	add.w	r4, r7, #20
 8005f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f2a:	6028      	str	r0, [r5, #0]
 8005f2c:	6069      	str	r1, [r5, #4]
 8005f2e:	60aa      	str	r2, [r5, #8]
 8005f30:	60eb      	str	r3, [r5, #12]
    buf+= AES_BLOCKLEN;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	3310      	adds	r3, #16
 8005f36:	60bb      	str	r3, [r7, #8]
  for(i=0; i< length; i+= AES_BLOCKLEN)
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	3310      	adds	r3, #16
 8005f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d3d8      	bcc.n	8005ef8 <AES_CBC_decrypt_buffer+0x12>
  }
}
 8005f46:	bf00      	nop
 8005f48:	3728      	adds	r7, #40	; 0x28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f50:	b480      	push	{r7}
 8005f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f54:	4b04      	ldr	r3, [pc, #16]	; (8005f68 <__NVIC_GetPriorityGrouping+0x18>)
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	0a1b      	lsrs	r3, r3, #8
 8005f5a:	f003 0307 	and.w	r3, r3, #7
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr
 8005f68:	e000ed00 	.word	0xe000ed00

08005f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	4603      	mov	r3, r0
 8005f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	db0b      	blt.n	8005f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f7e:	79fb      	ldrb	r3, [r7, #7]
 8005f80:	f003 021f 	and.w	r2, r3, #31
 8005f84:	4907      	ldr	r1, [pc, #28]	; (8005fa4 <__NVIC_EnableIRQ+0x38>)
 8005f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f8a:	095b      	lsrs	r3, r3, #5
 8005f8c:	2001      	movs	r0, #1
 8005f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8005f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f96:	bf00      	nop
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	e000e100 	.word	0xe000e100

08005fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	6039      	str	r1, [r7, #0]
 8005fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	db0a      	blt.n	8005fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	b2da      	uxtb	r2, r3
 8005fc0:	490c      	ldr	r1, [pc, #48]	; (8005ff4 <__NVIC_SetPriority+0x4c>)
 8005fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fc6:	0112      	lsls	r2, r2, #4
 8005fc8:	b2d2      	uxtb	r2, r2
 8005fca:	440b      	add	r3, r1
 8005fcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fd0:	e00a      	b.n	8005fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	4908      	ldr	r1, [pc, #32]	; (8005ff8 <__NVIC_SetPriority+0x50>)
 8005fd8:	79fb      	ldrb	r3, [r7, #7]
 8005fda:	f003 030f 	and.w	r3, r3, #15
 8005fde:	3b04      	subs	r3, #4
 8005fe0:	0112      	lsls	r2, r2, #4
 8005fe2:	b2d2      	uxtb	r2, r2
 8005fe4:	440b      	add	r3, r1
 8005fe6:	761a      	strb	r2, [r3, #24]
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	e000e100 	.word	0xe000e100
 8005ff8:	e000ed00 	.word	0xe000ed00

08005ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b089      	sub	sp, #36	; 0x24
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f1c3 0307 	rsb	r3, r3, #7
 8006016:	2b04      	cmp	r3, #4
 8006018:	bf28      	it	cs
 800601a:	2304      	movcs	r3, #4
 800601c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	3304      	adds	r3, #4
 8006022:	2b06      	cmp	r3, #6
 8006024:	d902      	bls.n	800602c <NVIC_EncodePriority+0x30>
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	3b03      	subs	r3, #3
 800602a:	e000      	b.n	800602e <NVIC_EncodePriority+0x32>
 800602c:	2300      	movs	r3, #0
 800602e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006030:	f04f 32ff 	mov.w	r2, #4294967295
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43da      	mvns	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	401a      	ands	r2, r3
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006044:	f04f 31ff 	mov.w	r1, #4294967295
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	fa01 f303 	lsl.w	r3, r1, r3
 800604e:	43d9      	mvns	r1, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006054:	4313      	orrs	r3, r2
         );
}
 8006056:	4618      	mov	r0, r3
 8006058:	3724      	adds	r7, #36	; 0x24
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
	...

08006064 <LL_ADC_DMA_GetRegAddr>:
  *         (1) Available on devices with several ADC instances.
  * @retval ADC register address
  */
#if defined(ADC_MULTIMODE_SUPPORT)
__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d103      	bne.n	800607c <LL_ADC_DMA_GetRegAddr+0x18>
  {
    /* Retrieve address of register DR */
    data_reg_addr = (uint32_t) &(ADCx->DR);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3340      	adds	r3, #64	; 0x40
 8006078:	60fb      	str	r3, [r7, #12]
 800607a:	e00c      	b.n	8006096 <LL_ADC_DMA_GetRegAddr+0x32>
  }
  else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
  {
    /* Retrieve address of register CDR */
    data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006082:	d003      	beq.n	800608c <LL_ADC_DMA_GetRegAddr+0x28>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a07      	ldr	r2, [pc, #28]	; (80060a4 <LL_ADC_DMA_GetRegAddr+0x40>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d101      	bne.n	8006090 <LL_ADC_DMA_GetRegAddr+0x2c>
 800608c:	4b06      	ldr	r3, [pc, #24]	; (80060a8 <LL_ADC_DMA_GetRegAddr+0x44>)
 800608e:	e000      	b.n	8006092 <LL_ADC_DMA_GetRegAddr+0x2e>
 8006090:	4b06      	ldr	r3, [pc, #24]	; (80060ac <LL_ADC_DMA_GetRegAddr+0x48>)
 8006092:	330c      	adds	r3, #12
 8006094:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 8006096:	68fb      	ldr	r3, [r7, #12]
}
 8006098:	4618      	mov	r0, r3
 800609a:	3714      	adds	r7, #20
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr
 80060a4:	50000100 	.word	0x50000100
 80060a8:	50000300 	.word	0x50000300
 80060ac:	50000700 	.word	0x50000700

080060b0 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80060c0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80060c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	431a      	orrs	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	2a00      	cmp	r2, #0
 80060de:	d002      	beq.n	80060e6 <LL_ADC_SetGainCompensation+0x36>
 80060e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80060e4:	e000      	b.n	80060e8 <LL_ADC_SetGainCompensation+0x38>
 80060e6:	2200      	movs	r2, #0
 80060e8:	431a      	orrs	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	611a      	str	r2, [r3, #16]
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <LL_ADC_REG_SetTriggerEdge>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	60da      	str	r2, [r3, #12]
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	3330      	adds	r3, #48	; 0x30
 8006130:	461a      	mov	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	0a1b      	lsrs	r3, r3, #8
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	f003 030c 	and.w	r3, r3, #12
 800613c:	4413      	add	r3, r2
 800613e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	211f      	movs	r1, #31
 800614c:	fa01 f303 	lsl.w	r3, r1, r3
 8006150:	43db      	mvns	r3, r3
 8006152:	401a      	ands	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	0e9b      	lsrs	r3, r3, #26
 8006158:	f003 011f 	and.w	r1, r3, #31
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f003 031f 	and.w	r3, r3, #31
 8006162:	fa01 f303 	lsl.w	r3, r1, r3
 8006166:	431a      	orrs	r2, r3
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800616c:	bf00      	nop
 800616e:	371c      	adds	r7, #28
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006178:	b480      	push	{r7}
 800617a:	b087      	sub	sp, #28
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	3314      	adds	r3, #20
 8006188:	461a      	mov	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	0e5b      	lsrs	r3, r3, #25
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	4413      	add	r3, r2
 8006196:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	0d1b      	lsrs	r3, r3, #20
 80061a0:	f003 031f 	and.w	r3, r3, #31
 80061a4:	2107      	movs	r1, #7
 80061a6:	fa01 f303 	lsl.w	r3, r1, r3
 80061aa:	43db      	mvns	r3, r3
 80061ac:	401a      	ands	r2, r3
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	0d1b      	lsrs	r3, r3, #20
 80061b2:	f003 031f 	and.w	r3, r3, #31
 80061b6:	6879      	ldr	r1, [r7, #4]
 80061b8:	fa01 f303 	lsl.w	r3, r1, r3
 80061bc:	431a      	orrs	r2, r3
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80061c2:	bf00      	nop
 80061c4:	371c      	adds	r7, #28
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
	...

080061d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e8:	43db      	mvns	r3, r3
 80061ea:	401a      	ands	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f003 0318 	and.w	r3, r3, #24
 80061f2:	4908      	ldr	r1, [pc, #32]	; (8006214 <LL_ADC_SetChannelSingleDiff+0x44>)
 80061f4:	40d9      	lsrs	r1, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	400b      	ands	r3, r1
 80061fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061fe:	431a      	orrs	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006206:	bf00      	nop
 8006208:	3714      	adds	r7, #20
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop
 8006214:	0007ffff 	.word	0x0007ffff

08006218 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800622a:	f023 0303 	bic.w	r3, r3, #3
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	431a      	orrs	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	611a      	str	r2, [r3, #16]
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <LL_ADC_SetOverSamplingDiscont>:
  *         @arg @ref LL_ADC_OVS_REG_CONT
  *         @arg @ref LL_ADC_OVS_REG_DISCONT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
 800624a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	611a      	str	r2, [r3, #16]
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <LL_ADC_ConfigOverSamplingRatioShift>:
  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	f423 72fe 	bic.w	r2, r3, #508	; 0x1fc
 800627c:	6879      	ldr	r1, [r7, #4]
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	430b      	orrs	r3, r1
 8006282:	431a      	orrs	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	611a      	str	r2, [r3, #16]
}
 8006288:	bf00      	nop
 800628a:	3714      	adds	r7, #20
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80062a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6093      	str	r3, [r2, #8]
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80062c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062f4:	f043 0201 	orr.w	r2, r3, #1
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f003 0301 	and.w	r3, r3, #1
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <LL_ADC_IsEnabled+0x18>
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <LL_ADC_IsEnabled+0x1a>
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b02      	cmp	r3, #2
 8006340:	d101      	bne.n	8006346 <LL_ADC_IsDisableOngoing+0x18>
 8006342:	2301      	movs	r3, #1
 8006344:	e000      	b.n	8006348 <LL_ADC_IsDisableOngoing+0x1a>
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006366:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006370:	4313      	orrs	r3, r2
 8006372:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 800637a:	bf00      	nop
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8006386:	b480      	push	{r7}
 8006388:	b083      	sub	sp, #12
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006396:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800639a:	d101      	bne.n	80063a0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800639c:	2301      	movs	r3, #1
 800639e:	e000      	b.n	80063a2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b083      	sub	sp, #12
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063c2:	f043 0204 	orr.w	r2, r3, #4
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80063ca:	bf00      	nop
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063ea:	f043 0210 	orr.w	r2, r3, #16
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80063f2:	bf00      	nop
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr

080063fe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063fe:	b480      	push	{r7}
 8006400:	b083      	sub	sp, #12
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	f003 0304 	and.w	r3, r3, #4
 800640e:	2b04      	cmp	r3, #4
 8006410:	d101      	bne.n	8006416 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006430:	b29b      	uxth	r3, r3
}
 8006432:	4618      	mov	r0, r3
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 800643e:	b480      	push	{r7}
 8006440:	b083      	sub	sp, #12
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b01      	cmp	r3, #1
 8006450:	d101      	bne.n	8006456 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8006452:	2301      	movs	r3, #1
 8006454:	e000      	b.n	8006458 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <LL_ADC_EnableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f043 0204 	orr.w	r2, r3, #4
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	605a      	str	r2, [r3, #4]
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <LL_ADC_EnableIT_OVR>:
  * @rmtoll IER      OVRIE          LL_ADC_EnableIT_OVR
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_OVR);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f043 0210 	orr.w	r2, r3, #16
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	605a      	str	r2, [r3, #4]
}
 8006498:	bf00      	nop
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f023 0208 	bic.w	r2, r3, #8
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	605a      	str	r2, [r3, #4]
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <LL_ADC_DisableIT_OVR>:
  * @rmtoll IER      OVRIE          LL_ADC_DisableIT_OVR
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_OVR);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f023 0210 	bic.w	r2, r3, #16
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	605a      	str	r2, [r3, #4]
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <LL_DMA_EnableChannel>:
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80064f2:	4a0c      	ldr	r2, [pc, #48]	; (8006524 <LL_DMA_EnableChannel+0x40>)
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	4413      	add	r3, r2
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	4413      	add	r3, r2
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4908      	ldr	r1, [pc, #32]	; (8006524 <LL_DMA_EnableChannel+0x40>)
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	440a      	add	r2, r1
 8006508:	7812      	ldrb	r2, [r2, #0]
 800650a:	4611      	mov	r1, r2
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	440a      	add	r2, r1
 8006510:	f043 0301 	orr.w	r3, r3, #1
 8006514:	6013      	str	r3, [r2, #0]
}
 8006516:	bf00      	nop
 8006518:	3714      	adds	r7, #20
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	08016024 	.word	0x08016024

08006528 <LL_DMA_DisableChannel>:
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8006536:	4a0c      	ldr	r2, [pc, #48]	; (8006568 <LL_DMA_DisableChannel+0x40>)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	4413      	add	r3, r2
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4413      	add	r3, r2
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4908      	ldr	r1, [pc, #32]	; (8006568 <LL_DMA_DisableChannel+0x40>)
 8006548:	683a      	ldr	r2, [r7, #0]
 800654a:	440a      	add	r2, r1
 800654c:	7812      	ldrb	r2, [r2, #0]
 800654e:	4611      	mov	r1, r2
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	440a      	add	r2, r1
 8006554:	f023 0301 	bic.w	r3, r3, #1
 8006558:	6013      	str	r3, [r2, #0]
}
 800655a:	bf00      	nop
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	08016024 	.word	0x08016024

0800656c <LL_DMA_SetDataTransferDirection>:
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800657c:	4a0e      	ldr	r2, [pc, #56]	; (80065b8 <LL_DMA_SetDataTransferDirection+0x4c>)
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	4413      	add	r3, r2
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	461a      	mov	r2, r3
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	4413      	add	r3, r2
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006590:	f023 0310 	bic.w	r3, r3, #16
 8006594:	4908      	ldr	r1, [pc, #32]	; (80065b8 <LL_DMA_SetDataTransferDirection+0x4c>)
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	440a      	add	r2, r1
 800659a:	7812      	ldrb	r2, [r2, #0]
 800659c:	4611      	mov	r1, r2
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	440a      	add	r2, r1
 80065a2:	4611      	mov	r1, r2
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	600b      	str	r3, [r1, #0]
}
 80065aa:	bf00      	nop
 80065ac:	371c      	adds	r7, #28
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	08016024 	.word	0x08016024

080065bc <LL_DMA_GetDataTransferDirection>:
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80065ca:	4a08      	ldr	r2, [pc, #32]	; (80065ec <LL_DMA_GetDataTransferDirection+0x30>)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	4413      	add	r3, r2
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	4413      	add	r3, r2
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	f244 0310 	movw	r3, #16400	; 0x4010
 80065de:	4013      	ands	r3, r2
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	08016024 	.word	0x08016024

080065f0 <LL_DMA_SetMode>:
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8006600:	4a0d      	ldr	r2, [pc, #52]	; (8006638 <LL_DMA_SetMode+0x48>)
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	4413      	add	r3, r2
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	461a      	mov	r2, r3
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	4413      	add	r3, r2
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f023 0220 	bic.w	r2, r3, #32
 8006614:	4908      	ldr	r1, [pc, #32]	; (8006638 <LL_DMA_SetMode+0x48>)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	440b      	add	r3, r1
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	4619      	mov	r1, r3
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	440b      	add	r3, r1
 8006622:	4619      	mov	r1, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4313      	orrs	r3, r2
 8006628:	600b      	str	r3, [r1, #0]
}
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	08016024 	.word	0x08016024

0800663c <LL_DMA_SetPeriphIncMode>:
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 800664c:	4a0d      	ldr	r2, [pc, #52]	; (8006684 <LL_DMA_SetPeriphIncMode+0x48>)
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	4413      	add	r3, r2
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	461a      	mov	r2, r3
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	4413      	add	r3, r2
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006660:	4908      	ldr	r1, [pc, #32]	; (8006684 <LL_DMA_SetPeriphIncMode+0x48>)
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	440b      	add	r3, r1
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	4619      	mov	r1, r3
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	440b      	add	r3, r1
 800666e:	4619      	mov	r1, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4313      	orrs	r3, r2
 8006674:	600b      	str	r3, [r1, #0]
}
 8006676:	bf00      	nop
 8006678:	371c      	adds	r7, #28
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	08016024 	.word	0x08016024

08006688 <LL_DMA_SetMemoryIncMode>:
{
 8006688:	b480      	push	{r7}
 800668a:	b087      	sub	sp, #28
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8006698:	4a0d      	ldr	r2, [pc, #52]	; (80066d0 <LL_DMA_SetMemoryIncMode+0x48>)
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	4413      	add	r3, r2
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	461a      	mov	r2, r3
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	4413      	add	r3, r2
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066ac:	4908      	ldr	r1, [pc, #32]	; (80066d0 <LL_DMA_SetMemoryIncMode+0x48>)
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	440b      	add	r3, r1
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	4619      	mov	r1, r3
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	440b      	add	r3, r1
 80066ba:	4619      	mov	r1, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4313      	orrs	r3, r2
 80066c0:	600b      	str	r3, [r1, #0]
}
 80066c2:	bf00      	nop
 80066c4:	371c      	adds	r7, #28
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	08016024 	.word	0x08016024

080066d4 <LL_DMA_SetPeriphSize>:
{
 80066d4:	b480      	push	{r7}
 80066d6:	b087      	sub	sp, #28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80066e4:	4a0d      	ldr	r2, [pc, #52]	; (800671c <LL_DMA_SetPeriphSize+0x48>)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	4413      	add	r3, r2
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	461a      	mov	r2, r3
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	4413      	add	r3, r2
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80066f8:	4908      	ldr	r1, [pc, #32]	; (800671c <LL_DMA_SetPeriphSize+0x48>)
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	440b      	add	r3, r1
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	4619      	mov	r1, r3
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	440b      	add	r3, r1
 8006706:	4619      	mov	r1, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4313      	orrs	r3, r2
 800670c:	600b      	str	r3, [r1, #0]
}
 800670e:	bf00      	nop
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	08016024 	.word	0x08016024

08006720 <LL_DMA_SetMemorySize>:
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8006730:	4a0d      	ldr	r2, [pc, #52]	; (8006768 <LL_DMA_SetMemorySize+0x48>)
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	4413      	add	r3, r2
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	461a      	mov	r2, r3
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	4413      	add	r3, r2
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006744:	4908      	ldr	r1, [pc, #32]	; (8006768 <LL_DMA_SetMemorySize+0x48>)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	440b      	add	r3, r1
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	4619      	mov	r1, r3
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	440b      	add	r3, r1
 8006752:	4619      	mov	r1, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4313      	orrs	r3, r2
 8006758:	600b      	str	r3, [r1, #0]
}
 800675a:	bf00      	nop
 800675c:	371c      	adds	r7, #28
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	08016024 	.word	0x08016024

0800676c <LL_DMA_SetChannelPriorityLevel>:
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 800677c:	4a0d      	ldr	r2, [pc, #52]	; (80067b4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	4413      	add	r3, r2
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	4413      	add	r3, r2
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006790:	4908      	ldr	r1, [pc, #32]	; (80067b4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	440b      	add	r3, r1
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	4619      	mov	r1, r3
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	440b      	add	r3, r1
 800679e:	4619      	mov	r1, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	600b      	str	r3, [r1, #0]
}
 80067a6:	bf00      	nop
 80067a8:	371c      	adds	r7, #28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	08016024 	.word	0x08016024

080067b8 <LL_DMA_SetDataLength>:
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80067c8:	4a0d      	ldr	r2, [pc, #52]	; (8006800 <LL_DMA_SetDataLength+0x48>)
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	4413      	add	r3, r2
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	461a      	mov	r2, r3
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	4413      	add	r3, r2
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	0c1b      	lsrs	r3, r3, #16
 80067da:	041b      	lsls	r3, r3, #16
 80067dc:	4908      	ldr	r1, [pc, #32]	; (8006800 <LL_DMA_SetDataLength+0x48>)
 80067de:	68ba      	ldr	r2, [r7, #8]
 80067e0:	440a      	add	r2, r1
 80067e2:	7812      	ldrb	r2, [r2, #0]
 80067e4:	4611      	mov	r1, r2
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	440a      	add	r2, r1
 80067ea:	4611      	mov	r1, r2
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	604b      	str	r3, [r1, #4]
}
 80067f2:	bf00      	nop
 80067f4:	371c      	adds	r7, #28
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	08016024 	.word	0x08016024

08006804 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8006804:	b480      	push	{r7}
 8006806:	b087      	sub	sp, #28
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
 8006810:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8006816:	6a3b      	ldr	r3, [r7, #32]
 8006818:	2b10      	cmp	r3, #16
 800681a:	d114      	bne.n	8006846 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 800681c:	4a17      	ldr	r2, [pc, #92]	; (800687c <LL_DMA_ConfigAddresses+0x78>)
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	4413      	add	r3, r2
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	461a      	mov	r2, r3
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	4413      	add	r3, r2
 800682a:	461a      	mov	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 8006830:	4a12      	ldr	r2, [pc, #72]	; (800687c <LL_DMA_ConfigAddresses+0x78>)
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	4413      	add	r3, r2
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	461a      	mov	r2, r3
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	4413      	add	r3, r2
 800683e:	461a      	mov	r2, r3
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 8006844:	e013      	b.n	800686e <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 8006846:	4a0d      	ldr	r2, [pc, #52]	; (800687c <LL_DMA_ConfigAddresses+0x78>)
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	4413      	add	r3, r2
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	461a      	mov	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	4413      	add	r3, r2
 8006854:	461a      	mov	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 800685a:	4a08      	ldr	r2, [pc, #32]	; (800687c <LL_DMA_ConfigAddresses+0x78>)
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	4413      	add	r3, r2
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	461a      	mov	r2, r3
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	4413      	add	r3, r2
 8006868:	461a      	mov	r2, r3
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	60d3      	str	r3, [r2, #12]
}
 800686e:	bf00      	nop
 8006870:	371c      	adds	r7, #28
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	08016024 	.word	0x08016024

08006880 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	0a9b      	lsrs	r3, r3, #10
 8006890:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8006894:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	4413      	add	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80068a8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80068be:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	430a      	orrs	r2, r1
 80068c6:	601a      	str	r2, [r3, #0]
}
 80068c8:	bf00      	nop
 80068ca:	371c      	adds	r7, #28
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <LL_DMA_IsActiveFlag_TE1>:
  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0308 	and.w	r3, r3, #8
 80068e4:	2b08      	cmp	r3, #8
 80068e6:	d101      	bne.n	80068ec <LL_DMA_IsActiveFlag_TE1+0x18>
 80068e8:	2301      	movs	r3, #1
 80068ea:	e000      	b.n	80068ee <LL_DMA_IsActiveFlag_TE1+0x1a>
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <LL_DMA_IsActiveFlag_TE2>:
  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690a:	2b80      	cmp	r3, #128	; 0x80
 800690c:	d101      	bne.n	8006912 <LL_DMA_IsActiveFlag_TE2+0x18>
 800690e:	2301      	movs	r3, #1
 8006910:	e000      	b.n	8006914 <LL_DMA_IsActiveFlag_TE2+0x1a>
 8006912:	2300      	movs	r3, #0
}
 8006914:	4618      	mov	r0, r3
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <LL_DMA_IsActiveFlag_TE3>:
  * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006930:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006934:	d101      	bne.n	800693a <LL_DMA_IsActiveFlag_TE3+0x1a>
 8006936:	2301      	movs	r3, #1
 8006938:	e000      	b.n	800693c <LL_DMA_IsActiveFlag_TE3+0x1c>
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <LL_DMA_IsActiveFlag_TE4>:
  * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006958:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800695c:	d101      	bne.n	8006962 <LL_DMA_IsActiveFlag_TE4+0x1a>
 800695e:	2301      	movs	r3, #1
 8006960:	e000      	b.n	8006964 <LL_DMA_IsActiveFlag_TE4+0x1c>
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <LL_DMA_IsActiveFlag_TE5>:
  * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006980:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006984:	d101      	bne.n	800698a <LL_DMA_IsActiveFlag_TE5+0x1a>
 8006986:	2301      	movs	r3, #1
 8006988:	e000      	b.n	800698c <LL_DMA_IsActiveFlag_TE5+0x1c>
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80069ac:	d101      	bne.n	80069b2 <LL_DMA_IsActiveFlag_TE6+0x1a>
 80069ae:	2301      	movs	r3, #1
 80069b0:	e000      	b.n	80069b4 <LL_DMA_IsActiveFlag_TE6+0x1c>
 80069b2:	2300      	movs	r3, #0
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 80069ce:	4a0c      	ldr	r2, [pc, #48]	; (8006a00 <LL_DMA_EnableIT_TC+0x40>)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	4413      	add	r3, r2
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	4413      	add	r3, r2
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4908      	ldr	r1, [pc, #32]	; (8006a00 <LL_DMA_EnableIT_TC+0x40>)
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	440a      	add	r2, r1
 80069e4:	7812      	ldrb	r2, [r2, #0]
 80069e6:	4611      	mov	r1, r2
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	440a      	add	r2, r1
 80069ec:	f043 0302 	orr.w	r3, r3, #2
 80069f0:	6013      	str	r3, [r2, #0]
}
 80069f2:	bf00      	nop
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	08016024 	.word	0x08016024

08006a04 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 8006a12:	4a0c      	ldr	r2, [pc, #48]	; (8006a44 <LL_DMA_EnableIT_TE+0x40>)
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	4413      	add	r3, r2
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	4413      	add	r3, r2
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4908      	ldr	r1, [pc, #32]	; (8006a44 <LL_DMA_EnableIT_TE+0x40>)
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	440a      	add	r2, r1
 8006a28:	7812      	ldrb	r2, [r2, #0]
 8006a2a:	4611      	mov	r1, r2
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	440a      	add	r2, r1
 8006a30:	f043 0308 	orr.w	r3, r3, #8
 8006a34:	6013      	str	r3, [r2, #0]
}
 8006a36:	bf00      	nop
 8006a38:	3714      	adds	r7, #20
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	08016024 	.word	0x08016024

08006a48 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006a4c:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <LL_RCC_HSE_Enable+0x1c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a04      	ldr	r2, [pc, #16]	; (8006a64 <LL_RCC_HSE_Enable+0x1c>)
 8006a52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a56:	6013      	str	r3, [r2, #0]
}
 8006a58:	bf00      	nop
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	40021000 	.word	0x40021000

08006a68 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006a6c:	4b07      	ldr	r3, [pc, #28]	; (8006a8c <LL_RCC_HSE_IsReady+0x24>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a78:	d101      	bne.n	8006a7e <LL_RCC_HSE_IsReady+0x16>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e000      	b.n	8006a80 <LL_RCC_HSE_IsReady+0x18>
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40021000 	.word	0x40021000

08006a90 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006a98:	4b06      	ldr	r3, [pc, #24]	; (8006ab4 <LL_RCC_SetSysClkSource+0x24>)
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f023 0203 	bic.w	r2, r3, #3
 8006aa0:	4904      	ldr	r1, [pc, #16]	; (8006ab4 <LL_RCC_SetSysClkSource+0x24>)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	608b      	str	r3, [r1, #8]
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr
 8006ab4:	40021000 	.word	0x40021000

08006ab8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006abc:	4b04      	ldr	r3, [pc, #16]	; (8006ad0 <LL_RCC_GetSysClkSource+0x18>)
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f003 030c 	and.w	r3, r3, #12
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40021000 	.word	0x40021000

08006ad4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006adc:	4b06      	ldr	r3, [pc, #24]	; (8006af8 <LL_RCC_SetAHBPrescaler+0x24>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ae4:	4904      	ldr	r1, [pc, #16]	; (8006af8 <LL_RCC_SetAHBPrescaler+0x24>)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	608b      	str	r3, [r1, #8]
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr
 8006af8:	40021000 	.word	0x40021000

08006afc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006b04:	4b06      	ldr	r3, [pc, #24]	; (8006b20 <LL_RCC_SetAPB1Prescaler+0x24>)
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006b0c:	4904      	ldr	r1, [pc, #16]	; (8006b20 <LL_RCC_SetAPB1Prescaler+0x24>)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	608b      	str	r3, [r1, #8]
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	40021000 	.word	0x40021000

08006b24 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006b2c:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <LL_RCC_SetAPB2Prescaler+0x24>)
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006b34:	4904      	ldr	r1, [pc, #16]	; (8006b48 <LL_RCC_SetAPB2Prescaler+0x24>)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	608b      	str	r3, [r1, #8]
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr
 8006b48:	40021000 	.word	0x40021000

08006b4c <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8006b54:	4b09      	ldr	r3, [pc, #36]	; (8006b7c <LL_RCC_SetUSARTClockSource+0x30>)
 8006b56:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	0c1b      	lsrs	r3, r3, #16
 8006b5e:	43db      	mvns	r3, r3
 8006b60:	401a      	ands	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	4905      	ldr	r1, [pc, #20]	; (8006b7c <LL_RCC_SetUSARTClockSource+0x30>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40021000 	.word	0x40021000

08006b80 <LL_RCC_SetUARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
 8006b88:	4b09      	ldr	r3, [pc, #36]	; (8006bb0 <LL_RCC_SetUARTClockSource+0x30>)
 8006b8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	0c1b      	lsrs	r3, r3, #16
 8006b92:	43db      	mvns	r3, r3
 8006b94:	401a      	ands	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	4905      	ldr	r1, [pc, #20]	; (8006bb0 <LL_RCC_SetUARTClockSource+0x30>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006ba2:	bf00      	nop
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	40021000 	.word	0x40021000

08006bb4 <LL_RCC_SetLPUARTClockSource>:
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006bbc:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <LL_RCC_SetLPUARTClockSource+0x28>)
 8006bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bc2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006bc6:	4905      	ldr	r1, [pc, #20]	; (8006bdc <LL_RCC_SetLPUARTClockSource+0x28>)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	40021000 	.word	0x40021000

08006be0 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	0e1a      	lsrs	r2, r3, #24
 8006bec:	4b0f      	ldr	r3, [pc, #60]	; (8006c2c <LL_RCC_SetI2CClockSource+0x4c>)
 8006bee:	4413      	add	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x001F0000U) >> 16U)));
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	0c1b      	lsrs	r3, r3, #16
 8006bfa:	f003 031f 	and.w	r3, r3, #31
 8006bfe:	2103      	movs	r1, #3
 8006c00:	fa01 f303 	lsl.w	r3, r1, r3
 8006c04:	43db      	mvns	r3, r3
 8006c06:	401a      	ands	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	b2d9      	uxtb	r1, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	0c1b      	lsrs	r3, r3, #16
 8006c10:	f003 031f 	and.w	r3, r3, #31
 8006c14:	fa01 f303 	lsl.w	r3, r1, r3
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	601a      	str	r2, [r3, #0]
}
 8006c1e:	bf00      	nop
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40021088 	.word	0x40021088

08006c30 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8006c38:	4b0e      	ldr	r3, [pc, #56]	; (8006c74 <LL_RCC_SetADCClockSource+0x44>)
 8006c3a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	0c1b      	lsrs	r3, r3, #16
 8006c42:	f003 031f 	and.w	r3, r3, #31
 8006c46:	2103      	movs	r1, #3
 8006c48:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	401a      	ands	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	b2d9      	uxtb	r1, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	0c1b      	lsrs	r3, r3, #16
 8006c58:	f003 031f 	and.w	r3, r3, #31
 8006c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c60:	4904      	ldr	r1, [pc, #16]	; (8006c74 <LL_RCC_SetADCClockSource+0x44>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	40021000 	.word	0x40021000

08006c78 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006c7c:	4b05      	ldr	r3, [pc, #20]	; (8006c94 <LL_RCC_PLL_Enable+0x1c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a04      	ldr	r2, [pc, #16]	; (8006c94 <LL_RCC_PLL_Enable+0x1c>)
 8006c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c86:	6013      	str	r3, [r2, #0]
}
 8006c88:	bf00      	nop
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	40021000 	.word	0x40021000

08006c98 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006c9c:	4b07      	ldr	r3, [pc, #28]	; (8006cbc <LL_RCC_PLL_IsReady+0x24>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ca4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ca8:	d101      	bne.n	8006cae <LL_RCC_PLL_IsReady+0x16>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e000      	b.n	8006cb0 <LL_RCC_PLL_IsReady+0x18>
 8006cae:	2300      	movs	r3, #0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	40021000 	.word	0x40021000

08006cc0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
 8006ccc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8006cce:	4b0a      	ldr	r3, [pc, #40]	; (8006cf8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	4b0a      	ldr	r3, [pc, #40]	; (8006cfc <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	68f9      	ldr	r1, [r7, #12]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	4311      	orrs	r1, r2
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	0212      	lsls	r2, r2, #8
 8006ce0:	4311      	orrs	r1, r2
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	4904      	ldr	r1, [pc, #16]	; (8006cf8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8006cec:	bf00      	nop
 8006cee:	3714      	adds	r7, #20
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	40021000 	.word	0x40021000
 8006cfc:	f9ff800c 	.word	0xf9ff800c

08006d00 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8006d00:	b480      	push	{r7}
 8006d02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8006d04:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	4a04      	ldr	r2, [pc, #16]	; (8006d1c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8006d0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d0e:	60d3      	str	r3, [r2, #12]
}
 8006d10:	bf00      	nop
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	40021000 	.word	0x40021000

08006d20 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006d2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d2c:	4907      	ldr	r1, [pc, #28]	; (8006d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8006d34:	4b05      	ldr	r3, [pc, #20]	; (8006d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006d36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
}
 8006d40:	bf00      	nop
 8006d42:	3714      	adds	r7, #20
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr
 8006d4c:	40021000 	.word	0x40021000

08006d50 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006d58:	4b08      	ldr	r3, [pc, #32]	; (8006d7c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d5c:	4907      	ldr	r1, [pc, #28]	; (8006d7c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006d64:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
}
 8006d70:	bf00      	nop
 8006d72:	3714      	adds	r7, #20
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	40021000 	.word	0x40021000

08006d80 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006d88:	4b08      	ldr	r3, [pc, #32]	; (8006dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8006d8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d8c:	4907      	ldr	r1, [pc, #28]	; (8006dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006d94:	4b05      	ldr	r3, [pc, #20]	; (8006dac <LL_APB1_GRP1_EnableClock+0x2c>)
 8006d96:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
}
 8006da0:	bf00      	nop
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr
 8006dac:	40021000 	.word	0x40021000

08006db0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8006db8:	4b08      	ldr	r3, [pc, #32]	; (8006ddc <LL_APB2_GRP1_EnableClock+0x2c>)
 8006dba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006dbc:	4907      	ldr	r1, [pc, #28]	; (8006ddc <LL_APB2_GRP1_EnableClock+0x2c>)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006dc4:	4b05      	ldr	r3, [pc, #20]	; (8006ddc <LL_APB2_GRP1_EnableClock+0x2c>)
 8006dc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006dce:	68fb      	ldr	r3, [r7, #12]
}
 8006dd0:	bf00      	nop
 8006dd2:	3714      	adds	r7, #20
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	40021000 	.word	0x40021000

08006de0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b087      	sub	sp, #28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8006dea:	4a18      	ldr	r2, [pc, #96]	; (8006e4c <LL_SYSCFG_SetEXTISource+0x6c>)
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	3302      	adds	r3, #2
 8006df4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	0c1b      	lsrs	r3, r3, #16
 8006dfc:	43db      	mvns	r3, r3
 8006dfe:	ea02 0103 	and.w	r1, r2, r3
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	0c1b      	lsrs	r3, r3, #16
 8006e06:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	fa93 f3a3 	rbit	r3, r3
 8006e0e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8006e1a:	2320      	movs	r3, #32
 8006e1c:	e003      	b.n	8006e26 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	fab3 f383 	clz	r3, r3
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	409a      	lsls	r2, r3
 8006e2e:	4807      	ldr	r0, [pc, #28]	; (8006e4c <LL_SYSCFG_SetEXTISource+0x6c>)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	f003 0303 	and.w	r3, r3, #3
 8006e36:	430a      	orrs	r2, r1
 8006e38:	3302      	adds	r3, #2
 8006e3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006e3e:	bf00      	nop
 8006e40:	371c      	adds	r7, #28
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	40010000 	.word	0x40010000

08006e50 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8006e58:	4b06      	ldr	r3, [pc, #24]	; (8006e74 <LL_FLASH_SetLatency+0x24>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f023 020f 	bic.w	r2, r3, #15
 8006e60:	4904      	ldr	r1, [pc, #16]	; (8006e74 <LL_FLASH_SetLatency+0x24>)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	600b      	str	r3, [r1, #0]
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	40022000 	.word	0x40022000

08006e78 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8006e7c:	4b04      	ldr	r3, [pc, #16]	; (8006e90 <LL_FLASH_GetLatency+0x18>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 030f 	and.w	r3, r3, #15
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	40022000 	.word	0x40022000

08006e94 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8006e94:	b480      	push	{r7}
 8006e96:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e98:	4b06      	ldr	r3, [pc, #24]	; (8006eb4 <LL_PWR_EnableRange1BoostMode+0x20>)
 8006e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e9e:	4a05      	ldr	r2, [pc, #20]	; (8006eb4 <LL_PWR_EnableRange1BoostMode+0x20>)
 8006ea0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ea4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8006ea8:	bf00      	nop
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40007000 	.word	0x40007000

08006eb8 <LL_SPI_Enable>:
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	601a      	str	r2, [r3, #0]
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <LL_SPI_SetStandard>:
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f023 0210 	bic.w	r2, r3, #16
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	605a      	str	r2, [r3, #4]
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <LL_SPI_EnableNSSPulseMgt>:
{
 8006efe:	b480      	push	{r7}
 8006f00:	b083      	sub	sp, #12
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f043 0208 	orr.w	r2, r3, #8
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	605a      	str	r2, [r3, #4]
}
 8006f12:	bf00      	nop
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <LL_USART_Enable>:
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f043 0201 	orr.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	601a      	str	r2, [r3, #0]
}
 8006f32:	bf00      	nop
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr

08006f3e <LL_USART_DisableFIFO>:
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	601a      	str	r2, [r3, #0]
}
 8006f52:	bf00      	nop
 8006f54:	370c      	adds	r7, #12
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr

08006f5e <LL_USART_SetTXFIFOThreshold>:
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b083      	sub	sp, #12
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
 8006f66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	075b      	lsls	r3, r3, #29
 8006f74:	431a      	orrs	r2, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	609a      	str	r2, [r3, #8]
}
 8006f7a:	bf00      	nop
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <LL_USART_SetRXFIFOThreshold>:
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	065b      	lsls	r3, r3, #25
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	609a      	str	r2, [r3, #8]
}
 8006fa2:	bf00      	nop
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <LL_USART_ConfigAsyncMode>:
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	609a      	str	r2, [r3, #8]
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <LL_USART_IsActiveFlag_TEACK>:
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	69db      	ldr	r3, [r3, #28]
 8006fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006fee:	d101      	bne.n	8006ff4 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e000      	b.n	8006ff6 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	370c      	adds	r7, #12
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr

08007002 <LL_USART_IsActiveFlag_REACK>:
{
 8007002:	b480      	push	{r7}
 8007004:	b083      	sub	sp, #12
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007012:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007016:	d101      	bne.n	800701c <LL_USART_IsActiveFlag_REACK+0x1a>
 8007018:	2301      	movs	r3, #1
 800701a:	e000      	b.n	800701e <LL_USART_IsActiveFlag_REACK+0x1c>
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	370c      	adds	r7, #12
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr

0800702a <LL_USART_EnableDMAReq_RX>:
{
 800702a:	b480      	push	{r7}
 800702c:	b083      	sub	sp, #12
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	609a      	str	r2, [r3, #8]
}
 800703e:	bf00      	nop
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr

0800704a <LL_USART_DMA_GetRegAddr>:
{
 800704a:	b480      	push	{r7}
 800704c:	b085      	sub	sp, #20
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	6039      	str	r1, [r7, #0]
  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d103      	bne.n	8007062 <LL_USART_DMA_GetRegAddr+0x18>
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	3328      	adds	r3, #40	; 0x28
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	e002      	b.n	8007068 <LL_USART_DMA_GetRegAddr+0x1e>
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	3324      	adds	r3, #36	; 0x24
 8007066:	60fb      	str	r3, [r7, #12]
  return data_reg_addr;
 8007068:	68fb      	ldr	r3, [r7, #12]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <LL_USART_TransmitData8>:
{
 8007076:	b480      	push	{r7}
 8007078:	b083      	sub	sp, #12
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	460b      	mov	r3, r1
 8007080:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8007082:	78fa      	ldrb	r2, [r7, #3]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <LL_GPIO_SetPinMode>:
{
 8007094:	b480      	push	{r7}
 8007096:	b08b      	sub	sp, #44	; 0x2c
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	fa93 f3a3 	rbit	r3, r3
 80070ae:	613b      	str	r3, [r7, #16]
  return result;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80070ba:	2320      	movs	r3, #32
 80070bc:	e003      	b.n	80070c6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	fab3 f383 	clz	r3, r3
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	005b      	lsls	r3, r3, #1
 80070c8:	2103      	movs	r1, #3
 80070ca:	fa01 f303 	lsl.w	r3, r1, r3
 80070ce:	43db      	mvns	r3, r3
 80070d0:	401a      	ands	r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	fa93 f3a3 	rbit	r3, r3
 80070dc:	61fb      	str	r3, [r7, #28]
  return result;
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80070e8:	2320      	movs	r3, #32
 80070ea:	e003      	b.n	80070f4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80070ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ee:	fab3 f383 	clz	r3, r3
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	6879      	ldr	r1, [r7, #4]
 80070f8:	fa01 f303 	lsl.w	r3, r1, r3
 80070fc:	431a      	orrs	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	601a      	str	r2, [r3, #0]
}
 8007102:	bf00      	nop
 8007104:	372c      	adds	r7, #44	; 0x2c
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <LL_GPIO_SetPinPull>:
{
 800710e:	b480      	push	{r7}
 8007110:	b08b      	sub	sp, #44	; 0x2c
 8007112:	af00      	add	r7, sp, #0
 8007114:	60f8      	str	r0, [r7, #12]
 8007116:	60b9      	str	r1, [r7, #8]
 8007118:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	fa93 f3a3 	rbit	r3, r3
 8007128:	613b      	str	r3, [r7, #16]
  return result;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d101      	bne.n	8007138 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8007134:	2320      	movs	r3, #32
 8007136:	e003      	b.n	8007140 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	fab3 f383 	clz	r3, r3
 800713e:	b2db      	uxtb	r3, r3
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	2103      	movs	r1, #3
 8007144:	fa01 f303 	lsl.w	r3, r1, r3
 8007148:	43db      	mvns	r3, r3
 800714a:	401a      	ands	r2, r3
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	fa93 f3a3 	rbit	r3, r3
 8007156:	61fb      	str	r3, [r7, #28]
  return result;
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	d101      	bne.n	8007166 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8007162:	2320      	movs	r3, #32
 8007164:	e003      	b.n	800716e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8007166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007168:	fab3 f383 	clz	r3, r3
 800716c:	b2db      	uxtb	r3, r3
 800716e:	005b      	lsls	r3, r3, #1
 8007170:	6879      	ldr	r1, [r7, #4]
 8007172:	fa01 f303 	lsl.w	r3, r1, r3
 8007176:	431a      	orrs	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	60da      	str	r2, [r3, #12]
}
 800717c:	bf00      	nop
 800717e:	372c      	adds	r7, #44	; 0x2c
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <LL_GPIO_IsInputPinSet>:
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	691a      	ldr	r2, [r3, #16]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	4013      	ands	r3, r2
 800719a:	683a      	ldr	r2, [r7, #0]
 800719c:	429a      	cmp	r2, r3
 800719e:	d101      	bne.n	80071a4 <LL_GPIO_IsInputPinSet+0x1c>
 80071a0:	2301      	movs	r3, #1
 80071a2:	e000      	b.n	80071a6 <LL_GPIO_IsInputPinSet+0x1e>
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <LL_GPIO_SetOutputPin>:
{
 80071b2:	b480      	push	{r7}
 80071b4:	b083      	sub	sp, #12
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	619a      	str	r2, [r3, #24]
}
 80071c2:	bf00      	nop
 80071c4:	370c      	adds	r7, #12
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <LL_GPIO_ResetOutputPin>:
{
 80071ce:	b480      	push	{r7}
 80071d0:	b083      	sub	sp, #12
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
 80071d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b085      	sub	sp, #20
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	4013      	ands	r3, r2
 8007200:	041a      	lsls	r2, r3, #16
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	43d9      	mvns	r1, r3
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	400b      	ands	r3, r1
 800720a:	431a      	orrs	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	619a      	str	r2, [r3, #24]
}
 8007210:	bf00      	nop
 8007212:	3714      	adds	r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <byte2int>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t byte2int(uint8_t high, uint8_t low)
{
 800721c:	b480      	push	{r7}
 800721e:	b085      	sub	sp, #20
 8007220:	af00      	add	r7, sp, #0
 8007222:	4603      	mov	r3, r0
 8007224:	460a      	mov	r2, r1
 8007226:	71fb      	strb	r3, [r7, #7]
 8007228:	4613      	mov	r3, r2
 800722a:	71bb      	strb	r3, [r7, #6]
  uint32_t intbuffer=0;
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]

  intbuffer=high;
 8007230:	79fb      	ldrb	r3, [r7, #7]
 8007232:	60fb      	str	r3, [r7, #12]
  intbuffer<<=8;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	021b      	lsls	r3, r3, #8
 8007238:	60fb      	str	r3, [r7, #12]
  intbuffer+=low;
 800723a:	79bb      	ldrb	r3, [r7, #6]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]

  return intbuffer;
 8007242:	68fb      	ldr	r3, [r7, #12]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <compare>:

int static compare(const void *first, const void *second)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  if(*(uint16_t*)first> *(uint16_t*)second)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	881a      	ldrh	r2, [r3, #0]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	429a      	cmp	r2, r3
 8007264:	d901      	bls.n	800726a <compare+0x1a>
  {
    return 1;
 8007266:	2301      	movs	r3, #1
 8007268:	e009      	b.n	800727e <compare+0x2e>
  }
  else if(*(uint16_t*)first< *(uint16_t*)second)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	881a      	ldrh	r2, [r3, #0]
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	881b      	ldrh	r3, [r3, #0]
 8007272:	429a      	cmp	r2, r3
 8007274:	d202      	bcs.n	800727c <compare+0x2c>
  {
    return -1;
 8007276:	f04f 33ff 	mov.w	r3, #4294967295
 800727a:	e000      	b.n	800727e <compare+0x2e>
  }
  else
  {
    return 0;
 800727c:	2300      	movs	r3, #0
  }
}
 800727e:	4618      	mov	r0, r3
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <value_init>:

void value_init()
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
  Ready_A_Stop();
 8007292:	f7fa f8a5 	bl	80013e0 <Ready_A_Stop>
  POWER_DA_CONTROL_A(RESET);
 8007296:	2000      	movs	r0, #0
 8007298:	f7f9 ffee 	bl	8001278 <POWER_DA_CONTROL_A>
  Ready_B_Stop();
 800729c:	f7fa f8f6 	bl	800148c <Ready_B_Stop>
  POWER_DA_CONTROL_B(RESET);
 80072a0:	2000      	movs	r0, #0
 80072a2:	f7fa f81f 	bl	80012e4 <POWER_DA_CONTROL_B>

  memset(rbuf1, 0, rx_buff_size1);
 80072a6:	221e      	movs	r2, #30
 80072a8:	2100      	movs	r1, #0
 80072aa:	48a2      	ldr	r0, [pc, #648]	; (8007534 <value_init+0x2a8>)
 80072ac:	f00c ff89 	bl	80141c2 <memset>
  memset(rbuf3, 0, rx_buff_size3);
 80072b0:	2214      	movs	r2, #20
 80072b2:	2100      	movs	r1, #0
 80072b4:	48a0      	ldr	r0, [pc, #640]	; (8007538 <value_init+0x2ac>)
 80072b6:	f00c ff84 	bl	80141c2 <memset>
  memset(rbuf5, 0, rx_buff_size5);
 80072ba:	2214      	movs	r2, #20
 80072bc:	2100      	movs	r1, #0
 80072be:	489f      	ldr	r0, [pc, #636]	; (800753c <value_init+0x2b0>)
 80072c0:	f00c ff7f 	bl	80141c2 <memset>

  PSC_Version1=0;
 80072c4:	4b9e      	ldr	r3, [pc, #632]	; (8007540 <value_init+0x2b4>)
 80072c6:	2200      	movs	r2, #0
 80072c8:	601a      	str	r2, [r3, #0]
  PSC_Version2=0;
 80072ca:	4b9e      	ldr	r3, [pc, #632]	; (8007544 <value_init+0x2b8>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]

  _bit_txnak1=0;
 80072d0:	4b9d      	ldr	r3, [pc, #628]	; (8007548 <value_init+0x2bc>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	701a      	strb	r2, [r3, #0]
  _bit_rxnak1=0;
 80072d6:	4b9d      	ldr	r3, [pc, #628]	; (800754c <value_init+0x2c0>)
 80072d8:	2200      	movs	r2, #0
 80072da:	701a      	strb	r2, [r3, #0]
  buflen1=0;
 80072dc:	4b9c      	ldr	r3, [pc, #624]	; (8007550 <value_init+0x2c4>)
 80072de:	2200      	movs	r2, #0
 80072e0:	701a      	strb	r2, [r3, #0]
  bccchk1=0;
 80072e2:	4b9c      	ldr	r3, [pc, #624]	; (8007554 <value_init+0x2c8>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	701a      	strb	r2, [r3, #0]
  tx_rp1=0;
 80072e8:	4b9b      	ldr	r3, [pc, #620]	; (8007558 <value_init+0x2cc>)
 80072ea:	2200      	movs	r2, #0
 80072ec:	701a      	strb	r2, [r3, #0]
  bcc_check_buffer1=0;
 80072ee:	4b9b      	ldr	r3, [pc, #620]	; (800755c <value_init+0x2d0>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	701a      	strb	r2, [r3, #0]

  _bit_txnak3=0;
 80072f4:	4b9a      	ldr	r3, [pc, #616]	; (8007560 <value_init+0x2d4>)
 80072f6:	2200      	movs	r2, #0
 80072f8:	701a      	strb	r2, [r3, #0]
  _bit_rxnak3=0;
 80072fa:	4b9a      	ldr	r3, [pc, #616]	; (8007564 <value_init+0x2d8>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	701a      	strb	r2, [r3, #0]
  buflen3=0;
 8007300:	4b99      	ldr	r3, [pc, #612]	; (8007568 <value_init+0x2dc>)
 8007302:	2200      	movs	r2, #0
 8007304:	701a      	strb	r2, [r3, #0]
  bccchk3=0;
 8007306:	4b99      	ldr	r3, [pc, #612]	; (800756c <value_init+0x2e0>)
 8007308:	2200      	movs	r2, #0
 800730a:	701a      	strb	r2, [r3, #0]
  tx_rp3=0;
 800730c:	4b98      	ldr	r3, [pc, #608]	; (8007570 <value_init+0x2e4>)
 800730e:	2200      	movs	r2, #0
 8007310:	701a      	strb	r2, [r3, #0]
  bcc_check_buffer3=0;
 8007312:	4b98      	ldr	r3, [pc, #608]	; (8007574 <value_init+0x2e8>)
 8007314:	2200      	movs	r2, #0
 8007316:	701a      	strb	r2, [r3, #0]

  _bit_txnak5=0;
 8007318:	4b97      	ldr	r3, [pc, #604]	; (8007578 <value_init+0x2ec>)
 800731a:	2200      	movs	r2, #0
 800731c:	701a      	strb	r2, [r3, #0]
  _bit_rxnak5=0;
 800731e:	4b97      	ldr	r3, [pc, #604]	; (800757c <value_init+0x2f0>)
 8007320:	2200      	movs	r2, #0
 8007322:	701a      	strb	r2, [r3, #0]
  buflen5=0;
 8007324:	4b96      	ldr	r3, [pc, #600]	; (8007580 <value_init+0x2f4>)
 8007326:	2200      	movs	r2, #0
 8007328:	701a      	strb	r2, [r3, #0]
  bccchk5=0;
 800732a:	4b96      	ldr	r3, [pc, #600]	; (8007584 <value_init+0x2f8>)
 800732c:	2200      	movs	r2, #0
 800732e:	701a      	strb	r2, [r3, #0]
  tx_rp5=0;
 8007330:	4b95      	ldr	r3, [pc, #596]	; (8007588 <value_init+0x2fc>)
 8007332:	2200      	movs	r2, #0
 8007334:	701a      	strb	r2, [r3, #0]
  bcc_check_buffer5=0;
 8007336:	4b95      	ldr	r3, [pc, #596]	; (800758c <value_init+0x300>)
 8007338:	2200      	movs	r2, #0
 800733a:	701a      	strb	r2, [r3, #0]

  encoderValue=0;
 800733c:	4b94      	ldr	r3, [pc, #592]	; (8007590 <value_init+0x304>)
 800733e:	2200      	movs	r2, #0
 8007340:	601a      	str	r2, [r3, #0]
  power_off_flag=0;
 8007342:	4b94      	ldr	r3, [pc, #592]	; (8007594 <value_init+0x308>)
 8007344:	2200      	movs	r2, #0
 8007346:	701a      	strb	r2, [r3, #0]
  power_off_count=0;
 8007348:	4b93      	ldr	r3, [pc, #588]	; (8007598 <value_init+0x30c>)
 800734a:	2200      	movs	r2, #0
 800734c:	601a      	str	r2, [r3, #0]

  waitingACK=0;
 800734e:	4b93      	ldr	r3, [pc, #588]	; (800759c <value_init+0x310>)
 8007350:	2200      	movs	r2, #0
 8007352:	701a      	strb	r2, [r3, #0]
  waitingACK_done=0;
 8007354:	4b92      	ldr	r3, [pc, #584]	; (80075a0 <value_init+0x314>)
 8007356:	2200      	movs	r2, #0
 8007358:	701a      	strb	r2, [r3, #0]
  waitingACK_timeover=0;
 800735a:	4b92      	ldr	r3, [pc, #584]	; (80075a4 <value_init+0x318>)
 800735c:	2200      	movs	r2, #0
 800735e:	701a      	strb	r2, [r3, #0]
  waitingACK_count=0;
 8007360:	4b91      	ldr	r3, [pc, #580]	; (80075a8 <value_init+0x31c>)
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]

  // System Mode
  CH_LEFT=STOP_MODE;
 8007366:	4b91      	ldr	r3, [pc, #580]	; (80075ac <value_init+0x320>)
 8007368:	2200      	movs	r2, #0
 800736a:	701a      	strb	r2, [r3, #0]
  old_CH_L=CH_LEFT;
 800736c:	4b8f      	ldr	r3, [pc, #572]	; (80075ac <value_init+0x320>)
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	b2da      	uxtb	r2, r3
 8007372:	4b8f      	ldr	r3, [pc, #572]	; (80075b0 <value_init+0x324>)
 8007374:	701a      	strb	r2, [r3, #0]
  CH_RIGHT=STOP_MODE;
 8007376:	4b8f      	ldr	r3, [pc, #572]	; (80075b4 <value_init+0x328>)
 8007378:	2200      	movs	r2, #0
 800737a:	701a      	strb	r2, [r3, #0]
  old_CH_R=CH_RIGHT;
 800737c:	4b8d      	ldr	r3, [pc, #564]	; (80075b4 <value_init+0x328>)
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	b2da      	uxtb	r2, r3
 8007382:	4b8d      	ldr	r3, [pc, #564]	; (80075b8 <value_init+0x32c>)
 8007384:	701a      	strb	r2, [r3, #0]

  SF1.STATUS1B=0;
 8007386:	4b8d      	ldr	r3, [pc, #564]	; (80075bc <value_init+0x330>)
 8007388:	2200      	movs	r2, #0
 800738a:	701a      	strb	r2, [r3, #0]
  oldSTATUS1B=255;
 800738c:	4b8c      	ldr	r3, [pc, #560]	; (80075c0 <value_init+0x334>)
 800738e:	22ff      	movs	r2, #255	; 0xff
 8007390:	701a      	strb	r2, [r3, #0]
  SF2.STATUS2B=0;
 8007392:	4b8c      	ldr	r3, [pc, #560]	; (80075c4 <value_init+0x338>)
 8007394:	2200      	movs	r2, #0
 8007396:	701a      	strb	r2, [r3, #0]
  oldSTATUS2B=255;
 8007398:	4b8b      	ldr	r3, [pc, #556]	; (80075c8 <value_init+0x33c>)
 800739a:	22ff      	movs	r2, #255	; 0xff
 800739c:	701a      	strb	r2, [r3, #0]
  SF3.STATUS3B=0;
 800739e:	4b8b      	ldr	r3, [pc, #556]	; (80075cc <value_init+0x340>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	701a      	strb	r2, [r3, #0]
  oldSTATUS3B=255;
 80073a4:	4b8a      	ldr	r3, [pc, #552]	; (80075d0 <value_init+0x344>)
 80073a6:	22ff      	movs	r2, #255	; 0xff
 80073a8:	701a      	strb	r2, [r3, #0]
  SF4.STATUS4B=0;
 80073aa:	4b8a      	ldr	r3, [pc, #552]	; (80075d4 <value_init+0x348>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	701a      	strb	r2, [r3, #0]
  oldSTATUS4B=255;
 80073b0:	4b89      	ldr	r3, [pc, #548]	; (80075d8 <value_init+0x34c>)
 80073b2:	22ff      	movs	r2, #255	; 0xff
 80073b4:	701a      	strb	r2, [r3, #0]
  sendStatus=0;
 80073b6:	4b89      	ldr	r3, [pc, #548]	; (80075dc <value_init+0x350>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	701a      	strb	r2, [r3, #0]

  EF1.ERROR1B=0;
 80073bc:	4b88      	ldr	r3, [pc, #544]	; (80075e0 <value_init+0x354>)
 80073be:	2200      	movs	r2, #0
 80073c0:	701a      	strb	r2, [r3, #0]
  oldERROR1B=0;
 80073c2:	4b88      	ldr	r3, [pc, #544]	; (80075e4 <value_init+0x358>)
 80073c4:	2200      	movs	r2, #0
 80073c6:	701a      	strb	r2, [r3, #0]
  EF2.ERROR2B=0;
 80073c8:	4b87      	ldr	r3, [pc, #540]	; (80075e8 <value_init+0x35c>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	701a      	strb	r2, [r3, #0]
  oldERROR2B=0;
 80073ce:	4b87      	ldr	r3, [pc, #540]	; (80075ec <value_init+0x360>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	701a      	strb	r2, [r3, #0]
  EF3.ERROR3B=0;
 80073d4:	4b86      	ldr	r3, [pc, #536]	; (80075f0 <value_init+0x364>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	701a      	strb	r2, [r3, #0]
  oldERROR3B=0;
 80073da:	4b86      	ldr	r3, [pc, #536]	; (80075f4 <value_init+0x368>)
 80073dc:	2200      	movs	r2, #0
 80073de:	701a      	strb	r2, [r3, #0]
  EF4.ERROR4B=0;
 80073e0:	4b85      	ldr	r3, [pc, #532]	; (80075f8 <value_init+0x36c>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	701a      	strb	r2, [r3, #0]
  oldERROR4B=0;
 80073e6:	4b85      	ldr	r3, [pc, #532]	; (80075fc <value_init+0x370>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	701a      	strb	r2, [r3, #0]
  sendError=0;
 80073ec:	4b84      	ldr	r3, [pc, #528]	; (8007600 <value_init+0x374>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	701a      	strb	r2, [r3, #0]

  // Serial Status Buffer Iint
  _bit_txnak1=RESET;
 80073f2:	4b55      	ldr	r3, [pc, #340]	; (8007548 <value_init+0x2bc>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	701a      	strb	r2, [r3, #0]
  _bit_txnak3=RESET;
 80073f8:	4b59      	ldr	r3, [pc, #356]	; (8007560 <value_init+0x2d4>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	701a      	strb	r2, [r3, #0]
  _bit_txnak5=RESET;
 80073fe:	4b5e      	ldr	r3, [pc, #376]	; (8007578 <value_init+0x2ec>)
 8007400:	2200      	movs	r2, #0
 8007402:	701a      	strb	r2, [r3, #0]

  // PSC Status Buffer Clear
  bBuzzerRefresh=SET;
 8007404:	4b7f      	ldr	r3, [pc, #508]	; (8007604 <value_init+0x378>)
 8007406:	2201      	movs	r2, #1
 8007408:	701a      	strb	r2, [r3, #0]

  AC_VoltBuffer1=0; //220;
 800740a:	4b7f      	ldr	r3, [pc, #508]	; (8007608 <value_init+0x37c>)
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
  AC_VoltBuffer2=0; //220;
 8007410:	4b7e      	ldr	r3, [pc, #504]	; (800760c <value_init+0x380>)
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
  PSC_VerCheck1=0;
 8007416:	4b7e      	ldr	r3, [pc, #504]	; (8007610 <value_init+0x384>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
  PSC_VerCheck2=0;
 800741c:	4b7d      	ldr	r3, [pc, #500]	; (8007614 <value_init+0x388>)
 800741e:	2200      	movs	r2, #0
 8007420:	601a      	str	r2, [r3, #0]

  // default: enable both channels
  _io_CHK.bAP_A_conn_CNT=RESET;
 8007422:	4b7d      	ldr	r3, [pc, #500]	; (8007618 <value_init+0x38c>)
 8007424:	2200      	movs	r2, #0
 8007426:	625a      	str	r2, [r3, #36]	; 0x24
  _io_CHK.bAP_B_conn_CNT=RESET;
 8007428:	4b7b      	ldr	r3, [pc, #492]	; (8007618 <value_init+0x38c>)
 800742a:	2200      	movs	r2, #0
 800742c:	629a      	str	r2, [r3, #40]	; 0x28

  operation_flag=0;
 800742e:	4b7b      	ldr	r3, [pc, #492]	; (800761c <value_init+0x390>)
 8007430:	2200      	movs	r2, #0
 8007432:	701a      	strb	r2, [r3, #0]

  AP_A_Fan_Active=0;
 8007434:	4b7a      	ldr	r3, [pc, #488]	; (8007620 <value_init+0x394>)
 8007436:	2200      	movs	r2, #0
 8007438:	601a      	str	r2, [r3, #0]
  AP_A_Temp=1;
 800743a:	4b7a      	ldr	r3, [pc, #488]	; (8007624 <value_init+0x398>)
 800743c:	2201      	movs	r2, #1
 800743e:	601a      	str	r2, [r3, #0]
  AP_B_Fan_Active=0;
 8007440:	4b79      	ldr	r3, [pc, #484]	; (8007628 <value_init+0x39c>)
 8007442:	2200      	movs	r2, #0
 8007444:	601a      	str	r2, [r3, #0]
  AP_B_Temp=1;
 8007446:	4b79      	ldr	r3, [pc, #484]	; (800762c <value_init+0x3a0>)
 8007448:	2201      	movs	r2, #1
 800744a:	601a      	str	r2, [r3, #0]

  veryfirst_boot=1;
 800744c:	4b78      	ldr	r3, [pc, #480]	; (8007630 <value_init+0x3a4>)
 800744e:	2201      	movs	r2, #1
 8007450:	701a      	strb	r2, [r3, #0]
  GUI_Boot_OK=0;
 8007452:	4b78      	ldr	r3, [pc, #480]	; (8007634 <value_init+0x3a8>)
 8007454:	2200      	movs	r2, #0
 8007456:	701a      	strb	r2, [r3, #0]

  _twist_once_=0;
 8007458:	4b77      	ldr	r3, [pc, #476]	; (8007638 <value_init+0x3ac>)
 800745a:	2200      	movs	r2, #0
 800745c:	701a      	strb	r2, [r3, #0]
  _next_step_=0;
 800745e:	4b77      	ldr	r3, [pc, #476]	; (800763c <value_init+0x3b0>)
 8007460:	2200      	movs	r2, #0
 8007462:	701a      	strb	r2, [r3, #0]
  _master_flag=0;
 8007464:	4b76      	ldr	r3, [pc, #472]	; (8007640 <value_init+0x3b4>)
 8007466:	2200      	movs	r2, #0
 8007468:	701a      	strb	r2, [r3, #0]

  reaction_A_flag=0;
 800746a:	4b76      	ldr	r3, [pc, #472]	; (8007644 <value_init+0x3b8>)
 800746c:	2200      	movs	r2, #0
 800746e:	701a      	strb	r2, [r3, #0]
  reaction_B_flag=0;
 8007470:	4b75      	ldr	r3, [pc, #468]	; (8007648 <value_init+0x3bc>)
 8007472:	2200      	movs	r2, #0
 8007474:	701a      	strb	r2, [r3, #0]

  pending_flag=0;
 8007476:	4b75      	ldr	r3, [pc, #468]	; (800764c <value_init+0x3c0>)
 8007478:	2200      	movs	r2, #0
 800747a:	701a      	strb	r2, [r3, #0]

  pmr.mode=255;
 800747c:	4b74      	ldr	r3, [pc, #464]	; (8007650 <value_init+0x3c4>)
 800747e:	22ff      	movs	r2, #255	; 0xff
 8007480:	f883 2020 	strb.w	r2, [r3, #32]
  pmr.freq0=30;
 8007484:	4b72      	ldr	r3, [pc, #456]	; (8007650 <value_init+0x3c4>)
 8007486:	221e      	movs	r2, #30
 8007488:	701a      	strb	r2, [r3, #0]

  pwr_btn_pressed=0;
 800748a:	4b72      	ldr	r3, [pc, #456]	; (8007654 <value_init+0x3c8>)
 800748c:	2200      	movs	r2, #0
 800748e:	701a      	strb	r2, [r3, #0]
  ver_count=0;
 8007490:	4b71      	ldr	r3, [pc, #452]	; (8007658 <value_init+0x3cc>)
 8007492:	2200      	movs	r2, #0
 8007494:	701a      	strb	r2, [r3, #0]

  for(int i=0; i< HALL_COUNT; i++)
 8007496:	2300      	movs	r3, #0
 8007498:	607b      	str	r3, [r7, #4]
 800749a:	e00e      	b.n	80074ba <value_init+0x22e>
  {
    hallA_low[i]=VDDA_APPLI;
 800749c:	4a6f      	ldr	r2, [pc, #444]	; (800765c <value_init+0x3d0>)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f640 41e4 	movw	r1, #3300	; 0xce4
 80074a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    hallB_low[i]=VDDA_APPLI;
 80074a8:	4a6d      	ldr	r2, [pc, #436]	; (8007660 <value_init+0x3d4>)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f640 41e4 	movw	r1, #3300	; 0xce4
 80074b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0; i< HALL_COUNT; i++)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	3301      	adds	r3, #1
 80074b8:	607b      	str	r3, [r7, #4]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2bc7      	cmp	r3, #199	; 0xc7
 80074be:	dded      	ble.n	800749c <value_init+0x210>
  }

  adc5Val[0]=VDDA_APPLI;
 80074c0:	4b68      	ldr	r3, [pc, #416]	; (8007664 <value_init+0x3d8>)
 80074c2:	f640 42e4 	movw	r2, #3300	; 0xce4
 80074c6:	801a      	strh	r2, [r3, #0]

  intenA_Zero=0;
 80074c8:	4b67      	ldr	r3, [pc, #412]	; (8007668 <value_init+0x3dc>)
 80074ca:	2200      	movs	r2, #0
 80074cc:	701a      	strb	r2, [r3, #0]
  intenB_Zero=0;
 80074ce:	4b67      	ldr	r3, [pc, #412]	; (800766c <value_init+0x3e0>)
 80074d0:	2200      	movs	r2, #0
 80074d2:	701a      	strb	r2, [r3, #0]

  pmr.linked=0;
 80074d4:	4b5e      	ldr	r3, [pc, #376]	; (8007650 <value_init+0x3c4>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  dischargeA=0;
 80074dc:	4b64      	ldr	r3, [pc, #400]	; (8007670 <value_init+0x3e4>)
 80074de:	2200      	movs	r2, #0
 80074e0:	701a      	strb	r2, [r3, #0]
  dischargeB=0;
 80074e2:	4b64      	ldr	r3, [pc, #400]	; (8007674 <value_init+0x3e8>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	701a      	strb	r2, [r3, #0]

  dStep5=0;
 80074e8:	4b63      	ldr	r3, [pc, #396]	; (8007678 <value_init+0x3ec>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]
  chA_dStep5=0;
 80074ee:	4b63      	ldr	r3, [pc, #396]	; (800767c <value_init+0x3f0>)
 80074f0:	2200      	movs	r2, #0
 80074f2:	601a      	str	r2, [r3, #0]
  chB_dStep5=0;
 80074f4:	4b62      	ldr	r3, [pc, #392]	; (8007680 <value_init+0x3f4>)
 80074f6:	2200      	movs	r2, #0
 80074f8:	601a      	str	r2, [r3, #0]
  phase_5A_flag=0;
 80074fa:	4b62      	ldr	r3, [pc, #392]	; (8007684 <value_init+0x3f8>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	701a      	strb	r2, [r3, #0]
  phase_5B_flag=0;
 8007500:	4b61      	ldr	r3, [pc, #388]	; (8007688 <value_init+0x3fc>)
 8007502:	2200      	movs	r2, #0
 8007504:	701a      	strb	r2, [r3, #0]
  phase_5A_count=0;
 8007506:	4b61      	ldr	r3, [pc, #388]	; (800768c <value_init+0x400>)
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]
  phase_5B_count=0;
 800750c:	4b60      	ldr	r3, [pc, #384]	; (8007690 <value_init+0x404>)
 800750e:	2200      	movs	r2, #0
 8007510:	601a      	str	r2, [r3, #0]

  intenA_reply_cnt=0;
 8007512:	4b60      	ldr	r3, [pc, #384]	; (8007694 <value_init+0x408>)
 8007514:	2200      	movs	r2, #0
 8007516:	701a      	strb	r2, [r3, #0]
  intenB_reply_cnt=0;
 8007518:	4b5f      	ldr	r3, [pc, #380]	; (8007698 <value_init+0x40c>)
 800751a:	2200      	movs	r2, #0
 800751c:	701a      	strb	r2, [r3, #0]

  chA_DA_zero=0;
 800751e:	4b5f      	ldr	r3, [pc, #380]	; (800769c <value_init+0x410>)
 8007520:	2200      	movs	r2, #0
 8007522:	701a      	strb	r2, [r3, #0]
  chB_DA_zero=0;
 8007524:	4b5e      	ldr	r3, [pc, #376]	; (80076a0 <value_init+0x414>)
 8007526:	2200      	movs	r2, #0
 8007528:	701a      	strb	r2, [r3, #0]
}
 800752a:	bf00      	nop
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	200008e8 	.word	0x200008e8
 8007538:	20000b4c 	.word	0x20000b4c
 800753c:	20000890 	.word	0x20000890
 8007540:	20000b64 	.word	0x20000b64
 8007544:	20000b68 	.word	0x20000b68
 8007548:	20000844 	.word	0x20000844
 800754c:	2000080a 	.word	0x2000080a
 8007550:	20000b04 	.word	0x20000b04
 8007554:	2000083f 	.word	0x2000083f
 8007558:	20000a25 	.word	0x20000a25
 800755c:	20000b2c 	.word	0x20000b2c
 8007560:	20000955 	.word	0x20000955
 8007564:	20000911 	.word	0x20000911
 8007568:	200008ad 	.word	0x200008ad
 800756c:	20000b24 	.word	0x20000b24
 8007570:	20000a8d 	.word	0x20000a8d
 8007574:	20000ab3 	.word	0x20000ab3
 8007578:	20000add 	.word	0x20000add
 800757c:	20000924 	.word	0x20000924
 8007580:	20000afd 	.word	0x20000afd
 8007584:	20000940 	.word	0x20000940
 8007588:	20000b35 	.word	0x20000b35
 800758c:	20000b6d 	.word	0x20000b6d
 8007590:	20000acc 	.word	0x20000acc
 8007594:	20000b13 	.word	0x20000b13
 8007598:	20000af8 	.word	0x20000af8
 800759c:	20000aa9 	.word	0x20000aa9
 80075a0:	20000808 	.word	0x20000808
 80075a4:	200008a4 	.word	0x200008a4
 80075a8:	20000a20 	.word	0x20000a20
 80075ac:	20000956 	.word	0x20000956
 80075b0:	20000a8b 	.word	0x20000a8b
 80075b4:	20000a9c 	.word	0x20000a9c
 80075b8:	20000ad1 	.word	0x20000ad1
 80075bc:	20000b3c 	.word	0x20000b3c
 80075c0:	20000afc 	.word	0x20000afc
 80075c4:	20000b1c 	.word	0x20000b1c
 80075c8:	20000908 	.word	0x20000908
 80075cc:	2000091c 	.word	0x2000091c
 80075d0:	20000a88 	.word	0x20000a88
 80075d4:	20000adc 	.word	0x20000adc
 80075d8:	20000833 	.word	0x20000833
 80075dc:	200008e4 	.word	0x200008e4
 80075e0:	20000b40 	.word	0x20000b40
 80075e4:	20000b19 	.word	0x20000b19
 80075e8:	20000a38 	.word	0x20000a38
 80075ec:	20000834 	.word	0x20000834
 80075f0:	20000938 	.word	0x20000938
 80075f4:	20000ab2 	.word	0x20000ab2
 80075f8:	20000920 	.word	0x20000920
 80075fc:	20000aca 	.word	0x20000aca
 8007600:	2000083e 	.word	0x2000083e
 8007604:	200000c6 	.word	0x200000c6
 8007608:	200008b0 	.word	0x200008b0
 800760c:	20000840 	.word	0x20000840
 8007610:	20000b48 	.word	0x20000b48
 8007614:	20000a5c 	.word	0x20000a5c
 8007618:	200008b8 	.word	0x200008b8
 800761c:	2000083d 	.word	0x2000083d
 8007620:	20000aa0 	.word	0x20000aa0
 8007624:	20000aac 	.word	0x20000aac
 8007628:	20000a90 	.word	0x20000a90
 800762c:	20000918 	.word	0x20000918
 8007630:	20000af5 	.word	0x20000af5
 8007634:	20000a8a 	.word	0x20000a8a
 8007638:	20000954 	.word	0x20000954
 800763c:	20000b05 	.word	0x20000b05
 8007640:	20000a9d 	.word	0x20000a9d
 8007644:	20000a89 	.word	0x20000a89
 8007648:	20000af6 	.word	0x20000af6
 800764c:	20000a1d 	.word	0x20000a1d
 8007650:	20000a60 	.word	0x20000a60
 8007654:	20000ac8 	.word	0x20000ac8
 8007658:	20000810 	.word	0x20000810
 800765c:	200004bc 	.word	0x200004bc
 8007660:	2000064c 	.word	0x2000064c
 8007664:	200007ec 	.word	0x200007ec
 8007668:	20000ab1 	.word	0x20000ab1
 800766c:	20000af4 	.word	0x20000af4
 8007670:	20000ad2 	.word	0x20000ad2
 8007674:	20000b45 	.word	0x20000b45
 8007678:	20000b28 	.word	0x20000b28
 800767c:	200008a8 	.word	0x200008a8
 8007680:	20000b00 	.word	0x20000b00
 8007684:	20000b11 	.word	0x20000b11
 8007688:	20000a24 	.word	0x20000a24
 800768c:	2000094c 	.word	0x2000094c
 8007690:	20000b30 	.word	0x20000b30
 8007694:	20000832 	.word	0x20000832
 8007698:	20000a9e 	.word	0x20000a9e
 800769c:	20000907 	.word	0x20000907
 80076a0:	2000083c 	.word	0x2000083c

080076a4 <AP_A_FAN_ON>:

void AP_A_FAN_ON()
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0
  AP_A_Fan_Active=1;
 80076a8:	4b04      	ldr	r3, [pc, #16]	; (80076bc <AP_A_FAN_ON+0x18>)
 80076aa:	2201      	movs	r2, #1
 80076ac:	601a      	str	r2, [r3, #0]

  AP_A_FAN_START;
 80076ae:	2110      	movs	r1, #16
 80076b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80076b4:	f7ff fd7d 	bl	80071b2 <LL_GPIO_SetOutputPin>
}
 80076b8:	bf00      	nop
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	20000aa0 	.word	0x20000aa0

080076c0 <AP_A_FAN_OFF>:

void AP_A_FAN_OFF()
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	af00      	add	r7, sp, #0
  AP_A_FAN_STOP;
 80076c4:	2110      	movs	r1, #16
 80076c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80076ca:	f7ff fd80 	bl	80071ce <LL_GPIO_ResetOutputPin>

  AP_A_Fan_Active=0;
 80076ce:	4b05      	ldr	r3, [pc, #20]	; (80076e4 <AP_A_FAN_OFF+0x24>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	601a      	str	r2, [r3, #0]
  AP_A_Temp=1;
 80076d4:	4b04      	ldr	r3, [pc, #16]	; (80076e8 <AP_A_FAN_OFF+0x28>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	601a      	str	r2, [r3, #0]
  underTempA=0;
 80076da:	4b04      	ldr	r3, [pc, #16]	; (80076ec <AP_A_FAN_OFF+0x2c>)
 80076dc:	2200      	movs	r2, #0
 80076de:	701a      	strb	r2, [r3, #0]
}
 80076e0:	bf00      	nop
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	20000aa0 	.word	0x20000aa0
 80076e8:	20000aac 	.word	0x20000aac
 80076ec:	200007f2 	.word	0x200007f2

080076f0 <AP_B_FAN_ON>:

void AP_B_FAN_ON()
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0
  AP_B_Fan_Active=1;
 80076f4:	4b05      	ldr	r3, [pc, #20]	; (800770c <AP_B_FAN_ON+0x1c>)
 80076f6:	2201      	movs	r2, #1
 80076f8:	601a      	str	r2, [r3, #0]

  AP_B_FAN_START;
 80076fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80076fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007702:	f7ff fd56 	bl	80071b2 <LL_GPIO_SetOutputPin>
}
 8007706:	bf00      	nop
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20000a90 	.word	0x20000a90

08007710 <AP_B_FAN_OFF>:

void AP_B_FAN_OFF()
{
 8007710:	b580      	push	{r7, lr}
 8007712:	af00      	add	r7, sp, #0
  AP_B_FAN_STOP;
 8007714:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007718:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800771c:	f7ff fd57 	bl	80071ce <LL_GPIO_ResetOutputPin>

  AP_B_Fan_Active=0;
 8007720:	4b05      	ldr	r3, [pc, #20]	; (8007738 <AP_B_FAN_OFF+0x28>)
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]
  AP_B_Temp=1;
 8007726:	4b05      	ldr	r3, [pc, #20]	; (800773c <AP_B_FAN_OFF+0x2c>)
 8007728:	2201      	movs	r2, #1
 800772a:	601a      	str	r2, [r3, #0]
  underTempB=0;
 800772c:	4b04      	ldr	r3, [pc, #16]	; (8007740 <AP_B_FAN_OFF+0x30>)
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]
}
 8007732:	bf00      	nop
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	20000a90 	.word	0x20000a90
 800773c:	20000918 	.word	0x20000918
 8007740:	200007f3 	.word	0x200007f3

08007744 <RunToStopA>:

void RunToStopA()
{
 8007744:	b580      	push	{r7, lr}
 8007746:	af00      	add	r7, sp, #0
  /* Stop channel 1 (Q-pulse-A) */
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8007748:	2100      	movs	r1, #0
 800774a:	481e      	ldr	r0, [pc, #120]	; (80077c4 <RunToStopA+0x80>)
 800774c:	f008 fcf0 	bl	8010130 <HAL_TIM_PWM_Stop>
  TIM1->CNT=0;
 8007750:	4b1d      	ldr	r3, [pc, #116]	; (80077c8 <RunToStopA+0x84>)
 8007752:	2200      	movs	r2, #0
 8007754:	625a      	str	r2, [r3, #36]	; 0x24
  Ready_A_Stop();
 8007756:	f7f9 fe43 	bl	80013e0 <Ready_A_Stop>
  POWER_DA_CONTROL_A(0);
 800775a:	2000      	movs	r0, #0
 800775c:	f7f9 fd8c 	bl	8001278 <POWER_DA_CONTROL_A>

  phase_1A_flag=0;
 8007760:	4b1a      	ldr	r3, [pc, #104]	; (80077cc <RunToStopA+0x88>)
 8007762:	2200      	movs	r2, #0
 8007764:	701a      	strb	r2, [r3, #0]
  phase_1A_count=0;
 8007766:	4b1a      	ldr	r3, [pc, #104]	; (80077d0 <RunToStopA+0x8c>)
 8007768:	2200      	movs	r2, #0
 800776a:	601a      	str	r2, [r3, #0]
  phase_2A_flag=0;
 800776c:	4b19      	ldr	r3, [pc, #100]	; (80077d4 <RunToStopA+0x90>)
 800776e:	2200      	movs	r2, #0
 8007770:	701a      	strb	r2, [r3, #0]
  phase_2A_count=0;
 8007772:	4b19      	ldr	r3, [pc, #100]	; (80077d8 <RunToStopA+0x94>)
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]
  phase_3A_flag=0;
 8007778:	4b18      	ldr	r3, [pc, #96]	; (80077dc <RunToStopA+0x98>)
 800777a:	2200      	movs	r2, #0
 800777c:	701a      	strb	r2, [r3, #0]
  phase_3A_count=0;
 800777e:	4b18      	ldr	r3, [pc, #96]	; (80077e0 <RunToStopA+0x9c>)
 8007780:	2200      	movs	r2, #0
 8007782:	601a      	str	r2, [r3, #0]
  phase_4A_flag=0;
 8007784:	4b17      	ldr	r3, [pc, #92]	; (80077e4 <RunToStopA+0xa0>)
 8007786:	2200      	movs	r2, #0
 8007788:	701a      	strb	r2, [r3, #0]
  phase_4A_count=0;
 800778a:	4b17      	ldr	r3, [pc, #92]	; (80077e8 <RunToStopA+0xa4>)
 800778c:	2200      	movs	r2, #0
 800778e:	601a      	str	r2, [r3, #0]
  chA_uStep=0;
 8007790:	4b16      	ldr	r3, [pc, #88]	; (80077ec <RunToStopA+0xa8>)
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
  chA_dStep=0;
 8007796:	4b16      	ldr	r3, [pc, #88]	; (80077f0 <RunToStopA+0xac>)
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]
  chA_DA=0;
 800779c:	4b15      	ldr	r3, [pc, #84]	; (80077f4 <RunToStopA+0xb0>)
 800779e:	2200      	movs	r2, #0
 80077a0:	601a      	str	r2, [r3, #0]
  once_A_flag=0;
 80077a2:	4b15      	ldr	r3, [pc, #84]	; (80077f8 <RunToStopA+0xb4>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	701a      	strb	r2, [r3, #0]

  //if(AP_A_Fan_Active&& AP_A_Temp) AP_A_FAN_OFF();

  reaction_A_flag=0;
 80077a8:	4b14      	ldr	r3, [pc, #80]	; (80077fc <RunToStopA+0xb8>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	701a      	strb	r2, [r3, #0]
  sendHallA=0;
 80077ae:	4b14      	ldr	r3, [pc, #80]	; (8007800 <RunToStopA+0xbc>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]
  overTempA=0;
 80077b4:	4b13      	ldr	r3, [pc, #76]	; (8007804 <RunToStopA+0xc0>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	701a      	strb	r2, [r3, #0]

  dischargeA=0;
 80077ba:	4b13      	ldr	r3, [pc, #76]	; (8007808 <RunToStopA+0xc4>)
 80077bc:	2200      	movs	r2, #0
 80077be:	701a      	strb	r2, [r3, #0]
}
 80077c0:	bf00      	nop
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	20000d9c 	.word	0x20000d9c
 80077c8:	40012c00 	.word	0x40012c00
 80077cc:	200008ae 	.word	0x200008ae
 80077d0:	20000a54 	.word	0x20000a54
 80077d4:	2000080e 	.word	0x2000080e
 80077d8:	20000b20 	.word	0x20000b20
 80077dc:	20000ad0 	.word	0x20000ad0
 80077e0:	20000b0c 	.word	0x20000b0c
 80077e4:	20000aa7 	.word	0x20000aa7
 80077e8:	20000ad4 	.word	0x20000ad4
 80077ec:	20000a98 	.word	0x20000a98
 80077f0:	20000a30 	.word	0x20000a30
 80077f4:	20000a58 	.word	0x20000a58
 80077f8:	20000a2d 	.word	0x20000a2d
 80077fc:	20000a89 	.word	0x20000a89
 8007800:	200007e0 	.word	0x200007e0
 8007804:	200007f4 	.word	0x200007f4
 8007808:	20000ad2 	.word	0x20000ad2

0800780c <RunToStopB>:

void RunToStopB()
{
 800780c:	b580      	push	{r7, lr}
 800780e:	af00      	add	r7, sp, #0
  /* Stop channel 1 (Q-pulse-B) */
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8007810:	2100      	movs	r1, #0
 8007812:	481e      	ldr	r0, [pc, #120]	; (800788c <RunToStopB+0x80>)
 8007814:	f008 fc8c 	bl	8010130 <HAL_TIM_PWM_Stop>
  TIM8->CNT=0;
 8007818:	4b1d      	ldr	r3, [pc, #116]	; (8007890 <RunToStopB+0x84>)
 800781a:	2200      	movs	r2, #0
 800781c:	625a      	str	r2, [r3, #36]	; 0x24
  Ready_B_Stop();
 800781e:	f7f9 fe35 	bl	800148c <Ready_B_Stop>
  POWER_DA_CONTROL_B(0);
 8007822:	2000      	movs	r0, #0
 8007824:	f7f9 fd5e 	bl	80012e4 <POWER_DA_CONTROL_B>

  phase_1B_flag=0;
 8007828:	4b1a      	ldr	r3, [pc, #104]	; (8007894 <RunToStopB+0x88>)
 800782a:	2200      	movs	r2, #0
 800782c:	701a      	strb	r2, [r3, #0]
  phase_1B_count=0;
 800782e:	4b1a      	ldr	r3, [pc, #104]	; (8007898 <RunToStopB+0x8c>)
 8007830:	2200      	movs	r2, #0
 8007832:	601a      	str	r2, [r3, #0]
  phase_2B_flag=0;
 8007834:	4b19      	ldr	r3, [pc, #100]	; (800789c <RunToStopB+0x90>)
 8007836:	2200      	movs	r2, #0
 8007838:	701a      	strb	r2, [r3, #0]
  phase_2B_count=0;
 800783a:	4b19      	ldr	r3, [pc, #100]	; (80078a0 <RunToStopB+0x94>)
 800783c:	2200      	movs	r2, #0
 800783e:	601a      	str	r2, [r3, #0]
  phase_3B_flag=0;
 8007840:	4b18      	ldr	r3, [pc, #96]	; (80078a4 <RunToStopB+0x98>)
 8007842:	2200      	movs	r2, #0
 8007844:	701a      	strb	r2, [r3, #0]
  phase_3B_count=0;
 8007846:	4b18      	ldr	r3, [pc, #96]	; (80078a8 <RunToStopB+0x9c>)
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]
  phase_4B_flag=0;
 800784c:	4b17      	ldr	r3, [pc, #92]	; (80078ac <RunToStopB+0xa0>)
 800784e:	2200      	movs	r2, #0
 8007850:	701a      	strb	r2, [r3, #0]
  phase_4B_count=0;
 8007852:	4b17      	ldr	r3, [pc, #92]	; (80078b0 <RunToStopB+0xa4>)
 8007854:	2200      	movs	r2, #0
 8007856:	601a      	str	r2, [r3, #0]
  chB_uStep=0;
 8007858:	4b16      	ldr	r3, [pc, #88]	; (80078b4 <RunToStopB+0xa8>)
 800785a:	2200      	movs	r2, #0
 800785c:	601a      	str	r2, [r3, #0]
  chB_dStep=0;
 800785e:	4b16      	ldr	r3, [pc, #88]	; (80078b8 <RunToStopB+0xac>)
 8007860:	2200      	movs	r2, #0
 8007862:	601a      	str	r2, [r3, #0]
  chB_DA=0;
 8007864:	4b15      	ldr	r3, [pc, #84]	; (80078bc <RunToStopB+0xb0>)
 8007866:	2200      	movs	r2, #0
 8007868:	601a      	str	r2, [r3, #0]
  once_B_flag=0;
 800786a:	4b15      	ldr	r3, [pc, #84]	; (80078c0 <RunToStopB+0xb4>)
 800786c:	2200      	movs	r2, #0
 800786e:	701a      	strb	r2, [r3, #0]

  //if(AP_B_Fan_Active&& AP_B_Temp) AP_B_FAN_OFF();

  reaction_B_flag=0;
 8007870:	4b14      	ldr	r3, [pc, #80]	; (80078c4 <RunToStopB+0xb8>)
 8007872:	2200      	movs	r2, #0
 8007874:	701a      	strb	r2, [r3, #0]
  sendHallB=0;
 8007876:	4b14      	ldr	r3, [pc, #80]	; (80078c8 <RunToStopB+0xbc>)
 8007878:	2200      	movs	r2, #0
 800787a:	701a      	strb	r2, [r3, #0]
  overTempB=0;
 800787c:	4b13      	ldr	r3, [pc, #76]	; (80078cc <RunToStopB+0xc0>)
 800787e:	2200      	movs	r2, #0
 8007880:	701a      	strb	r2, [r3, #0]

  dischargeB=0;
 8007882:	4b13      	ldr	r3, [pc, #76]	; (80078d0 <RunToStopB+0xc4>)
 8007884:	2200      	movs	r2, #0
 8007886:	701a      	strb	r2, [r3, #0]
}
 8007888:	bf00      	nop
 800788a:	bd80      	pop	{r7, pc}
 800788c:	20000bc0 	.word	0x20000bc0
 8007890:	40013400 	.word	0x40013400
 8007894:	20000aa4 	.word	0x20000aa4
 8007898:	20000950 	.word	0x20000950
 800789c:	2000088c 	.word	0x2000088c
 80078a0:	20000944 	.word	0x20000944
 80078a4:	20000b10 	.word	0x20000b10
 80078a8:	20000b08 	.word	0x20000b08
 80078ac:	20000923 	.word	0x20000923
 80078b0:	20000948 	.word	0x20000948
 80078b4:	20000b14 	.word	0x20000b14
 80078b8:	20000a94 	.word	0x20000a94
 80078bc:	20000a28 	.word	0x20000a28
 80078c0:	2000080c 	.word	0x2000080c
 80078c4:	20000af6 	.word	0x20000af6
 80078c8:	200007e1 	.word	0x200007e1
 80078cc:	200007f5 	.word	0x200007f5
 80078d0:	20000b45 	.word	0x20000b45

080078d4 <RunToStopVal>:

void RunToStopVal()
{
 80078d4:	b480      	push	{r7}
 80078d6:	af00      	add	r7, sp, #0
  pmr.mode=255;
 80078d8:	4b12      	ldr	r3, [pc, #72]	; (8007924 <RunToStopVal+0x50>)
 80078da:	22ff      	movs	r2, #255	; 0xff
 80078dc:	f883 2020 	strb.w	r2, [r3, #32]
  _twist_once_=0;
 80078e0:	4b11      	ldr	r3, [pc, #68]	; (8007928 <RunToStopVal+0x54>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	701a      	strb	r2, [r3, #0]
  _next_step_=0;
 80078e6:	4b11      	ldr	r3, [pc, #68]	; (800792c <RunToStopVal+0x58>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	701a      	strb	r2, [r3, #0]
  _master_flag=0;
 80078ec:	4b10      	ldr	r3, [pc, #64]	; (8007930 <RunToStopVal+0x5c>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	701a      	strb	r2, [r3, #0]
  pending_flag=0;
 80078f2:	4b10      	ldr	r3, [pc, #64]	; (8007934 <RunToStopVal+0x60>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	701a      	strb	r2, [r3, #0]

  intenA_Zero=0;
 80078f8:	4b0f      	ldr	r3, [pc, #60]	; (8007938 <RunToStopVal+0x64>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	701a      	strb	r2, [r3, #0]
  intenB_Zero=0;
 80078fe:	4b0f      	ldr	r3, [pc, #60]	; (800793c <RunToStopVal+0x68>)
 8007900:	2200      	movs	r2, #0
 8007902:	701a      	strb	r2, [r3, #0]

  pmr.linked=0;
 8007904:	4b07      	ldr	r3, [pc, #28]	; (8007924 <RunToStopVal+0x50>)
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  chA_DA_zero=0;
 800790c:	4b0c      	ldr	r3, [pc, #48]	; (8007940 <RunToStopVal+0x6c>)
 800790e:	2200      	movs	r2, #0
 8007910:	701a      	strb	r2, [r3, #0]
  chB_DA_zero=0;
 8007912:	4b0c      	ldr	r3, [pc, #48]	; (8007944 <RunToStopVal+0x70>)
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
}
 8007918:	bf00      	nop
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	20000a60 	.word	0x20000a60
 8007928:	20000954 	.word	0x20000954
 800792c:	20000b05 	.word	0x20000b05
 8007930:	20000a9d 	.word	0x20000a9d
 8007934:	20000a1d 	.word	0x20000a1d
 8007938:	20000ab1 	.word	0x20000ab1
 800793c:	20000af4 	.word	0x20000af4
 8007940:	20000907 	.word	0x20000907
 8007944:	2000083c 	.word	0x2000083c

08007948 <RunToPause>:

void RunToPause(uint8_t ch)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	4603      	mov	r3, r0
 8007950:	71fb      	strb	r3, [r7, #7]
  if((ch== 1)|| (ch== 3))
 8007952:	79fb      	ldrb	r3, [r7, #7]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d002      	beq.n	800795e <RunToPause+0x16>
 8007958:	79fb      	ldrb	r3, [r7, #7]
 800795a:	2b03      	cmp	r3, #3
 800795c:	d136      	bne.n	80079cc <RunToPause+0x84>
  {
//    /* Stop channel 1 (Q-pulse-A) */
//    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
//    TIM1->CNT=0;
    Ready_A_Stop();
 800795e:	f7f9 fd3f 	bl	80013e0 <Ready_A_Stop>
    chA_DA=0;
 8007962:	4b41      	ldr	r3, [pc, #260]	; (8007a68 <RunToPause+0x120>)
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]
    POWER_DA_CONTROL_A(chA_DA);
 8007968:	4b3f      	ldr	r3, [pc, #252]	; (8007a68 <RunToPause+0x120>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4618      	mov	r0, r3
 800796e:	f7f9 fc83 	bl	8001278 <POWER_DA_CONTROL_A>

    phase_1A_flag=0;
 8007972:	4b3e      	ldr	r3, [pc, #248]	; (8007a6c <RunToPause+0x124>)
 8007974:	2200      	movs	r2, #0
 8007976:	701a      	strb	r2, [r3, #0]
    phase_1A_count=0;
 8007978:	4b3d      	ldr	r3, [pc, #244]	; (8007a70 <RunToPause+0x128>)
 800797a:	2200      	movs	r2, #0
 800797c:	601a      	str	r2, [r3, #0]
    phase_2A_flag=0;
 800797e:	4b3d      	ldr	r3, [pc, #244]	; (8007a74 <RunToPause+0x12c>)
 8007980:	2200      	movs	r2, #0
 8007982:	701a      	strb	r2, [r3, #0]
    phase_2A_count=0;
 8007984:	4b3c      	ldr	r3, [pc, #240]	; (8007a78 <RunToPause+0x130>)
 8007986:	2200      	movs	r2, #0
 8007988:	601a      	str	r2, [r3, #0]
    phase_3A_flag=0;
 800798a:	4b3c      	ldr	r3, [pc, #240]	; (8007a7c <RunToPause+0x134>)
 800798c:	2200      	movs	r2, #0
 800798e:	701a      	strb	r2, [r3, #0]
    phase_3A_count=0;
 8007990:	4b3b      	ldr	r3, [pc, #236]	; (8007a80 <RunToPause+0x138>)
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
    phase_4A_flag=0;
 8007996:	4b3b      	ldr	r3, [pc, #236]	; (8007a84 <RunToPause+0x13c>)
 8007998:	2200      	movs	r2, #0
 800799a:	701a      	strb	r2, [r3, #0]
    phase_4A_count=0;
 800799c:	4b3a      	ldr	r3, [pc, #232]	; (8007a88 <RunToPause+0x140>)
 800799e:	2200      	movs	r2, #0
 80079a0:	601a      	str	r2, [r3, #0]
    chA_uStep=0;
 80079a2:	4b3a      	ldr	r3, [pc, #232]	; (8007a8c <RunToPause+0x144>)
 80079a4:	2200      	movs	r2, #0
 80079a6:	601a      	str	r2, [r3, #0]
    chA_dStep=0;
 80079a8:	4b39      	ldr	r3, [pc, #228]	; (8007a90 <RunToPause+0x148>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]
    once_A_flag=0;
 80079ae:	4b39      	ldr	r3, [pc, #228]	; (8007a94 <RunToPause+0x14c>)
 80079b0:	2200      	movs	r2, #0
 80079b2:	701a      	strb	r2, [r3, #0]
    reaction_A_flag=0;
 80079b4:	4b38      	ldr	r3, [pc, #224]	; (8007a98 <RunToPause+0x150>)
 80079b6:	2200      	movs	r2, #0
 80079b8:	701a      	strb	r2, [r3, #0]
    sendHallA=0;
 80079ba:	4b38      	ldr	r3, [pc, #224]	; (8007a9c <RunToPause+0x154>)
 80079bc:	2200      	movs	r2, #0
 80079be:	701a      	strb	r2, [r3, #0]
    overTempA=0;
 80079c0:	4b37      	ldr	r3, [pc, #220]	; (8007aa0 <RunToPause+0x158>)
 80079c2:	2200      	movs	r2, #0
 80079c4:	701a      	strb	r2, [r3, #0]

    dischargeA=0;
 80079c6:	4b37      	ldr	r3, [pc, #220]	; (8007aa4 <RunToPause+0x15c>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	701a      	strb	r2, [r3, #0]
  }

  if((ch== 2)|| (ch== 3))
 80079cc:	79fb      	ldrb	r3, [r7, #7]
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d002      	beq.n	80079d8 <RunToPause+0x90>
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	2b03      	cmp	r3, #3
 80079d6:	d136      	bne.n	8007a46 <RunToPause+0xfe>
  {
//    /* Stop channel 1 (Q-pulse-B) */
//    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
//    TIM8->CNT=0;
    Ready_B_Stop();
 80079d8:	f7f9 fd58 	bl	800148c <Ready_B_Stop>
    chB_DA=0;
 80079dc:	4b32      	ldr	r3, [pc, #200]	; (8007aa8 <RunToPause+0x160>)
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
    POWER_DA_CONTROL_B(chB_DA);
 80079e2:	4b31      	ldr	r3, [pc, #196]	; (8007aa8 <RunToPause+0x160>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7f9 fc7c 	bl	80012e4 <POWER_DA_CONTROL_B>

    phase_1B_flag=0;
 80079ec:	4b2f      	ldr	r3, [pc, #188]	; (8007aac <RunToPause+0x164>)
 80079ee:	2200      	movs	r2, #0
 80079f0:	701a      	strb	r2, [r3, #0]
    phase_1B_count=0;
 80079f2:	4b2f      	ldr	r3, [pc, #188]	; (8007ab0 <RunToPause+0x168>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	601a      	str	r2, [r3, #0]
    phase_2B_flag=0;
 80079f8:	4b2e      	ldr	r3, [pc, #184]	; (8007ab4 <RunToPause+0x16c>)
 80079fa:	2200      	movs	r2, #0
 80079fc:	701a      	strb	r2, [r3, #0]
    phase_2B_count=0;
 80079fe:	4b2e      	ldr	r3, [pc, #184]	; (8007ab8 <RunToPause+0x170>)
 8007a00:	2200      	movs	r2, #0
 8007a02:	601a      	str	r2, [r3, #0]
    phase_3B_flag=0;
 8007a04:	4b2d      	ldr	r3, [pc, #180]	; (8007abc <RunToPause+0x174>)
 8007a06:	2200      	movs	r2, #0
 8007a08:	701a      	strb	r2, [r3, #0]
    phase_3B_count=0;
 8007a0a:	4b2d      	ldr	r3, [pc, #180]	; (8007ac0 <RunToPause+0x178>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]
    phase_4B_flag=0;
 8007a10:	4b2c      	ldr	r3, [pc, #176]	; (8007ac4 <RunToPause+0x17c>)
 8007a12:	2200      	movs	r2, #0
 8007a14:	701a      	strb	r2, [r3, #0]
    phase_4B_count=0;
 8007a16:	4b2c      	ldr	r3, [pc, #176]	; (8007ac8 <RunToPause+0x180>)
 8007a18:	2200      	movs	r2, #0
 8007a1a:	601a      	str	r2, [r3, #0]
    chB_uStep=0;
 8007a1c:	4b2b      	ldr	r3, [pc, #172]	; (8007acc <RunToPause+0x184>)
 8007a1e:	2200      	movs	r2, #0
 8007a20:	601a      	str	r2, [r3, #0]
    chB_dStep=0;
 8007a22:	4b2b      	ldr	r3, [pc, #172]	; (8007ad0 <RunToPause+0x188>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	601a      	str	r2, [r3, #0]
    once_B_flag=0;
 8007a28:	4b2a      	ldr	r3, [pc, #168]	; (8007ad4 <RunToPause+0x18c>)
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	701a      	strb	r2, [r3, #0]
    reaction_B_flag=0;
 8007a2e:	4b2a      	ldr	r3, [pc, #168]	; (8007ad8 <RunToPause+0x190>)
 8007a30:	2200      	movs	r2, #0
 8007a32:	701a      	strb	r2, [r3, #0]
    sendHallB=0;
 8007a34:	4b29      	ldr	r3, [pc, #164]	; (8007adc <RunToPause+0x194>)
 8007a36:	2200      	movs	r2, #0
 8007a38:	701a      	strb	r2, [r3, #0]
    overTempB=0;
 8007a3a:	4b29      	ldr	r3, [pc, #164]	; (8007ae0 <RunToPause+0x198>)
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	701a      	strb	r2, [r3, #0]

    dischargeB=0;
 8007a40:	4b28      	ldr	r3, [pc, #160]	; (8007ae4 <RunToPause+0x19c>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	701a      	strb	r2, [r3, #0]
  }

  if((CH_LEFT== PAUSE_MODE)&& (CH_RIGHT== PAUSE_MODE)) RunToStopVal();
 8007a46:	4b28      	ldr	r3, [pc, #160]	; (8007ae8 <RunToPause+0x1a0>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d106      	bne.n	8007a5e <RunToPause+0x116>
 8007a50:	4b26      	ldr	r3, [pc, #152]	; (8007aec <RunToPause+0x1a4>)
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d101      	bne.n	8007a5e <RunToPause+0x116>
 8007a5a:	f7ff ff3b 	bl	80078d4 <RunToStopVal>
////    _twist_once_=0;
//    _next_step_=0;
////    _master_flag=0;
//    pending_flag=0;
//  }
}
 8007a5e:	bf00      	nop
 8007a60:	3708      	adds	r7, #8
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	20000a58 	.word	0x20000a58
 8007a6c:	200008ae 	.word	0x200008ae
 8007a70:	20000a54 	.word	0x20000a54
 8007a74:	2000080e 	.word	0x2000080e
 8007a78:	20000b20 	.word	0x20000b20
 8007a7c:	20000ad0 	.word	0x20000ad0
 8007a80:	20000b0c 	.word	0x20000b0c
 8007a84:	20000aa7 	.word	0x20000aa7
 8007a88:	20000ad4 	.word	0x20000ad4
 8007a8c:	20000a98 	.word	0x20000a98
 8007a90:	20000a30 	.word	0x20000a30
 8007a94:	20000a2d 	.word	0x20000a2d
 8007a98:	20000a89 	.word	0x20000a89
 8007a9c:	200007e0 	.word	0x200007e0
 8007aa0:	200007f4 	.word	0x200007f4
 8007aa4:	20000ad2 	.word	0x20000ad2
 8007aa8:	20000a28 	.word	0x20000a28
 8007aac:	20000aa4 	.word	0x20000aa4
 8007ab0:	20000950 	.word	0x20000950
 8007ab4:	2000088c 	.word	0x2000088c
 8007ab8:	20000944 	.word	0x20000944
 8007abc:	20000b10 	.word	0x20000b10
 8007ac0:	20000b08 	.word	0x20000b08
 8007ac4:	20000923 	.word	0x20000923
 8007ac8:	20000948 	.word	0x20000948
 8007acc:	20000b14 	.word	0x20000b14
 8007ad0:	20000a94 	.word	0x20000a94
 8007ad4:	2000080c 	.word	0x2000080c
 8007ad8:	20000af6 	.word	0x20000af6
 8007adc:	200007e1 	.word	0x200007e1
 8007ae0:	200007f5 	.word	0x200007f5
 8007ae4:	20000b45 	.word	0x20000b45
 8007ae8:	20000956 	.word	0x20000956
 8007aec:	20000a9c 	.word	0x20000a9c

08007af0 <RunToRest>:

void RunToRest(uint8_t ch)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	4603      	mov	r3, r0
 8007af8:	71fb      	strb	r3, [r7, #7]
  if(ch== 1)
 8007afa:	79fb      	ldrb	r3, [r7, #7]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d145      	bne.n	8007b8c <RunToRest+0x9c>
  {
    Ready_A_Stop();
 8007b00:	f7f9 fc6e 	bl	80013e0 <Ready_A_Stop>
    if(old_CH_L== PAUSE_MODE) chA_DA=0;
 8007b04:	4b4d      	ldr	r3, [pc, #308]	; (8007c3c <RunToRest+0x14c>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d103      	bne.n	8007b16 <RunToRest+0x26>
 8007b0e:	4b4c      	ldr	r3, [pc, #304]	; (8007c40 <RunToRest+0x150>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	e00b      	b.n	8007b2e <RunToRest+0x3e>
    else if(chA_DA_zero) chA_DA=0;
 8007b16:	4b4b      	ldr	r3, [pc, #300]	; (8007c44 <RunToRest+0x154>)
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d003      	beq.n	8007b26 <RunToRest+0x36>
 8007b1e:	4b48      	ldr	r3, [pc, #288]	; (8007c40 <RunToRest+0x150>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	601a      	str	r2, [r3, #0]
 8007b24:	e003      	b.n	8007b2e <RunToRest+0x3e>
    else chA_DA=CONSTANT_DA;
 8007b26:	4b46      	ldr	r3, [pc, #280]	; (8007c40 <RunToRest+0x150>)
 8007b28:	f240 5246 	movw	r2, #1350	; 0x546
 8007b2c:	601a      	str	r2, [r3, #0]
    POWER_DA_CONTROL_A(chA_DA);
 8007b2e:	4b44      	ldr	r3, [pc, #272]	; (8007c40 <RunToRest+0x150>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7f9 fba0 	bl	8001278 <POWER_DA_CONTROL_A>

    phase_1A_flag=0;
 8007b38:	4b43      	ldr	r3, [pc, #268]	; (8007c48 <RunToRest+0x158>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	701a      	strb	r2, [r3, #0]
    phase_1A_count=0;
 8007b3e:	4b43      	ldr	r3, [pc, #268]	; (8007c4c <RunToRest+0x15c>)
 8007b40:	2200      	movs	r2, #0
 8007b42:	601a      	str	r2, [r3, #0]
    phase_2A_flag=0;
 8007b44:	4b42      	ldr	r3, [pc, #264]	; (8007c50 <RunToRest+0x160>)
 8007b46:	2200      	movs	r2, #0
 8007b48:	701a      	strb	r2, [r3, #0]
    phase_2A_count=0;
 8007b4a:	4b42      	ldr	r3, [pc, #264]	; (8007c54 <RunToRest+0x164>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	601a      	str	r2, [r3, #0]
    phase_3A_flag=0;
 8007b50:	4b41      	ldr	r3, [pc, #260]	; (8007c58 <RunToRest+0x168>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	701a      	strb	r2, [r3, #0]
    phase_3A_count=0;
 8007b56:	4b41      	ldr	r3, [pc, #260]	; (8007c5c <RunToRest+0x16c>)
 8007b58:	2200      	movs	r2, #0
 8007b5a:	601a      	str	r2, [r3, #0]
    phase_4A_flag=0;
 8007b5c:	4b40      	ldr	r3, [pc, #256]	; (8007c60 <RunToRest+0x170>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	701a      	strb	r2, [r3, #0]
    phase_4A_count=0;
 8007b62:	4b40      	ldr	r3, [pc, #256]	; (8007c64 <RunToRest+0x174>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	601a      	str	r2, [r3, #0]
    chA_uStep=0;
 8007b68:	4b3f      	ldr	r3, [pc, #252]	; (8007c68 <RunToRest+0x178>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	601a      	str	r2, [r3, #0]
    chA_dStep=0;
 8007b6e:	4b3f      	ldr	r3, [pc, #252]	; (8007c6c <RunToRest+0x17c>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]
    once_A_flag=0;
 8007b74:	4b3e      	ldr	r3, [pc, #248]	; (8007c70 <RunToRest+0x180>)
 8007b76:	2200      	movs	r2, #0
 8007b78:	701a      	strb	r2, [r3, #0]

    reaction_A_flag=0;
 8007b7a:	4b3e      	ldr	r3, [pc, #248]	; (8007c74 <RunToRest+0x184>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	701a      	strb	r2, [r3, #0]

    sendHallA=0;
 8007b80:	4b3d      	ldr	r3, [pc, #244]	; (8007c78 <RunToRest+0x188>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	701a      	strb	r2, [r3, #0]
    overTempA=0;
 8007b86:	4b3d      	ldr	r3, [pc, #244]	; (8007c7c <RunToRest+0x18c>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	701a      	strb	r2, [r3, #0]
  }

  if(ch== 2)
 8007b8c:	79fb      	ldrb	r3, [r7, #7]
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d145      	bne.n	8007c1e <RunToRest+0x12e>
  {
    Ready_B_Stop();
 8007b92:	f7f9 fc7b 	bl	800148c <Ready_B_Stop>
    if(old_CH_R== PAUSE_MODE) chB_DA=0;
 8007b96:	4b3a      	ldr	r3, [pc, #232]	; (8007c80 <RunToRest+0x190>)
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d103      	bne.n	8007ba8 <RunToRest+0xb8>
 8007ba0:	4b38      	ldr	r3, [pc, #224]	; (8007c84 <RunToRest+0x194>)
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	e00b      	b.n	8007bc0 <RunToRest+0xd0>
    else if(chB_DA_zero) chB_DA=0;
 8007ba8:	4b37      	ldr	r3, [pc, #220]	; (8007c88 <RunToRest+0x198>)
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d003      	beq.n	8007bb8 <RunToRest+0xc8>
 8007bb0:	4b34      	ldr	r3, [pc, #208]	; (8007c84 <RunToRest+0x194>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
 8007bb6:	e003      	b.n	8007bc0 <RunToRest+0xd0>
    else chB_DA=CONSTANT_DA;
 8007bb8:	4b32      	ldr	r3, [pc, #200]	; (8007c84 <RunToRest+0x194>)
 8007bba:	f240 5246 	movw	r2, #1350	; 0x546
 8007bbe:	601a      	str	r2, [r3, #0]
    POWER_DA_CONTROL_B(chB_DA);
 8007bc0:	4b30      	ldr	r3, [pc, #192]	; (8007c84 <RunToRest+0x194>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f7f9 fb8d 	bl	80012e4 <POWER_DA_CONTROL_B>

    phase_1B_flag=0;
 8007bca:	4b30      	ldr	r3, [pc, #192]	; (8007c8c <RunToRest+0x19c>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	701a      	strb	r2, [r3, #0]
    phase_1B_count=0;
 8007bd0:	4b2f      	ldr	r3, [pc, #188]	; (8007c90 <RunToRest+0x1a0>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]
    phase_2B_flag=0;
 8007bd6:	4b2f      	ldr	r3, [pc, #188]	; (8007c94 <RunToRest+0x1a4>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	701a      	strb	r2, [r3, #0]
    phase_2B_count=0;
 8007bdc:	4b2e      	ldr	r3, [pc, #184]	; (8007c98 <RunToRest+0x1a8>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]
    phase_3B_flag=0;
 8007be2:	4b2e      	ldr	r3, [pc, #184]	; (8007c9c <RunToRest+0x1ac>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	701a      	strb	r2, [r3, #0]
    phase_3B_count=0;
 8007be8:	4b2d      	ldr	r3, [pc, #180]	; (8007ca0 <RunToRest+0x1b0>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
    phase_4B_flag=0;
 8007bee:	4b2d      	ldr	r3, [pc, #180]	; (8007ca4 <RunToRest+0x1b4>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	701a      	strb	r2, [r3, #0]
    phase_4B_count=0;
 8007bf4:	4b2c      	ldr	r3, [pc, #176]	; (8007ca8 <RunToRest+0x1b8>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	601a      	str	r2, [r3, #0]
    chB_uStep=0;
 8007bfa:	4b2c      	ldr	r3, [pc, #176]	; (8007cac <RunToRest+0x1bc>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	601a      	str	r2, [r3, #0]
    chB_dStep=0;
 8007c00:	4b2b      	ldr	r3, [pc, #172]	; (8007cb0 <RunToRest+0x1c0>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	601a      	str	r2, [r3, #0]
    once_B_flag=0;
 8007c06:	4b2b      	ldr	r3, [pc, #172]	; (8007cb4 <RunToRest+0x1c4>)
 8007c08:	2200      	movs	r2, #0
 8007c0a:	701a      	strb	r2, [r3, #0]

    reaction_B_flag=0;
 8007c0c:	4b2a      	ldr	r3, [pc, #168]	; (8007cb8 <RunToRest+0x1c8>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	701a      	strb	r2, [r3, #0]

    sendHallB=0;
 8007c12:	4b2a      	ldr	r3, [pc, #168]	; (8007cbc <RunToRest+0x1cc>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	701a      	strb	r2, [r3, #0]
    overTempB=0;
 8007c18:	4b29      	ldr	r3, [pc, #164]	; (8007cc0 <RunToRest+0x1d0>)
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	701a      	strb	r2, [r3, #0]
  }

  pmr.mode=200;
 8007c1e:	4b29      	ldr	r3, [pc, #164]	; (8007cc4 <RunToRest+0x1d4>)
 8007c20:	22c8      	movs	r2, #200	; 0xc8
 8007c22:	f883 2020 	strb.w	r2, [r3, #32]
  _twist_once_=0;
 8007c26:	4b28      	ldr	r3, [pc, #160]	; (8007cc8 <RunToRest+0x1d8>)
 8007c28:	2200      	movs	r2, #0
 8007c2a:	701a      	strb	r2, [r3, #0]
//  _next_step_=0;
//  _master_flag=0;
  pending_flag=0;
 8007c2c:	4b27      	ldr	r3, [pc, #156]	; (8007ccc <RunToRest+0x1dc>)
 8007c2e:	2200      	movs	r2, #0
 8007c30:	701a      	strb	r2, [r3, #0]
}
 8007c32:	bf00      	nop
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	20000a8b 	.word	0x20000a8b
 8007c40:	20000a58 	.word	0x20000a58
 8007c44:	20000907 	.word	0x20000907
 8007c48:	200008ae 	.word	0x200008ae
 8007c4c:	20000a54 	.word	0x20000a54
 8007c50:	2000080e 	.word	0x2000080e
 8007c54:	20000b20 	.word	0x20000b20
 8007c58:	20000ad0 	.word	0x20000ad0
 8007c5c:	20000b0c 	.word	0x20000b0c
 8007c60:	20000aa7 	.word	0x20000aa7
 8007c64:	20000ad4 	.word	0x20000ad4
 8007c68:	20000a98 	.word	0x20000a98
 8007c6c:	20000a30 	.word	0x20000a30
 8007c70:	20000a2d 	.word	0x20000a2d
 8007c74:	20000a89 	.word	0x20000a89
 8007c78:	200007e0 	.word	0x200007e0
 8007c7c:	200007f4 	.word	0x200007f4
 8007c80:	20000ad1 	.word	0x20000ad1
 8007c84:	20000a28 	.word	0x20000a28
 8007c88:	2000083c 	.word	0x2000083c
 8007c8c:	20000aa4 	.word	0x20000aa4
 8007c90:	20000950 	.word	0x20000950
 8007c94:	2000088c 	.word	0x2000088c
 8007c98:	20000944 	.word	0x20000944
 8007c9c:	20000b10 	.word	0x20000b10
 8007ca0:	20000b08 	.word	0x20000b08
 8007ca4:	20000923 	.word	0x20000923
 8007ca8:	20000948 	.word	0x20000948
 8007cac:	20000b14 	.word	0x20000b14
 8007cb0:	20000a94 	.word	0x20000a94
 8007cb4:	2000080c 	.word	0x2000080c
 8007cb8:	20000af6 	.word	0x20000af6
 8007cbc:	200007e1 	.word	0x200007e1
 8007cc0:	200007f5 	.word	0x200007f5
 8007cc4:	20000a60 	.word	0x20000a60
 8007cc8:	20000954 	.word	0x20000954
 8007ccc:	20000a1d 	.word	0x20000a1d

08007cd0 <System_Off>:

void System_Off()
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
//  Ready_B_Stop();
//
//  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);

  if(waitingACK_timeover)
 8007cd4:	4b48      	ldr	r3, [pc, #288]	; (8007df8 <System_Off+0x128>)
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d011      	beq.n	8007d00 <System_Off+0x30>
  {
    LOG_PRINT("FAIL\r\n");
 8007cdc:	4847      	ldr	r0, [pc, #284]	; (8007dfc <System_Off+0x12c>)
 8007cde:	f00c fba9 	bl	8014434 <puts>
 8007ce2:	4b47      	ldr	r3, [pc, #284]	; (8007e00 <System_Off+0x130>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f00c f95f 	bl	8013fac <fflush>
    LOG_PRINT("GUI forced Power-OFF\r\n");
 8007cee:	4845      	ldr	r0, [pc, #276]	; (8007e04 <System_Off+0x134>)
 8007cf0:	f00c fba0 	bl	8014434 <puts>
 8007cf4:	4b42      	ldr	r3, [pc, #264]	; (8007e00 <System_Off+0x130>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f00c f956 	bl	8013fac <fflush>
  }
  PC_SW_ON;
 8007d00:	2102      	movs	r1, #2
 8007d02:	4841      	ldr	r0, [pc, #260]	; (8007e08 <System_Off+0x138>)
 8007d04:	f7ff fa55 	bl	80071b2 <LL_GPIO_SetOutputPin>
  delay_ms(500);
 8007d08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d0c:	f00c f838 	bl	8013d80 <LL_mDelay>
  PC_SW_OFF;
 8007d10:	2102      	movs	r1, #2
 8007d12:	483d      	ldr	r0, [pc, #244]	; (8007e08 <System_Off+0x138>)
 8007d14:	f7ff fa5b 	bl	80071ce <LL_GPIO_ResetOutputPin>

  LOG_PRINT("AC Contactor OFF\r\n");
 8007d18:	483c      	ldr	r0, [pc, #240]	; (8007e0c <System_Off+0x13c>)
 8007d1a:	f00c fb8b 	bl	8014434 <puts>
 8007d1e:	4b38      	ldr	r3, [pc, #224]	; (8007e00 <System_Off+0x130>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f00c f941 	bl	8013fac <fflush>
  CONTACTOR_OFF;
 8007d2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007d2e:	4838      	ldr	r0, [pc, #224]	; (8007e10 <System_Off+0x140>)
 8007d30:	f7ff fa4d 	bl	80071ce <LL_GPIO_ResetOutputPin>

  // GUI off time: about 10 sec
  LOG_PRINT("Wait 10s for the GUI to turn off...");
 8007d34:	4837      	ldr	r0, [pc, #220]	; (8007e14 <System_Off+0x144>)
 8007d36:	f00c faf5 	bl	8014324 <iprintf>
 8007d3a:	4b31      	ldr	r3, [pc, #196]	; (8007e00 <System_Off+0x130>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f00c f933 	bl	8013fac <fflush>
  delay_ms(5000);
 8007d46:	f241 3088 	movw	r0, #5000	; 0x1388
 8007d4a:	f00c f819 	bl	8013d80 <LL_mDelay>
  delay_ms(5000);
 8007d4e:	f241 3088 	movw	r0, #5000	; 0x1388
 8007d52:	f00c f815 	bl	8013d80 <LL_mDelay>
  LOG_PRINT("DONE\r\n");
 8007d56:	4830      	ldr	r0, [pc, #192]	; (8007e18 <System_Off+0x148>)
 8007d58:	f00c fb6c 	bl	8014434 <puts>
 8007d5c:	4b28      	ldr	r3, [pc, #160]	; (8007e00 <System_Off+0x130>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f00c f922 	bl	8013fac <fflush>

  LOG_PRINT("Front LED OFF\r\n");
 8007d68:	482c      	ldr	r0, [pc, #176]	; (8007e1c <System_Off+0x14c>)
 8007d6a:	f00c fb63 	bl	8014434 <puts>
 8007d6e:	4b24      	ldr	r3, [pc, #144]	; (8007e00 <System_Off+0x130>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	4618      	mov	r0, r3
 8007d76:	f00c f919 	bl	8013fac <fflush>
  FRONT_LED_OFF;
 8007d7a:	2120      	movs	r1, #32
 8007d7c:	4824      	ldr	r0, [pc, #144]	; (8007e10 <System_Off+0x140>)
 8007d7e:	f7ff fa26 	bl	80071ce <LL_GPIO_ResetOutputPin>

  LOG_PRINT("Power-Button LED OFF\r\n");
 8007d82:	4827      	ldr	r0, [pc, #156]	; (8007e20 <System_Off+0x150>)
 8007d84:	f00c fb56 	bl	8014434 <puts>
 8007d88:	4b1d      	ldr	r3, [pc, #116]	; (8007e00 <System_Off+0x130>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f00c f90c 	bl	8013fac <fflush>
  PUSH_LED_OFF;
 8007d94:	2104      	movs	r1, #4
 8007d96:	481e      	ldr	r0, [pc, #120]	; (8007e10 <System_Off+0x140>)
 8007d98:	f7ff fa19 	bl	80071ce <LL_GPIO_ResetOutputPin>

  BUZZER_ON;
 8007d9c:	2120      	movs	r1, #32
 8007d9e:	4821      	ldr	r0, [pc, #132]	; (8007e24 <System_Off+0x154>)
 8007da0:	f7ff fa07 	bl	80071b2 <LL_GPIO_SetOutputPin>
  delay_ms(100);
 8007da4:	2064      	movs	r0, #100	; 0x64
 8007da6:	f00b ffeb 	bl	8013d80 <LL_mDelay>
  BUZZER_OFF;
 8007daa:	2120      	movs	r1, #32
 8007dac:	481d      	ldr	r0, [pc, #116]	; (8007e24 <System_Off+0x154>)
 8007dae:	f7ff fa0e 	bl	80071ce <LL_GPIO_ResetOutputPin>
  delay_ms(100);
 8007db2:	2064      	movs	r0, #100	; 0x64
 8007db4:	f00b ffe4 	bl	8013d80 <LL_mDelay>
  BUZZER_ON;
 8007db8:	2120      	movs	r1, #32
 8007dba:	481a      	ldr	r0, [pc, #104]	; (8007e24 <System_Off+0x154>)
 8007dbc:	f7ff f9f9 	bl	80071b2 <LL_GPIO_SetOutputPin>
  delay_ms(100);
 8007dc0:	2064      	movs	r0, #100	; 0x64
 8007dc2:	f00b ffdd 	bl	8013d80 <LL_mDelay>
  BUZZER_OFF;
 8007dc6:	2120      	movs	r1, #32
 8007dc8:	4816      	ldr	r0, [pc, #88]	; (8007e24 <System_Off+0x154>)
 8007dca:	f7ff fa00 	bl	80071ce <LL_GPIO_ResetOutputPin>

  LOG_PRINT("-- Shutdown --\r\n");
 8007dce:	4816      	ldr	r0, [pc, #88]	; (8007e28 <System_Off+0x158>)
 8007dd0:	f00c fb30 	bl	8014434 <puts>
 8007dd4:	4b0a      	ldr	r3, [pc, #40]	; (8007e00 <System_Off+0x130>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f00c f8e6 	bl	8013fac <fflush>
  __ASM volatile ("cpsid i" : : : "memory");
 8007de0:	b672      	cpsid	i

  __disable_irq();
  HAL_PWREx_DisableInternalWakeUpLine();
 8007de2:	f007 fe27 	bl	800fa34 <HAL_PWREx_DisableInternalWakeUpLine>
  HAL_PWREx_EnterSHUTDOWNMode();
 8007de6:	f007 fe35 	bl	800fa54 <HAL_PWREx_EnterSHUTDOWNMode>

  REMOTE_OFF;
 8007dea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007dee:	480d      	ldr	r0, [pc, #52]	; (8007e24 <System_Off+0x154>)
 8007df0:	f7ff f9ed 	bl	80071ce <LL_GPIO_ResetOutputPin>
}
 8007df4:	bf00      	nop
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	200008a4 	.word	0x200008a4
 8007dfc:	080156e0 	.word	0x080156e0
 8007e00:	20000030 	.word	0x20000030
 8007e04:	080156e8 	.word	0x080156e8
 8007e08:	48000c00 	.word	0x48000c00
 8007e0c:	08015700 	.word	0x08015700
 8007e10:	48000800 	.word	0x48000800
 8007e14:	08015714 	.word	0x08015714
 8007e18:	08015738 	.word	0x08015738
 8007e1c:	08015740 	.word	0x08015740
 8007e20:	08015750 	.word	0x08015750
 8007e24:	48000400 	.word	0x48000400
 8007e28:	08015768 	.word	0x08015768

08007e2c <Pwr_Btn_Check>:

void Pwr_Btn_Check()
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  if(pwr_btn_pressed)
 8007e30:	4b32      	ldr	r3, [pc, #200]	; (8007efc <Pwr_Btn_Check+0xd0>)
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d039      	beq.n	8007eac <Pwr_Btn_Check+0x80>
  {
    if(LL_GPIO_IsInputPinSet(KEY_CHECK_GPIO_Port, KEY_CHECK_Pin))
 8007e38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e3c:	4830      	ldr	r0, [pc, #192]	; (8007f00 <Pwr_Btn_Check+0xd4>)
 8007e3e:	f7ff f9a3 	bl	8007188 <LL_GPIO_IsInputPinSet>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d031      	beq.n	8007eac <Pwr_Btn_Check+0x80>
    {
      if(!waitingACK)
 8007e48:	4b2e      	ldr	r3, [pc, #184]	; (8007f04 <Pwr_Btn_Check+0xd8>)
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d12d      	bne.n	8007eac <Pwr_Btn_Check+0x80>
      {
        power_off_flag=1;
 8007e50:	4b2d      	ldr	r3, [pc, #180]	; (8007f08 <Pwr_Btn_Check+0xdc>)
 8007e52:	2201      	movs	r2, #1
 8007e54:	701a      	strb	r2, [r3, #0]
        power_off_count=0;
 8007e56:	4b2d      	ldr	r3, [pc, #180]	; (8007f0c <Pwr_Btn_Check+0xe0>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
        LOG_PRINT("\nMain System Power-OFF seq.\r\n");
 8007e5c:	482c      	ldr	r0, [pc, #176]	; (8007f10 <Pwr_Btn_Check+0xe4>)
 8007e5e:	f00c fae9 	bl	8014434 <puts>
 8007e62:	4b2c      	ldr	r3, [pc, #176]	; (8007f14 <Pwr_Btn_Check+0xe8>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f00c f89f 	bl	8013fac <fflush>
        LOG_PRINT("----------------------------\r\n");
 8007e6e:	482a      	ldr	r0, [pc, #168]	; (8007f18 <Pwr_Btn_Check+0xec>)
 8007e70:	f00c fae0 	bl	8014434 <puts>
 8007e74:	4b27      	ldr	r3, [pc, #156]	; (8007f14 <Pwr_Btn_Check+0xe8>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f00c f896 	bl	8013fac <fflush>

        RunToStopA();
 8007e80:	f7ff fc60 	bl	8007744 <RunToStopA>
        RunToStopB();
 8007e84:	f7ff fcc2 	bl	800780c <RunToStopB>
        RunToStopVal();
 8007e88:	f7ff fd24 	bl	80078d4 <RunToStopVal>

        SEND_1BYTE(CMD_GUI_ONOFF, 1);
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	204f      	movs	r0, #79	; 0x4f
 8007e90:	f7fa fd54 	bl	800293c <SEND_1BYTE>
        waitingACK=1;
 8007e94:	4b1b      	ldr	r3, [pc, #108]	; (8007f04 <Pwr_Btn_Check+0xd8>)
 8007e96:	2201      	movs	r2, #1
 8007e98:	701a      	strb	r2, [r3, #0]
        LOG_PRINT("GUI Ack waiting...");
 8007e9a:	4820      	ldr	r0, [pc, #128]	; (8007f1c <Pwr_Btn_Check+0xf0>)
 8007e9c:	f00c fa42 	bl	8014324 <iprintf>
 8007ea0:	4b1c      	ldr	r3, [pc, #112]	; (8007f14 <Pwr_Btn_Check+0xe8>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f00c f880 	bl	8013fac <fflush>
      }
    }
  }

  if(waitingACK)
 8007eac:	4b15      	ldr	r3, [pc, #84]	; (8007f04 <Pwr_Btn_Check+0xd8>)
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d009      	beq.n	8007ec8 <Pwr_Btn_Check+0x9c>
  {
    if(waitingACK_done|| waitingACK_timeover) System_Off();
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	; (8007f20 <Pwr_Btn_Check+0xf4>)
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d103      	bne.n	8007ec4 <Pwr_Btn_Check+0x98>
 8007ebc:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <Pwr_Btn_Check+0xf8>)
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d001      	beq.n	8007ec8 <Pwr_Btn_Check+0x9c>
 8007ec4:	f7ff ff04 	bl	8007cd0 <System_Off>
  }

  if(_io_CHK._bPwrButton_CNT>= ChkTime_400ms)
 8007ec8:	4b17      	ldr	r3, [pc, #92]	; (8007f28 <Pwr_Btn_Check+0xfc>)
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8007ed0:	d311      	bcc.n	8007ef6 <Pwr_Btn_Check+0xca>
  {
    if(pwr_btn_pressed== 0)
 8007ed2:	4b0a      	ldr	r3, [pc, #40]	; (8007efc <Pwr_Btn_Check+0xd0>)
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10a      	bne.n	8007ef0 <Pwr_Btn_Check+0xc4>
    {
      BUZZER_ON;
 8007eda:	2120      	movs	r1, #32
 8007edc:	4808      	ldr	r0, [pc, #32]	; (8007f00 <Pwr_Btn_Check+0xd4>)
 8007ede:	f7ff f968 	bl	80071b2 <LL_GPIO_SetOutputPin>
      delay_ms(100);
 8007ee2:	2064      	movs	r0, #100	; 0x64
 8007ee4:	f00b ff4c 	bl	8013d80 <LL_mDelay>
      BUZZER_OFF;
 8007ee8:	2120      	movs	r1, #32
 8007eea:	4805      	ldr	r0, [pc, #20]	; (8007f00 <Pwr_Btn_Check+0xd4>)
 8007eec:	f7ff f96f 	bl	80071ce <LL_GPIO_ResetOutputPin>
    }
//    if(AP_A_Fan_Active|| AP_B_Fan_Active) SEND_1BYTE(CMD_TEMPER, 1);
//    else
    pwr_btn_pressed=1;
 8007ef0:	4b02      	ldr	r3, [pc, #8]	; (8007efc <Pwr_Btn_Check+0xd0>)
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	701a      	strb	r2, [r3, #0]
  }
}
 8007ef6:	bf00      	nop
 8007ef8:	bd80      	pop	{r7, pc}
 8007efa:	bf00      	nop
 8007efc:	20000ac8 	.word	0x20000ac8
 8007f00:	48000400 	.word	0x48000400
 8007f04:	20000aa9 	.word	0x20000aa9
 8007f08:	20000b13 	.word	0x20000b13
 8007f0c:	20000af8 	.word	0x20000af8
 8007f10:	08015778 	.word	0x08015778
 8007f14:	20000030 	.word	0x20000030
 8007f18:	08015798 	.word	0x08015798
 8007f1c:	080157b8 	.word	0x080157b8
 8007f20:	20000808 	.word	0x20000808
 8007f24:	200008a4 	.word	0x200008a4
 8007f28:	200008b8 	.word	0x200008b8

08007f2c <Status_Check>:

void Status_Check()
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	af00      	add	r7, sp, #0
  if(_io_CHK.bAP_A_conn_CNT>= ChkTime_200ms)
 8007f30:	4b7b      	ldr	r3, [pc, #492]	; (8008120 <Status_Check+0x1f4>)
 8007f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f34:	2bc7      	cmp	r3, #199	; 0xc7
 8007f36:	d936      	bls.n	8007fa6 <Status_Check+0x7a>
  {
    SF1.bStatus11=RESET;
 8007f38:	4a7a      	ldr	r2, [pc, #488]	; (8008124 <Status_Check+0x1f8>)
 8007f3a:	7813      	ldrb	r3, [r2, #0]
 8007f3c:	f36f 0300 	bfc	r3, #0, #1
 8007f40:	7013      	strb	r3, [r2, #0]

    if(CH_LEFT== RUN_MODE)
 8007f42:	4b79      	ldr	r3, [pc, #484]	; (8008128 <Status_Check+0x1fc>)
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d10f      	bne.n	8007f6c <Status_Check+0x40>
    {
      LL_GPIO_TogglePin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 8007f4c:	2120      	movs	r1, #32
 8007f4e:	4877      	ldr	r0, [pc, #476]	; (800812c <Status_Check+0x200>)
 8007f50:	f7ff f94b 	bl	80071ea <LL_GPIO_TogglePin>
      LL_GPIO_TogglePin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 8007f54:	2140      	movs	r1, #64	; 0x40
 8007f56:	4875      	ldr	r0, [pc, #468]	; (800812c <Status_Check+0x200>)
 8007f58:	f7ff f947 	bl	80071ea <LL_GPIO_TogglePin>
      LL_GPIO_TogglePin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 8007f5c:	2180      	movs	r1, #128	; 0x80
 8007f5e:	4873      	ldr	r0, [pc, #460]	; (800812c <Status_Check+0x200>)
 8007f60:	f7ff f943 	bl	80071ea <LL_GPIO_TogglePin>
      AP_A_LED=2;
 8007f64:	4b72      	ldr	r3, [pc, #456]	; (8008130 <Status_Check+0x204>)
 8007f66:	2202      	movs	r2, #2
 8007f68:	701a      	strb	r2, [r3, #0]
 8007f6a:	e034      	b.n	8007fd6 <Status_Check+0xaa>
    }
    else if(AP_A_LED!= 1)
 8007f6c:	4b70      	ldr	r3, [pc, #448]	; (8008130 <Status_Check+0x204>)
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d030      	beq.n	8007fd6 <Status_Check+0xaa>
    {
      LL_GPIO_SetOutputPin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 8007f74:	2120      	movs	r1, #32
 8007f76:	486d      	ldr	r0, [pc, #436]	; (800812c <Status_Check+0x200>)
 8007f78:	f7ff f91b 	bl	80071b2 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 8007f7c:	2140      	movs	r1, #64	; 0x40
 8007f7e:	486b      	ldr	r0, [pc, #428]	; (800812c <Status_Check+0x200>)
 8007f80:	f7ff f917 	bl	80071b2 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 8007f84:	2180      	movs	r1, #128	; 0x80
 8007f86:	4869      	ldr	r0, [pc, #420]	; (800812c <Status_Check+0x200>)
 8007f88:	f7ff f913 	bl	80071b2 <LL_GPIO_SetOutputPin>
      AP_A_LED=1;
 8007f8c:	4b68      	ldr	r3, [pc, #416]	; (8008130 <Status_Check+0x204>)
 8007f8e:	2201      	movs	r2, #1
 8007f90:	701a      	strb	r2, [r3, #0]

      if(!first_bootA)
 8007f92:	4b68      	ldr	r3, [pc, #416]	; (8008134 <Status_Check+0x208>)
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d11d      	bne.n	8007fd6 <Status_Check+0xaa>
      {
        AP_A_FAN_ON();
 8007f9a:	f7ff fb83 	bl	80076a4 <AP_A_FAN_ON>
        first_bootA=1;
 8007f9e:	4b65      	ldr	r3, [pc, #404]	; (8008134 <Status_Check+0x208>)
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e017      	b.n	8007fd6 <Status_Check+0xaa>
      }
    }
  }
  else
  {
    SF1.bStatus11=SET;
 8007fa6:	4a5f      	ldr	r2, [pc, #380]	; (8008124 <Status_Check+0x1f8>)
 8007fa8:	7813      	ldrb	r3, [r2, #0]
 8007faa:	f043 0301 	orr.w	r3, r3, #1
 8007fae:	7013      	strb	r3, [r2, #0]

    if(AP_A_LED!= 0)
 8007fb0:	4b5f      	ldr	r3, [pc, #380]	; (8008130 <Status_Check+0x204>)
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00e      	beq.n	8007fd6 <Status_Check+0xaa>
    {
      LL_GPIO_ResetOutputPin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 8007fb8:	2120      	movs	r1, #32
 8007fba:	485c      	ldr	r0, [pc, #368]	; (800812c <Status_Check+0x200>)
 8007fbc:	f7ff f907 	bl	80071ce <LL_GPIO_ResetOutputPin>
      LL_GPIO_ResetOutputPin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 8007fc0:	2140      	movs	r1, #64	; 0x40
 8007fc2:	485a      	ldr	r0, [pc, #360]	; (800812c <Status_Check+0x200>)
 8007fc4:	f7ff f903 	bl	80071ce <LL_GPIO_ResetOutputPin>
      LL_GPIO_ResetOutputPin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 8007fc8:	2180      	movs	r1, #128	; 0x80
 8007fca:	4858      	ldr	r0, [pc, #352]	; (800812c <Status_Check+0x200>)
 8007fcc:	f7ff f8ff 	bl	80071ce <LL_GPIO_ResetOutputPin>
      AP_A_LED=0;
 8007fd0:	4b57      	ldr	r3, [pc, #348]	; (8008130 <Status_Check+0x204>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	701a      	strb	r2, [r3, #0]
    }
  }

  if(_io_CHK.bAP_B_conn_CNT>= ChkTime_200ms)
 8007fd6:	4b52      	ldr	r3, [pc, #328]	; (8008120 <Status_Check+0x1f4>)
 8007fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fda:	2bc7      	cmp	r3, #199	; 0xc7
 8007fdc:	d93c      	bls.n	8008058 <Status_Check+0x12c>
  {
    SF1.bStatus12=RESET;
 8007fde:	4a51      	ldr	r2, [pc, #324]	; (8008124 <Status_Check+0x1f8>)
 8007fe0:	7813      	ldrb	r3, [r2, #0]
 8007fe2:	f36f 0341 	bfc	r3, #1, #1
 8007fe6:	7013      	strb	r3, [r2, #0]

    if(CH_RIGHT== RUN_MODE)
 8007fe8:	4b53      	ldr	r3, [pc, #332]	; (8008138 <Status_Check+0x20c>)
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b02      	cmp	r3, #2
 8007ff0:	d112      	bne.n	8008018 <Status_Check+0xec>
    {
      LL_GPIO_TogglePin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 8007ff2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007ff6:	484d      	ldr	r0, [pc, #308]	; (800812c <Status_Check+0x200>)
 8007ff8:	f7ff f8f7 	bl	80071ea <LL_GPIO_TogglePin>
      LL_GPIO_TogglePin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 8007ffc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008000:	484a      	ldr	r0, [pc, #296]	; (800812c <Status_Check+0x200>)
 8008002:	f7ff f8f2 	bl	80071ea <LL_GPIO_TogglePin>
      LL_GPIO_TogglePin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 8008006:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800800a:	4848      	ldr	r0, [pc, #288]	; (800812c <Status_Check+0x200>)
 800800c:	f7ff f8ed 	bl	80071ea <LL_GPIO_TogglePin>
      AP_B_LED=2;
 8008010:	4b4a      	ldr	r3, [pc, #296]	; (800813c <Status_Check+0x210>)
 8008012:	2202      	movs	r2, #2
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	e03a      	b.n	800808e <Status_Check+0x162>
    }
    else if(AP_B_LED!= 1)
 8008018:	4b48      	ldr	r3, [pc, #288]	; (800813c <Status_Check+0x210>)
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	2b01      	cmp	r3, #1
 800801e:	d036      	beq.n	800808e <Status_Check+0x162>
    {
      LL_GPIO_SetOutputPin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 8008020:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008024:	4841      	ldr	r0, [pc, #260]	; (800812c <Status_Check+0x200>)
 8008026:	f7ff f8c4 	bl	80071b2 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 800802a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800802e:	483f      	ldr	r0, [pc, #252]	; (800812c <Status_Check+0x200>)
 8008030:	f7ff f8bf 	bl	80071b2 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 8008034:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008038:	483c      	ldr	r0, [pc, #240]	; (800812c <Status_Check+0x200>)
 800803a:	f7ff f8ba 	bl	80071b2 <LL_GPIO_SetOutputPin>
      AP_B_LED=1;
 800803e:	4b3f      	ldr	r3, [pc, #252]	; (800813c <Status_Check+0x210>)
 8008040:	2201      	movs	r2, #1
 8008042:	701a      	strb	r2, [r3, #0]

      if(!first_bootB)
 8008044:	4b3e      	ldr	r3, [pc, #248]	; (8008140 <Status_Check+0x214>)
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d120      	bne.n	800808e <Status_Check+0x162>
      {
        AP_B_FAN_ON();
 800804c:	f7ff fb50 	bl	80076f0 <AP_B_FAN_ON>
        first_bootB=1;
 8008050:	4b3b      	ldr	r3, [pc, #236]	; (8008140 <Status_Check+0x214>)
 8008052:	2201      	movs	r2, #1
 8008054:	701a      	strb	r2, [r3, #0]
 8008056:	e01a      	b.n	800808e <Status_Check+0x162>
      }
    }
  }
  else
  {
    SF1.bStatus12=SET;
 8008058:	4a32      	ldr	r2, [pc, #200]	; (8008124 <Status_Check+0x1f8>)
 800805a:	7813      	ldrb	r3, [r2, #0]
 800805c:	f043 0302 	orr.w	r3, r3, #2
 8008060:	7013      	strb	r3, [r2, #0]

    if(AP_B_LED!= 0)
 8008062:	4b36      	ldr	r3, [pc, #216]	; (800813c <Status_Check+0x210>)
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d011      	beq.n	800808e <Status_Check+0x162>
    {
      LL_GPIO_ResetOutputPin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 800806a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800806e:	482f      	ldr	r0, [pc, #188]	; (800812c <Status_Check+0x200>)
 8008070:	f7ff f8ad 	bl	80071ce <LL_GPIO_ResetOutputPin>
      LL_GPIO_ResetOutputPin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 8008074:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008078:	482c      	ldr	r0, [pc, #176]	; (800812c <Status_Check+0x200>)
 800807a:	f7ff f8a8 	bl	80071ce <LL_GPIO_ResetOutputPin>
      LL_GPIO_ResetOutputPin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 800807e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008082:	482a      	ldr	r0, [pc, #168]	; (800812c <Status_Check+0x200>)
 8008084:	f7ff f8a3 	bl	80071ce <LL_GPIO_ResetOutputPin>
      AP_B_LED=0;
 8008088:	4b2c      	ldr	r3, [pc, #176]	; (800813c <Status_Check+0x210>)
 800808a:	2200      	movs	r2, #0
 800808c:	701a      	strb	r2, [r3, #0]
    }
  }

  if((oldSTATUS1B!= SF1.STATUS1B)|| (oldSTATUS2B!= SF2.STATUS2B)|| (oldSTATUS3B!= SF3.STATUS3B)|| (oldSTATUS4B!= SF4.STATUS4B))
 800808e:	4b25      	ldr	r3, [pc, #148]	; (8008124 <Status_Check+0x1f8>)
 8008090:	781a      	ldrb	r2, [r3, #0]
 8008092:	4b2c      	ldr	r3, [pc, #176]	; (8008144 <Status_Check+0x218>)
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d111      	bne.n	80080be <Status_Check+0x192>
 800809a:	4b2b      	ldr	r3, [pc, #172]	; (8008148 <Status_Check+0x21c>)
 800809c:	781a      	ldrb	r2, [r3, #0]
 800809e:	4b2b      	ldr	r3, [pc, #172]	; (800814c <Status_Check+0x220>)
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d10b      	bne.n	80080be <Status_Check+0x192>
 80080a6:	4b2a      	ldr	r3, [pc, #168]	; (8008150 <Status_Check+0x224>)
 80080a8:	781a      	ldrb	r2, [r3, #0]
 80080aa:	4b2a      	ldr	r3, [pc, #168]	; (8008154 <Status_Check+0x228>)
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d105      	bne.n	80080be <Status_Check+0x192>
 80080b2:	4b29      	ldr	r3, [pc, #164]	; (8008158 <Status_Check+0x22c>)
 80080b4:	781a      	ldrb	r2, [r3, #0]
 80080b6:	4b29      	ldr	r3, [pc, #164]	; (800815c <Status_Check+0x230>)
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d01c      	beq.n	80080f8 <Status_Check+0x1cc>
  {
    sendStatus=1;
 80080be:	4b28      	ldr	r3, [pc, #160]	; (8008160 <Status_Check+0x234>)
 80080c0:	2201      	movs	r2, #1
 80080c2:	701a      	strb	r2, [r3, #0]
    if(GUI_Boot_OK)
 80080c4:	4b27      	ldr	r3, [pc, #156]	; (8008164 <Status_Check+0x238>)
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d004      	beq.n	80080d6 <Status_Check+0x1aa>
    {
      SEND_STATUS();
 80080cc:	f7fb f8f4 	bl	80032b8 <SEND_STATUS>
      DBG_PRINT("Send Status1\r\n");
 80080d0:	4825      	ldr	r0, [pc, #148]	; (8008168 <Status_Check+0x23c>)
 80080d2:	f00c f9af 	bl	8014434 <puts>
    }
    oldSTATUS1B=SF1.STATUS1B;
 80080d6:	4b13      	ldr	r3, [pc, #76]	; (8008124 <Status_Check+0x1f8>)
 80080d8:	781a      	ldrb	r2, [r3, #0]
 80080da:	4b1a      	ldr	r3, [pc, #104]	; (8008144 <Status_Check+0x218>)
 80080dc:	701a      	strb	r2, [r3, #0]
    oldSTATUS2B=SF2.STATUS2B;
 80080de:	4b1a      	ldr	r3, [pc, #104]	; (8008148 <Status_Check+0x21c>)
 80080e0:	781a      	ldrb	r2, [r3, #0]
 80080e2:	4b1a      	ldr	r3, [pc, #104]	; (800814c <Status_Check+0x220>)
 80080e4:	701a      	strb	r2, [r3, #0]
    oldSTATUS3B=SF3.STATUS3B;
 80080e6:	4b1a      	ldr	r3, [pc, #104]	; (8008150 <Status_Check+0x224>)
 80080e8:	781a      	ldrb	r2, [r3, #0]
 80080ea:	4b1a      	ldr	r3, [pc, #104]	; (8008154 <Status_Check+0x228>)
 80080ec:	701a      	strb	r2, [r3, #0]
    oldSTATUS4B=SF4.STATUS4B;
 80080ee:	4b1a      	ldr	r3, [pc, #104]	; (8008158 <Status_Check+0x22c>)
 80080f0:	781a      	ldrb	r2, [r3, #0]
 80080f2:	4b1a      	ldr	r3, [pc, #104]	; (800815c <Status_Check+0x230>)
 80080f4:	701a      	strb	r2, [r3, #0]
  else if(sendStatus&& GUI_Boot_OK)
  {
    SEND_STATUS();
    if(use_debug) DBG_PRINT("Send Status2\r\n");
  }
}
 80080f6:	e010      	b.n	800811a <Status_Check+0x1ee>
  else if(sendStatus&& GUI_Boot_OK)
 80080f8:	4b19      	ldr	r3, [pc, #100]	; (8008160 <Status_Check+0x234>)
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00c      	beq.n	800811a <Status_Check+0x1ee>
 8008100:	4b18      	ldr	r3, [pc, #96]	; (8008164 <Status_Check+0x238>)
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d008      	beq.n	800811a <Status_Check+0x1ee>
    SEND_STATUS();
 8008108:	f7fb f8d6 	bl	80032b8 <SEND_STATUS>
    if(use_debug) DBG_PRINT("Send Status2\r\n");
 800810c:	4b17      	ldr	r3, [pc, #92]	; (800816c <Status_Check+0x240>)
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <Status_Check+0x1ee>
 8008114:	4816      	ldr	r0, [pc, #88]	; (8008170 <Status_Check+0x244>)
 8008116:	f00c f98d 	bl	8014434 <puts>
}
 800811a:	bf00      	nop
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	200008b8 	.word	0x200008b8
 8008124:	20000b3c 	.word	0x20000b3c
 8008128:	20000956 	.word	0x20000956
 800812c:	48000c00 	.word	0x48000c00
 8008130:	200000c9 	.word	0x200000c9
 8008134:	200000cb 	.word	0x200000cb
 8008138:	20000a9c 	.word	0x20000a9c
 800813c:	200000ca 	.word	0x200000ca
 8008140:	200000cc 	.word	0x200000cc
 8008144:	20000afc 	.word	0x20000afc
 8008148:	20000b1c 	.word	0x20000b1c
 800814c:	20000908 	.word	0x20000908
 8008150:	2000091c 	.word	0x2000091c
 8008154:	20000a88 	.word	0x20000a88
 8008158:	20000adc 	.word	0x20000adc
 800815c:	20000833 	.word	0x20000833
 8008160:	200008e4 	.word	0x200008e4
 8008164:	20000a8a 	.word	0x20000a8a
 8008168:	080157cc 	.word	0x080157cc
 800816c:	20000aa6 	.word	0x20000aa6
 8008170:	080157dc 	.word	0x080157dc

08008174 <Error_Check>:

// Always Check
void Error_Check()
{
 8008174:	b580      	push	{r7, lr}
 8008176:	af00      	add	r7, sp, #0
  if(!((_io_CHK._bDoorOpenR_CNT>= ChkTime_200ms)&& (_io_CHK._bDoorOpenL_CNT>= ChkTime_200ms))) EF2.bError26=SET;
 8008178:	4b49      	ldr	r3, [pc, #292]	; (80082a0 <Error_Check+0x12c>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2bc7      	cmp	r3, #199	; 0xc7
 800817e:	d903      	bls.n	8008188 <Error_Check+0x14>
 8008180:	4b47      	ldr	r3, [pc, #284]	; (80082a0 <Error_Check+0x12c>)
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	2bc7      	cmp	r3, #199	; 0xc7
 8008186:	d804      	bhi.n	8008192 <Error_Check+0x1e>
 8008188:	4a46      	ldr	r2, [pc, #280]	; (80082a4 <Error_Check+0x130>)
 800818a:	7813      	ldrb	r3, [r2, #0]
 800818c:	f043 0320 	orr.w	r3, r3, #32
 8008190:	7013      	strb	r3, [r2, #0]

  if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_4))
 8008192:	2110      	movs	r1, #16
 8008194:	4844      	ldr	r0, [pc, #272]	; (80082a8 <Error_Check+0x134>)
 8008196:	f7fe fff7 	bl	8007188 <LL_GPIO_IsInputPinSet>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d009      	beq.n	80081b4 <Error_Check+0x40>
  {
    if(_io_CHK._bContactor_CNT>= ChkTime_1sec) EF2.bError27=SET;
 80081a0:	4b3f      	ldr	r3, [pc, #252]	; (80082a0 <Error_Check+0x12c>)
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081a8:	d304      	bcc.n	80081b4 <Error_Check+0x40>
 80081aa:	4a3e      	ldr	r2, [pc, #248]	; (80082a4 <Error_Check+0x130>)
 80081ac:	7813      	ldrb	r3, [r2, #0]
 80081ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081b2:	7013      	strb	r3, [r2, #0]
  }

  if((CH_LEFT== RUN_MODE)&& SF1.bStatus11) EF3.bError31=SET;
 80081b4:	4b3d      	ldr	r3, [pc, #244]	; (80082ac <Error_Check+0x138>)
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d10b      	bne.n	80081d6 <Error_Check+0x62>
 80081be:	4b3c      	ldr	r3, [pc, #240]	; (80082b0 <Error_Check+0x13c>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d004      	beq.n	80081d6 <Error_Check+0x62>
 80081cc:	4a39      	ldr	r2, [pc, #228]	; (80082b4 <Error_Check+0x140>)
 80081ce:	7813      	ldrb	r3, [r2, #0]
 80081d0:	f043 0301 	orr.w	r3, r3, #1
 80081d4:	7013      	strb	r3, [r2, #0]
  if((CH_RIGHT== RUN_MODE)&& SF1.bStatus12) EF3.bError32=SET;
 80081d6:	4b38      	ldr	r3, [pc, #224]	; (80082b8 <Error_Check+0x144>)
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b02      	cmp	r3, #2
 80081de:	d10b      	bne.n	80081f8 <Error_Check+0x84>
 80081e0:	4b33      	ldr	r3, [pc, #204]	; (80082b0 <Error_Check+0x13c>)
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	f003 0302 	and.w	r3, r3, #2
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d004      	beq.n	80081f8 <Error_Check+0x84>
 80081ee:	4a31      	ldr	r2, [pc, #196]	; (80082b4 <Error_Check+0x140>)
 80081f0:	7813      	ldrb	r3, [r2, #0]
 80081f2:	f043 0302 	orr.w	r3, r3, #2
 80081f6:	7013      	strb	r3, [r2, #0]

  if((oldERROR1B!= EF1.ERROR1B)|| (oldERROR2B!= EF2.ERROR2B)|| (oldERROR3B!= EF3.ERROR3B)|| (oldERROR4B!= EF4.ERROR4B))
 80081f8:	4b30      	ldr	r3, [pc, #192]	; (80082bc <Error_Check+0x148>)
 80081fa:	781a      	ldrb	r2, [r3, #0]
 80081fc:	4b30      	ldr	r3, [pc, #192]	; (80082c0 <Error_Check+0x14c>)
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	429a      	cmp	r2, r3
 8008202:	d111      	bne.n	8008228 <Error_Check+0xb4>
 8008204:	4b27      	ldr	r3, [pc, #156]	; (80082a4 <Error_Check+0x130>)
 8008206:	781a      	ldrb	r2, [r3, #0]
 8008208:	4b2e      	ldr	r3, [pc, #184]	; (80082c4 <Error_Check+0x150>)
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	429a      	cmp	r2, r3
 800820e:	d10b      	bne.n	8008228 <Error_Check+0xb4>
 8008210:	4b28      	ldr	r3, [pc, #160]	; (80082b4 <Error_Check+0x140>)
 8008212:	781a      	ldrb	r2, [r3, #0]
 8008214:	4b2c      	ldr	r3, [pc, #176]	; (80082c8 <Error_Check+0x154>)
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	429a      	cmp	r2, r3
 800821a:	d105      	bne.n	8008228 <Error_Check+0xb4>
 800821c:	4b2b      	ldr	r3, [pc, #172]	; (80082cc <Error_Check+0x158>)
 800821e:	781a      	ldrb	r2, [r3, #0]
 8008220:	4b2b      	ldr	r3, [pc, #172]	; (80082d0 <Error_Check+0x15c>)
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	429a      	cmp	r2, r3
 8008226:	d028      	beq.n	800827a <Error_Check+0x106>
  {
    // stop All
    RunToStopA();
 8008228:	f7ff fa8c 	bl	8007744 <RunToStopA>
    RunToStopB();
 800822c:	f7ff faee 	bl	800780c <RunToStopB>
    RunToStopVal();
 8008230:	f7ff fb50 	bl	80078d4 <RunToStopVal>

    CH_LEFT=ERROR_MODE;
 8008234:	4b1d      	ldr	r3, [pc, #116]	; (80082ac <Error_Check+0x138>)
 8008236:	2204      	movs	r2, #4
 8008238:	701a      	strb	r2, [r3, #0]
    CH_RIGHT=ERROR_MODE;
 800823a:	4b1f      	ldr	r3, [pc, #124]	; (80082b8 <Error_Check+0x144>)
 800823c:	2204      	movs	r2, #4
 800823e:	701a      	strb	r2, [r3, #0]

    sendError=1;
 8008240:	4b24      	ldr	r3, [pc, #144]	; (80082d4 <Error_Check+0x160>)
 8008242:	2201      	movs	r2, #1
 8008244:	701a      	strb	r2, [r3, #0]
    if(GUI_Boot_OK)
 8008246:	4b24      	ldr	r3, [pc, #144]	; (80082d8 <Error_Check+0x164>)
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d004      	beq.n	8008258 <Error_Check+0xe4>
    {
      SEND_ERROR();
 800824e:	f7fb f8f1 	bl	8003434 <SEND_ERROR>
      DBG_PRINT("Send Error1\r\n");
 8008252:	4822      	ldr	r0, [pc, #136]	; (80082dc <Error_Check+0x168>)
 8008254:	f00c f8ee 	bl	8014434 <puts>
    }
    oldERROR1B=EF1.ERROR1B;
 8008258:	4b18      	ldr	r3, [pc, #96]	; (80082bc <Error_Check+0x148>)
 800825a:	781a      	ldrb	r2, [r3, #0]
 800825c:	4b18      	ldr	r3, [pc, #96]	; (80082c0 <Error_Check+0x14c>)
 800825e:	701a      	strb	r2, [r3, #0]
    oldERROR2B=EF2.ERROR2B;
 8008260:	4b10      	ldr	r3, [pc, #64]	; (80082a4 <Error_Check+0x130>)
 8008262:	781a      	ldrb	r2, [r3, #0]
 8008264:	4b17      	ldr	r3, [pc, #92]	; (80082c4 <Error_Check+0x150>)
 8008266:	701a      	strb	r2, [r3, #0]
    oldERROR3B=EF3.ERROR3B;
 8008268:	4b12      	ldr	r3, [pc, #72]	; (80082b4 <Error_Check+0x140>)
 800826a:	781a      	ldrb	r2, [r3, #0]
 800826c:	4b16      	ldr	r3, [pc, #88]	; (80082c8 <Error_Check+0x154>)
 800826e:	701a      	strb	r2, [r3, #0]
    oldERROR4B=EF4.ERROR4B;
 8008270:	4b16      	ldr	r3, [pc, #88]	; (80082cc <Error_Check+0x158>)
 8008272:	781a      	ldrb	r2, [r3, #0]
 8008274:	4b16      	ldr	r3, [pc, #88]	; (80082d0 <Error_Check+0x15c>)
 8008276:	701a      	strb	r2, [r3, #0]
  else if(sendError&& GUI_Boot_OK)
  {
    SEND_ERROR();
    if(use_debug) DBG_PRINT("Send Error2\r\n");
  }
}
 8008278:	e010      	b.n	800829c <Error_Check+0x128>
  else if(sendError&& GUI_Boot_OK)
 800827a:	4b16      	ldr	r3, [pc, #88]	; (80082d4 <Error_Check+0x160>)
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00c      	beq.n	800829c <Error_Check+0x128>
 8008282:	4b15      	ldr	r3, [pc, #84]	; (80082d8 <Error_Check+0x164>)
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d008      	beq.n	800829c <Error_Check+0x128>
    SEND_ERROR();
 800828a:	f7fb f8d3 	bl	8003434 <SEND_ERROR>
    if(use_debug) DBG_PRINT("Send Error2\r\n");
 800828e:	4b14      	ldr	r3, [pc, #80]	; (80082e0 <Error_Check+0x16c>)
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d002      	beq.n	800829c <Error_Check+0x128>
 8008296:	4813      	ldr	r0, [pc, #76]	; (80082e4 <Error_Check+0x170>)
 8008298:	f00c f8cc 	bl	8014434 <puts>
}
 800829c:	bf00      	nop
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	200008b8 	.word	0x200008b8
 80082a4:	20000a38 	.word	0x20000a38
 80082a8:	48000400 	.word	0x48000400
 80082ac:	20000956 	.word	0x20000956
 80082b0:	20000b3c 	.word	0x20000b3c
 80082b4:	20000938 	.word	0x20000938
 80082b8:	20000a9c 	.word	0x20000a9c
 80082bc:	20000b40 	.word	0x20000b40
 80082c0:	20000b19 	.word	0x20000b19
 80082c4:	20000834 	.word	0x20000834
 80082c8:	20000ab2 	.word	0x20000ab2
 80082cc:	20000920 	.word	0x20000920
 80082d0:	20000aca 	.word	0x20000aca
 80082d4:	2000083e 	.word	0x2000083e
 80082d8:	20000a8a 	.word	0x20000a8a
 80082dc:	080157ec 	.word	0x080157ec
 80082e0:	20000aa6 	.word	0x20000aa6
 80082e4:	080157fc 	.word	0x080157fc

080082e8 <Error_Sound_cnt>:

void Error_Sound_cnt()
{
 80082e8:	b480      	push	{r7}
 80082ea:	af00      	add	r7, sp, #0
  {
    _io_CHK._BuzzerCNT=7;
    //return;
  }
#else
  _io_CHK._BuzzerCNT=0;
 80082ec:	4b03      	ldr	r3, [pc, #12]	; (80082fc <Error_Sound_cnt+0x14>)
 80082ee:	2200      	movs	r2, #0
 80082f0:	61da      	str	r2, [r3, #28]
#endif
}
 80082f2:	bf00      	nop
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	200008b8 	.word	0x200008b8

08008300 <Encoder_Check>:
//
//  return data;
//}

void Encoder_Check()
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
  uint8_t MSB, LSB;
  uint32_t encoded, sum;

  if((_io_CHK._bJogPushSW_CNT>= ChkTime_10ms)&& !Encoder_SW_flag)
 8008306:	4b40      	ldr	r3, [pc, #256]	; (8008408 <Encoder_Check+0x108>)
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b09      	cmp	r3, #9
 800830c:	d911      	bls.n	8008332 <Encoder_Check+0x32>
 800830e:	4b3f      	ldr	r3, [pc, #252]	; (800840c <Encoder_Check+0x10c>)
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10d      	bne.n	8008332 <Encoder_Check+0x32>
  {
    Encoder_SW_flag=1;
 8008316:	4b3d      	ldr	r3, [pc, #244]	; (800840c <Encoder_Check+0x10c>)
 8008318:	2201      	movs	r2, #1
 800831a:	701a      	strb	r2, [r3, #0]
    SEND_1BYTE(CMD_JOG, PRESSED);
 800831c:	2100      	movs	r1, #0
 800831e:	204a      	movs	r0, #74	; 0x4a
 8008320:	f7fa fb0c 	bl	800293c <SEND_1BYTE>
    if(use_debug4) DBG_PRINT("Button pressed\r\n");
 8008324:	4b3a      	ldr	r3, [pc, #232]	; (8008410 <Encoder_Check+0x110>)
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d002      	beq.n	8008332 <Encoder_Check+0x32>
 800832c:	4839      	ldr	r0, [pc, #228]	; (8008414 <Encoder_Check+0x114>)
 800832e:	f00c f881 	bl	8014434 <puts>
  }

  MSB=LL_GPIO_IsInputPinSet(Jog_encoder_A_GPIO_Port, Jog_encoder_A_Pin); //MSB = most significant bit
 8008332:	2140      	movs	r1, #64	; 0x40
 8008334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008338:	f7fe ff26 	bl	8007188 <LL_GPIO_IsInputPinSet>
 800833c:	4603      	mov	r3, r0
 800833e:	73fb      	strb	r3, [r7, #15]
  LSB=LL_GPIO_IsInputPinSet(Jog_encoder_B_GPIO_Port, Jog_encoder_B_Pin); //LSB = least significant bit
 8008340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008348:	f7fe ff1e 	bl	8007188 <LL_GPIO_IsInputPinSet>
 800834c:	4603      	mov	r3, r0
 800834e:	73bb      	strb	r3, [r7, #14]

  encoded=(MSB<< 1)| LSB;  //converting the 2 pin value to single number
 8008350:	7bfb      	ldrb	r3, [r7, #15]
 8008352:	005a      	lsls	r2, r3, #1
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	4313      	orrs	r3, r2
 8008358:	60bb      	str	r3, [r7, #8]
  sum=(lastEncoded<< 2)| encoded;   //adding it to the previous encoded value
 800835a:	4b2f      	ldr	r3, [pc, #188]	; (8008418 <Encoder_Check+0x118>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	4313      	orrs	r3, r2
 8008364:	607b      	str	r3, [r7, #4]

  //if(sum == 0b1101 || sum == 0b0100 || sum == 0b0010 || sum == 0b1011)
  if(sum== 0x0d|| sum== 0x04|| sum== 0x02|| sum== 0x0b)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2b0d      	cmp	r3, #13
 800836a:	d008      	beq.n	800837e <Encoder_Check+0x7e>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2b04      	cmp	r3, #4
 8008370:	d005      	beq.n	800837e <Encoder_Check+0x7e>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b02      	cmp	r3, #2
 8008376:	d002      	beq.n	800837e <Encoder_Check+0x7e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b0b      	cmp	r3, #11
 800837c:	d116      	bne.n	80083ac <Encoder_Check+0xac>
  {
    encoderValue++;
 800837e:	4b27      	ldr	r3, [pc, #156]	; (800841c <Encoder_Check+0x11c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3301      	adds	r3, #1
 8008384:	4a25      	ldr	r2, [pc, #148]	; (800841c <Encoder_Check+0x11c>)
 8008386:	6013      	str	r3, [r2, #0]
    if(encoderValue>= 2)
 8008388:	4b24      	ldr	r3, [pc, #144]	; (800841c <Encoder_Check+0x11c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2b01      	cmp	r3, #1
 800838e:	dd0d      	ble.n	80083ac <Encoder_Check+0xac>
    {
      encoderValue=0;
 8008390:	4b22      	ldr	r3, [pc, #136]	; (800841c <Encoder_Check+0x11c>)
 8008392:	2200      	movs	r2, #0
 8008394:	601a      	str	r2, [r3, #0]
      SEND_1BYTE(CMD_JOG, ROTATE_CW);
 8008396:	2101      	movs	r1, #1
 8008398:	204a      	movs	r0, #74	; 0x4a
 800839a:	f7fa facf 	bl	800293c <SEND_1BYTE>
      if(use_debug4) DBG_PRINT("CW\r\n");
 800839e:	4b1c      	ldr	r3, [pc, #112]	; (8008410 <Encoder_Check+0x110>)
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d002      	beq.n	80083ac <Encoder_Check+0xac>
 80083a6:	481e      	ldr	r0, [pc, #120]	; (8008420 <Encoder_Check+0x120>)
 80083a8:	f00c f844 	bl	8014434 <puts>
    }
  }

  //if(sum == 0b1110 || sum == 0b0111 || sum == 0b0001 || sum == 0b1000)
  if(sum== 0x0e|| sum== 0x07|| sum== 0x01|| sum== 0x08)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b0e      	cmp	r3, #14
 80083b0:	d008      	beq.n	80083c4 <Encoder_Check+0xc4>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2b07      	cmp	r3, #7
 80083b6:	d005      	beq.n	80083c4 <Encoder_Check+0xc4>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d002      	beq.n	80083c4 <Encoder_Check+0xc4>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d117      	bne.n	80083f4 <Encoder_Check+0xf4>
  {
    encoderValue--;
 80083c4:	4b15      	ldr	r3, [pc, #84]	; (800841c <Encoder_Check+0x11c>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	4a14      	ldr	r2, [pc, #80]	; (800841c <Encoder_Check+0x11c>)
 80083cc:	6013      	str	r3, [r2, #0]
    if(encoderValue<= -2)
 80083ce:	4b13      	ldr	r3, [pc, #76]	; (800841c <Encoder_Check+0x11c>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d6:	da0d      	bge.n	80083f4 <Encoder_Check+0xf4>
    {
      encoderValue=0;
 80083d8:	4b10      	ldr	r3, [pc, #64]	; (800841c <Encoder_Check+0x11c>)
 80083da:	2200      	movs	r2, #0
 80083dc:	601a      	str	r2, [r3, #0]
      SEND_1BYTE(CMD_JOG, ROTATE_CCW);
 80083de:	2102      	movs	r1, #2
 80083e0:	204a      	movs	r0, #74	; 0x4a
 80083e2:	f7fa faab 	bl	800293c <SEND_1BYTE>
      if(use_debug4) DBG_PRINT("CCW\r\n");
 80083e6:	4b0a      	ldr	r3, [pc, #40]	; (8008410 <Encoder_Check+0x110>)
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d002      	beq.n	80083f4 <Encoder_Check+0xf4>
 80083ee:	480d      	ldr	r0, [pc, #52]	; (8008424 <Encoder_Check+0x124>)
 80083f0:	f00c f820 	bl	8014434 <puts>
    }
  }

  lastEncoded=encoded; //store this value for next time
 80083f4:	4a08      	ldr	r2, [pc, #32]	; (8008418 <Encoder_Check+0x118>)
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	6013      	str	r3, [r2, #0]

  encoder_flag=0;
 80083fa:	4b0b      	ldr	r3, [pc, #44]	; (8008428 <Encoder_Check+0x128>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	701a      	strb	r2, [r3, #0]
}
 8008400:	bf00      	nop
 8008402:	3710      	adds	r7, #16
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	200008b8 	.word	0x200008b8
 800840c:	20000a2c 	.word	0x20000a2c
 8008410:	20000910 	.word	0x20000910
 8008414:	0801580c 	.word	0x0801580c
 8008418:	20000b38 	.word	0x20000b38
 800841c:	20000acc 	.word	0x20000acc
 8008420:	0801581c 	.word	0x0801581c
 8008424:	08015820 	.word	0x08015820
 8008428:	20000a8c 	.word	0x20000a8c

0800842c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08e      	sub	sp, #56	; 0x38
 8008430:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008432:	f005 f94b 	bl	800d6cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008436:	f001 fbf9 	bl	8009c2c <SystemClock_Config>
  LL_RCC_ClearResetFlags();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 800843a:	f002 ff79 	bl	800b330 <MX_DMA_Init>
  MX_GPIO_Init();
 800843e:	f002 fff5 	bl	800b42c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8008442:	f002 f819 	bl	800a478 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8008446:	f002 f9cb 	bl	800a7e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800844a:	f002 fadb 	bl	800aa04 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800844e:	f002 fb51 	bl	800aaf4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8008452:	f002 fc5f 	bl	800ad14 <MX_SPI1_Init>
  MX_TIM1_Init();
 8008456:	f002 fcc7 	bl	800ade8 <MX_TIM1_Init>
  MX_TIM8_Init();
 800845a:	f002 feb7 	bl	800b1cc <MX_TIM8_Init>
  MX_I2C3_Init();
 800845e:	f001 ffcb 	bl	800a3f8 <MX_I2C3_Init>
  MX_ADC1_Init();
 8008462:	f001 fc69 	bl	8009d38 <MX_ADC1_Init>
  MX_TIM6_Init();
 8008466:	f002 fe3b 	bl	800b0e0 <MX_TIM6_Init>
  MX_ADC2_Init();
 800846a:	f001 fd5f 	bl	8009f2c <MX_ADC2_Init>
  MX_ADC3_Init();
 800846e:	f001 fe71 	bl	800a154 <MX_ADC3_Init>
  MX_UART4_Init();
 8008472:	f002 f84b 	bl	800a50c <MX_UART4_Init>
  MX_UART5_Init();
 8008476:	f002 f8a1 	bl	800a5bc <MX_UART5_Init>
  MX_TIM2_Init();
 800847a:	f002 fd67 	bl	800af4c <MX_TIM2_Init>
  MX_ADC5_Init();
 800847e:	f001 ff29 	bl	800a2d4 <MX_ADC5_Init>
  MX_TIM3_Init();
 8008482:	f002 fdd9 	bl	800b038 <MX_TIM3_Init>
  MX_TIM7_Init();
 8008486:	f002 fe65 	bl	800b154 <MX_TIM7_Init>
  {
    DBG_PRINT("reset_cause[%d]=%d\r\n", z, reset_cause[z]);
  }
#endif
  // TODO
  use_debug=0;
 800848a:	4bb7      	ldr	r3, [pc, #732]	; (8008768 <main+0x33c>)
 800848c:	2200      	movs	r2, #0
 800848e:	701a      	strb	r2, [r3, #0]
  use_debug2=0; // temp.
 8008490:	4bb6      	ldr	r3, [pc, #728]	; (800876c <main+0x340>)
 8008492:	2200      	movs	r2, #0
 8008494:	701a      	strb	r2, [r3, #0]
  use_debug3=0; // hall
 8008496:	4bb6      	ldr	r3, [pc, #728]	; (8008770 <main+0x344>)
 8008498:	2200      	movs	r2, #0
 800849a:	701a      	strb	r2, [r3, #0]
  use_debug4=0; // jog
 800849c:	4bb5      	ldr	r3, [pc, #724]	; (8008774 <main+0x348>)
 800849e:	2200      	movs	r2, #0
 80084a0:	701a      	strb	r2, [r3, #0]

  LOG_PRINT("\n[MS19] SYSTEM TEST ver.201223-001\r\n");
 80084a2:	48b5      	ldr	r0, [pc, #724]	; (8008778 <main+0x34c>)
 80084a4:	f00b ffc6 	bl	8014434 <puts>
 80084a8:	4bb4      	ldr	r3, [pc, #720]	; (800877c <main+0x350>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f00b fd7c 	bl	8013fac <fflush>
  LOG_PRINT("-----------------------------------\r\n");
 80084b4:	48b2      	ldr	r0, [pc, #712]	; (8008780 <main+0x354>)
 80084b6:	f00b ffbd 	bl	8014434 <puts>
 80084ba:	4bb0      	ldr	r3, [pc, #704]	; (800877c <main+0x350>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	4618      	mov	r0, r3
 80084c2:	f00b fd73 	bl	8013fac <fflush>

  LOG_PRINT("SMPS Remote ON\r\n");
 80084c6:	48af      	ldr	r0, [pc, #700]	; (8008784 <main+0x358>)
 80084c8:	f00b ffb4 	bl	8014434 <puts>
 80084cc:	4bab      	ldr	r3, [pc, #684]	; (800877c <main+0x350>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	4618      	mov	r0, r3
 80084d4:	f00b fd6a 	bl	8013fac <fflush>
  REMOTE_ON;
 80084d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80084dc:	48aa      	ldr	r0, [pc, #680]	; (8008788 <main+0x35c>)
 80084de:	f7fe fe68 	bl	80071b2 <LL_GPIO_SetOutputPin>

  LOG_PRINT("Power-Button LED ON\r\n");
 80084e2:	48aa      	ldr	r0, [pc, #680]	; (800878c <main+0x360>)
 80084e4:	f00b ffa6 	bl	8014434 <puts>
 80084e8:	4ba4      	ldr	r3, [pc, #656]	; (800877c <main+0x350>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f00b fd5c 	bl	8013fac <fflush>
  power_on_flag=1;
 80084f4:	4ba6      	ldr	r3, [pc, #664]	; (8008790 <main+0x364>)
 80084f6:	2201      	movs	r2, #1
 80084f8:	701a      	strb	r2, [r3, #0]

  BUZZER_ON;
 80084fa:	2120      	movs	r1, #32
 80084fc:	48a2      	ldr	r0, [pc, #648]	; (8008788 <main+0x35c>)
 80084fe:	f7fe fe58 	bl	80071b2 <LL_GPIO_SetOutputPin>
  delay_ms(200);
 8008502:	20c8      	movs	r0, #200	; 0xc8
 8008504:	f00b fc3c 	bl	8013d80 <LL_mDelay>
  BUZZER_OFF;
 8008508:	2120      	movs	r1, #32
 800850a:	489f      	ldr	r0, [pc, #636]	; (8008788 <main+0x35c>)
 800850c:	f7fe fe5f 	bl	80071ce <LL_GPIO_ResetOutputPin>

  delay_ms(1000);
 8008510:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008514:	f00b fc34 	bl	8013d80 <LL_mDelay>
  if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_4))
 8008518:	2110      	movs	r1, #16
 800851a:	489b      	ldr	r0, [pc, #620]	; (8008788 <main+0x35c>)
 800851c:	f7fe fe34 	bl	8007188 <LL_GPIO_IsInputPinSet>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00d      	beq.n	8008542 <main+0x116>
  {
    LOG_PRINT("AC Contactor ON\r\n");
 8008526:	489b      	ldr	r0, [pc, #620]	; (8008794 <main+0x368>)
 8008528:	f00b ff84 	bl	8014434 <puts>
 800852c:	4b93      	ldr	r3, [pc, #588]	; (800877c <main+0x350>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	4618      	mov	r0, r3
 8008534:	f00b fd3a 	bl	8013fac <fflush>
    CONTACTOR_ON;
 8008538:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800853c:	4896      	ldr	r0, [pc, #600]	; (8008798 <main+0x36c>)
 800853e:	f7fe fe38 	bl	80071b2 <LL_GPIO_SetOutputPin>
  }

  LOG_PRINT("Variable Initialize\r\n");
 8008542:	4896      	ldr	r0, [pc, #600]	; (800879c <main+0x370>)
 8008544:	f00b ff76 	bl	8014434 <puts>
 8008548:	4b8c      	ldr	r3, [pc, #560]	; (800877c <main+0x350>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	4618      	mov	r0, r3
 8008550:	f00b fd2c 	bl	8013fac <fflush>
  value_init();
 8008554:	f7fe fe9a 	bl	800728c <value_init>

  LOG_PRINT("All channel set standby\r\n");
 8008558:	4891      	ldr	r0, [pc, #580]	; (80087a0 <main+0x374>)
 800855a:	f00b ff6b 	bl	8014434 <puts>
 800855e:	4b87      	ldr	r3, [pc, #540]	; (800877c <main+0x350>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	4618      	mov	r0, r3
 8008566:	f00b fd21 	bl	8013fac <fflush>
  RunToStopA();
 800856a:	f7ff f8eb 	bl	8007744 <RunToStopA>
  RunToStopB();
 800856e:	f7ff f94d 	bl	800780c <RunToStopB>
  RunToStopVal();
 8008572:	f7ff f9af 	bl	80078d4 <RunToStopVal>

  // Jog Backlight
  LOG_PRINT("JogDial Backlight ON\r\n");
 8008576:	488b      	ldr	r0, [pc, #556]	; (80087a4 <main+0x378>)
 8008578:	f00b ff5c 	bl	8014434 <puts>
 800857c:	4b7f      	ldr	r3, [pc, #508]	; (800877c <main+0x350>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	4618      	mov	r0, r3
 8008584:	f00b fd12 	bl	8013fac <fflush>
  TIM2->CCR2=5000; // 100%
 8008588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800858c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008590:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8008592:	2104      	movs	r1, #4
 8008594:	4884      	ldr	r0, [pc, #528]	; (80087a8 <main+0x37c>)
 8008596:	f007 fcb9 	bl	800ff0c <HAL_TIM_PWM_Start>

  LOG_PRINT("System clock: %ld MHz\r\n", SystemCoreClock/ 1000000);
 800859a:	4b84      	ldr	r3, [pc, #528]	; (80087ac <main+0x380>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a84      	ldr	r2, [pc, #528]	; (80087b0 <main+0x384>)
 80085a0:	fba2 2303 	umull	r2, r3, r2, r3
 80085a4:	0c9b      	lsrs	r3, r3, #18
 80085a6:	4619      	mov	r1, r3
 80085a8:	4882      	ldr	r0, [pc, #520]	; (80087b4 <main+0x388>)
 80085aa:	f00b febb 	bl	8014324 <iprintf>
 80085ae:	4b73      	ldr	r3, [pc, #460]	; (800877c <main+0x350>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f00b fcf9 	bl	8013fac <fflush>

  LOG_PRINT("Wait 3s for the PSC to be ready...");
 80085ba:	487f      	ldr	r0, [pc, #508]	; (80087b8 <main+0x38c>)
 80085bc:	f00b feb2 	bl	8014324 <iprintf>
 80085c0:	4b6e      	ldr	r3, [pc, #440]	; (800877c <main+0x350>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f00b fcf0 	bl	8013fac <fflush>
  delay_ms(3000);
 80085cc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80085d0:	f00b fbd6 	bl	8013d80 <LL_mDelay>
  LOG_PRINT("DONE\r\n");
 80085d4:	4879      	ldr	r0, [pc, #484]	; (80087bc <main+0x390>)
 80085d6:	f00b ff2d 	bl	8014434 <puts>
 80085da:	4b68      	ldr	r3, [pc, #416]	; (800877c <main+0x350>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	4618      	mov	r0, r3
 80085e2:	f00b fce3 	bl	8013fac <fflush>

#ifdef USE_1WIRE_MEMORY
  LOG_PRINT("1-Wire Memory Check\r\n");
 80085e6:	4876      	ldr	r0, [pc, #472]	; (80087c0 <main+0x394>)
 80085e8:	f00b ff24 	bl	8014434 <puts>
 80085ec:	4b63      	ldr	r3, [pc, #396]	; (800877c <main+0x350>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	4618      	mov	r0, r3
 80085f4:	f00b fcda 	bl	8013fac <fflush>
  DS2482_detect();
 80085f8:	f7f8 f8c8 	bl	800078c <DS2482_detect>
  mem_done=1;
 80085fc:	4b71      	ldr	r3, [pc, #452]	; (80087c4 <main+0x398>)
 80085fe:	2201      	movs	r2, #1
 8008600:	701a      	strb	r2, [r3, #0]
#endif

#ifdef USE_ADC_CONV
  LOG_PRINT("ADC Calibration\r\n");
 8008602:	4871      	ldr	r0, [pc, #452]	; (80087c8 <main+0x39c>)
 8008604:	f00b ff16 	bl	8014434 <puts>
 8008608:	4b5c      	ldr	r3, [pc, #368]	; (800877c <main+0x350>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	4618      	mov	r0, r3
 8008610:	f00b fccc 	bl	8013fac <fflush>
  Activate_ADC();
 8008614:	f003 fbd8 	bl	800bdc8 <Activate_ADC>
//  TIM2->CCR1=250; // 5%
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

  // wait for GUI to finish booting
#if 1
  LOG_PRINT("Wait 5s for the GUI to be ready...");
 8008618:	486c      	ldr	r0, [pc, #432]	; (80087cc <main+0x3a0>)
 800861a:	f00b fe83 	bl	8014324 <iprintf>
 800861e:	4b57      	ldr	r3, [pc, #348]	; (800877c <main+0x350>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	4618      	mov	r0, r3
 8008626:	f00b fcc1 	bl	8013fac <fflush>
  delay_ms(5000);
 800862a:	f241 3088 	movw	r0, #5000	; 0x1388
 800862e:	f00b fba7 	bl	8013d80 <LL_mDelay>
  for(uint8_t i=0; i< 4; i++)
  {
    delay_ms(5000);
  }
#endif
  LOG_PRINT("DONE\r\n");
 8008632:	4862      	ldr	r0, [pc, #392]	; (80087bc <main+0x390>)
 8008634:	f00b fefe 	bl	8014434 <puts>
 8008638:	4b50      	ldr	r3, [pc, #320]	; (800877c <main+0x350>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	4618      	mov	r0, r3
 8008640:	f00b fcb4 	bl	8013fac <fflush>

  /* Disable DMA Channel Tx */
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_2);
 8008644:	2101      	movs	r1, #1
 8008646:	4862      	ldr	r0, [pc, #392]	; (80087d0 <main+0x3a4>)
 8008648:	f7fd ff6e 	bl	8006528 <LL_DMA_DisableChannel>
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
 800864c:	2103      	movs	r1, #3
 800864e:	4860      	ldr	r0, [pc, #384]	; (80087d0 <main+0x3a4>)
 8008650:	f7fd ff6a 	bl	8006528 <LL_DMA_DisableChannel>
  LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8008654:	2105      	movs	r1, #5
 8008656:	485e      	ldr	r0, [pc, #376]	; (80087d0 <main+0x3a4>)
 8008658:	f7fd ff66 	bl	8006528 <LL_DMA_DisableChannel>

  HAL_TIM_Base_Start_IT(&htim6);  // High-Voltage pulse generator timer (period: 200us)
 800865c:	485d      	ldr	r0, [pc, #372]	; (80087d4 <main+0x3a8>)
 800865e:	f007 fb85 	bl	800fd6c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);  // hall sensor ADC timer (period: 4us)
 8008662:	485d      	ldr	r0, [pc, #372]	; (80087d8 <main+0x3ac>)
 8008664:	f007 fb12 	bl	800fc8c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim7);  // ADC1 & ADC5 timer (period: 1sec)
 8008668:	485c      	ldr	r0, [pc, #368]	; (80087dc <main+0x3b0>)
 800866a:	f007 fb0f 	bl	800fc8c <HAL_TIM_Base_Start>

  //HAL_ADC_Start(&hadc1);
  if((LL_ADC_IsEnabled(ADC1)== 1)&& (LL_ADC_IsDisableOngoing(ADC1)== 0)&& (LL_ADC_REG_IsConversionOngoing(ADC1)== 0))
 800866e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008672:	f7fd fe49 	bl	8006308 <LL_ADC_IsEnabled>
 8008676:	4603      	mov	r3, r0
 8008678:	2b01      	cmp	r3, #1
 800867a:	d111      	bne.n	80086a0 <main+0x274>
 800867c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008680:	f7fd fe55 	bl	800632e <LL_ADC_IsDisableOngoing>
 8008684:	4603      	mov	r3, r0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10a      	bne.n	80086a0 <main+0x274>
 800868a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800868e:	f7fd feb6 	bl	80063fe <LL_ADC_REG_IsConversionOngoing>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d103      	bne.n	80086a0 <main+0x274>
  {
    LL_ADC_REG_StartConversion(ADC1);
 8008698:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800869c:	f7fd fe87 	bl	80063ae <LL_ADC_REG_StartConversion>
  }

  HAL_ADC_Start(&hadc5);
 80086a0:	484f      	ldr	r0, [pc, #316]	; (80087e0 <main+0x3b4>)
 80086a2:	f005 fc3d 	bl	800df20 <HAL_ADC_Start>
//  if((LL_ADC_IsEnabled(ADC5)== 1)&& (LL_ADC_IsDisableOngoing(ADC5)== 0)&& (LL_ADC_REG_IsConversionOngoing(ADC5)== 0))
//  {
//    LL_ADC_REG_StartConversion(ADC5);
//  }

  LOG_PRINT("-- Booting done --\r\n\n");
 80086a6:	484f      	ldr	r0, [pc, #316]	; (80087e4 <main+0x3b8>)
 80086a8:	f00b fec4 	bl	8014434 <puts>
 80086ac:	4b33      	ldr	r3, [pc, #204]	; (800877c <main+0x350>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	4618      	mov	r0, r3
 80086b4:	f00b fc7a 	bl	8013fac <fflush>
  power_on_flag=0;
 80086b8:	4b35      	ldr	r3, [pc, #212]	; (8008790 <main+0x364>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	701a      	strb	r2, [r3, #0]
  PUSH_LED_ON;
 80086be:	2104      	movs	r1, #4
 80086c0:	4835      	ldr	r0, [pc, #212]	; (8008798 <main+0x36c>)
 80086c2:	f7fe fd76 	bl	80071b2 <LL_GPIO_SetOutputPin>

  countTemp=3;
 80086c6:	4b48      	ldr	r3, [pc, #288]	; (80087e8 <main+0x3bc>)
 80086c8:	2203      	movs	r2, #3
 80086ca:	701a      	strb	r2, [r3, #0]
  check15sec=0;
 80086cc:	4b47      	ldr	r3, [pc, #284]	; (80087ec <main+0x3c0>)
 80086ce:	2200      	movs	r2, #0
 80086d0:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    if(!commErr)
 80086d2:	4b47      	ldr	r3, [pc, #284]	; (80087f0 <main+0x3c4>)
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d134      	bne.n	8008744 <main+0x318>
    {
      if(GUI_Boot_OK&& check15sec)
 80086da:	4b46      	ldr	r3, [pc, #280]	; (80087f4 <main+0x3c8>)
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d029      	beq.n	8008736 <main+0x30a>
 80086e2:	4b42      	ldr	r3, [pc, #264]	; (80087ec <main+0x3c0>)
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d025      	beq.n	8008736 <main+0x30a>
      {
        check15sec=0;
 80086ea:	4b40      	ldr	r3, [pc, #256]	; (80087ec <main+0x3c0>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	701a      	strb	r2, [r3, #0]
        if(countTemp!= 0)
 80086f0:	4b3d      	ldr	r3, [pc, #244]	; (80087e8 <main+0x3bc>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d01a      	beq.n	800872e <main+0x302>
        {
          commErr=SET;
 80086f8:	4b3d      	ldr	r3, [pc, #244]	; (80087f0 <main+0x3c4>)
 80086fa:	2201      	movs	r2, #1
 80086fc:	701a      	strb	r2, [r3, #0]
          for(int z=0; z< 3; z++)
 80086fe:	2300      	movs	r3, #0
 8008700:	637b      	str	r3, [r7, #52]	; 0x34
 8008702:	e010      	b.n	8008726 <main+0x2fa>
          {
            BUZZER_ON;
 8008704:	2120      	movs	r1, #32
 8008706:	4820      	ldr	r0, [pc, #128]	; (8008788 <main+0x35c>)
 8008708:	f7fe fd53 	bl	80071b2 <LL_GPIO_SetOutputPin>
            delay_ms(200);
 800870c:	20c8      	movs	r0, #200	; 0xc8
 800870e:	f00b fb37 	bl	8013d80 <LL_mDelay>
            BUZZER_OFF;
 8008712:	2120      	movs	r1, #32
 8008714:	481c      	ldr	r0, [pc, #112]	; (8008788 <main+0x35c>)
 8008716:	f7fe fd5a 	bl	80071ce <LL_GPIO_ResetOutputPin>
            delay_ms(100);
 800871a:	2064      	movs	r0, #100	; 0x64
 800871c:	f00b fb30 	bl	8013d80 <LL_mDelay>
          for(int z=0; z< 3; z++)
 8008720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008722:	3301      	adds	r3, #1
 8008724:	637b      	str	r3, [r7, #52]	; 0x34
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	2b02      	cmp	r3, #2
 800872a:	ddeb      	ble.n	8008704 <main+0x2d8>
        if(countTemp!= 0)
 800872c:	e00a      	b.n	8008744 <main+0x318>
          }
        }
        else countTemp=3;
 800872e:	4b2e      	ldr	r3, [pc, #184]	; (80087e8 <main+0x3bc>)
 8008730:	2203      	movs	r2, #3
 8008732:	701a      	strb	r2, [r3, #0]
        if(countTemp!= 0)
 8008734:	e006      	b.n	8008744 <main+0x318>
      }
      else if(check15sec) check15sec=0;
 8008736:	4b2d      	ldr	r3, [pc, #180]	; (80087ec <main+0x3c0>)
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d002      	beq.n	8008744 <main+0x318>
 800873e:	4b2b      	ldr	r3, [pc, #172]	; (80087ec <main+0x3c0>)
 8008740:	2200      	movs	r2, #0
 8008742:	701a      	strb	r2, [r3, #0]
    }

    // TODO
#ifdef USE_ADC_CONV
    if(adc5Done)
 8008744:	4b2c      	ldr	r3, [pc, #176]	; (80087f8 <main+0x3cc>)
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 8085 	beq.w	8008858 <main+0x42c>
    {
      adc5Done=0;
 800874e:	4b2a      	ldr	r3, [pc, #168]	; (80087f8 <main+0x3cc>)
 8008750:	2200      	movs	r2, #0
 8008752:	701a      	strb	r2, [r3, #0]
      if(adc5Val[1]>= 100) EF2.bError28=SET;
 8008754:	4b29      	ldr	r3, [pc, #164]	; (80087fc <main+0x3d0>)
 8008756:	885b      	ldrh	r3, [r3, #2]
 8008758:	2b63      	cmp	r3, #99	; 0x63
 800875a:	d953      	bls.n	8008804 <main+0x3d8>
 800875c:	4a28      	ldr	r2, [pc, #160]	; (8008800 <main+0x3d4>)
 800875e:	7813      	ldrb	r3, [r2, #0]
 8008760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008764:	7013      	strb	r3, [r2, #0]
 8008766:	e061      	b.n	800882c <main+0x400>
 8008768:	20000aa6 	.word	0x20000aa6
 800876c:	2000091d 	.word	0x2000091d
 8008770:	20000ac9 	.word	0x20000ac9
 8008774:	20000910 	.word	0x20000910
 8008778:	08015828 	.word	0x08015828
 800877c:	20000030 	.word	0x20000030
 8008780:	0801584c 	.word	0x0801584c
 8008784:	08015874 	.word	0x08015874
 8008788:	48000400 	.word	0x48000400
 800878c:	08015884 	.word	0x08015884
 8008790:	20000aa5 	.word	0x20000aa5
 8008794:	0801589c 	.word	0x0801589c
 8008798:	48000800 	.word	0x48000800
 800879c:	080158b0 	.word	0x080158b0
 80087a0:	080158c8 	.word	0x080158c8
 80087a4:	080158e4 	.word	0x080158e4
 80087a8:	20000e74 	.word	0x20000e74
 80087ac:	20000024 	.word	0x20000024
 80087b0:	431bde83 	.word	0x431bde83
 80087b4:	080158fc 	.word	0x080158fc
 80087b8:	08015914 	.word	0x08015914
 80087bc:	08015738 	.word	0x08015738
 80087c0:	08015938 	.word	0x08015938
 80087c4:	20000809 	.word	0x20000809
 80087c8:	08015950 	.word	0x08015950
 80087cc:	08015964 	.word	0x08015964
 80087d0:	40020000 	.word	0x40020000
 80087d4:	20000d50 	.word	0x20000d50
 80087d8:	20000c78 	.word	0x20000c78
 80087dc:	20000ec0 	.word	0x20000ec0
 80087e0:	20000c0c 	.word	0x20000c0c
 80087e4:	08015988 	.word	0x08015988
 80087e8:	20000b41 	.word	0x20000b41
 80087ec:	20000b12 	.word	0x20000b12
 80087f0:	2000080f 	.word	0x2000080f
 80087f4:	20000a8a 	.word	0x20000a8a
 80087f8:	200007f1 	.word	0x200007f1
 80087fc:	200007ec 	.word	0x200007ec
 8008800:	20000a38 	.word	0x20000a38
      else
      {
        if(adc5Val[1]<= 34) uLimit=1200;
 8008804:	4b8d      	ldr	r3, [pc, #564]	; (8008a3c <main+0x610>)
 8008806:	885b      	ldrh	r3, [r3, #2]
 8008808:	2b22      	cmp	r3, #34	; 0x22
 800880a:	d804      	bhi.n	8008816 <main+0x3ea>
 800880c:	4b8c      	ldr	r3, [pc, #560]	; (8008a40 <main+0x614>)
 800880e:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8008812:	801a      	strh	r2, [r3, #0]
 8008814:	e00a      	b.n	800882c <main+0x400>
        else uLimit=adc5Val[1]* 35;
 8008816:	4b89      	ldr	r3, [pc, #548]	; (8008a3c <main+0x610>)
 8008818:	885b      	ldrh	r3, [r3, #2]
 800881a:	461a      	mov	r2, r3
 800881c:	0092      	lsls	r2, r2, #2
 800881e:	4413      	add	r3, r2
 8008820:	461a      	mov	r2, r3
 8008822:	00d2      	lsls	r2, r2, #3
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	b29a      	uxth	r2, r3
 8008828:	4b85      	ldr	r3, [pc, #532]	; (8008a40 <main+0x614>)
 800882a:	801a      	strh	r2, [r3, #0]
      }

      if(use_debug2)
 800882c:	4b85      	ldr	r3, [pc, #532]	; (8008a44 <main+0x618>)
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d011      	beq.n	8008858 <main+0x42c>
      {
        DBG_PRINT("V_Vref=%d\r\n", adc5Val[0]);
 8008834:	4b81      	ldr	r3, [pc, #516]	; (8008a3c <main+0x610>)
 8008836:	881b      	ldrh	r3, [r3, #0]
 8008838:	4619      	mov	r1, r3
 800883a:	4883      	ldr	r0, [pc, #524]	; (8008a48 <main+0x61c>)
 800883c:	f00b fd72 	bl	8014324 <iprintf>
        DBG_PRINT("V_TS=%d\r\n", adc5Val[1]);
 8008840:	4b7e      	ldr	r3, [pc, #504]	; (8008a3c <main+0x610>)
 8008842:	885b      	ldrh	r3, [r3, #2]
 8008844:	4619      	mov	r1, r3
 8008846:	4881      	ldr	r0, [pc, #516]	; (8008a4c <main+0x620>)
 8008848:	f00b fd6c 	bl	8014324 <iprintf>
        DBG_PRINT("uLimit=%d\r\n", uLimit);
 800884c:	4b7c      	ldr	r3, [pc, #496]	; (8008a40 <main+0x614>)
 800884e:	881b      	ldrh	r3, [r3, #0]
 8008850:	4619      	mov	r1, r3
 8008852:	487f      	ldr	r0, [pc, #508]	; (8008a50 <main+0x624>)
 8008854:	f00b fd66 	bl	8014324 <iprintf>
      }
    }

    if(adc1Done)
 8008858:	4b7e      	ldr	r3, [pc, #504]	; (8008a54 <main+0x628>)
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80b8 	beq.w	80089d2 <main+0x5a6>
    {
      adc1Done=0;
 8008862:	4b7c      	ldr	r3, [pc, #496]	; (8008a54 <main+0x628>)
 8008864:	2200      	movs	r2, #0
 8008866:	701a      	strb	r2, [r3, #0]
      if(use_debug2)
 8008868:	4b76      	ldr	r3, [pc, #472]	; (8008a44 <main+0x618>)
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00e      	beq.n	800888e <main+0x462>
        //double by=(2e-9* bx* bx* bx)- (1e-5* bx* bx)+ (0.0483* bx)- 18.789;
        double by=35.16* log(bx)- 225.32;
        DBG_PRINT("temp_chA=%d, %.1f\r\n", adc1Val[0], ay);
        DBG_PRINT("temp_chB=%d, %.1f\r\n", adc1Val[1], by);
#else
        DBG_PRINT("temp_chA=%d\r\n", adc1Val[0]);
 8008870:	4b79      	ldr	r3, [pc, #484]	; (8008a58 <main+0x62c>)
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	4619      	mov	r1, r3
 8008876:	4879      	ldr	r0, [pc, #484]	; (8008a5c <main+0x630>)
 8008878:	f00b fd54 	bl	8014324 <iprintf>
        DBG_PRINT("temp_chB=%d\r\n", adc1Val[1]);
 800887c:	4b76      	ldr	r3, [pc, #472]	; (8008a58 <main+0x62c>)
 800887e:	885b      	ldrh	r3, [r3, #2]
 8008880:	4619      	mov	r1, r3
 8008882:	4877      	ldr	r0, [pc, #476]	; (8008a60 <main+0x634>)
 8008884:	f00b fd4e 	bl	8014324 <iprintf>
#endif
        DBG_PRINT("\n");
 8008888:	200a      	movs	r0, #10
 800888a:	f00b fd63 	bl	8014354 <putchar>
      }

#if 1
      if(AP_A_Fan_Active)
 800888e:	4b75      	ldr	r3, [pc, #468]	; (8008a64 <main+0x638>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d02f      	beq.n	80088f6 <main+0x4ca>
      {
        if(adc1Val[0]<= uLimit) underTempA++;
 8008896:	4b70      	ldr	r3, [pc, #448]	; (8008a58 <main+0x62c>)
 8008898:	881a      	ldrh	r2, [r3, #0]
 800889a:	4b69      	ldr	r3, [pc, #420]	; (8008a40 <main+0x614>)
 800889c:	881b      	ldrh	r3, [r3, #0]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d806      	bhi.n	80088b0 <main+0x484>
 80088a2:	4b71      	ldr	r3, [pc, #452]	; (8008a68 <main+0x63c>)
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	3301      	adds	r3, #1
 80088a8:	b2da      	uxtb	r2, r3
 80088aa:	4b6f      	ldr	r3, [pc, #444]	; (8008a68 <main+0x63c>)
 80088ac:	701a      	strb	r2, [r3, #0]
 80088ae:	e005      	b.n	80088bc <main+0x490>
        else
        {
          underTempA=0;
 80088b0:	4b6d      	ldr	r3, [pc, #436]	; (8008a68 <main+0x63c>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	701a      	strb	r2, [r3, #0]
          AP_A_Temp=0;
 80088b6:	4b6d      	ldr	r3, [pc, #436]	; (8008a6c <main+0x640>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]
        }

        if(underTempA> 15)
 80088bc:	4b6a      	ldr	r3, [pc, #424]	; (8008a68 <main+0x63c>)
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	2b0f      	cmp	r3, #15
 80088c2:	d918      	bls.n	80088f6 <main+0x4ca>
        {
          underTempA=15;
 80088c4:	4b68      	ldr	r3, [pc, #416]	; (8008a68 <main+0x63c>)
 80088c6:	220f      	movs	r2, #15
 80088c8:	701a      	strb	r2, [r3, #0]
          if((CH_LEFT== STOP_MODE)|| (CH_LEFT== ERROR_MODE))
 80088ca:	4b69      	ldr	r3, [pc, #420]	; (8008a70 <main+0x644>)
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d004      	beq.n	80088de <main+0x4b2>
 80088d4:	4b66      	ldr	r3, [pc, #408]	; (8008a70 <main+0x644>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	2b04      	cmp	r3, #4
 80088dc:	d10b      	bne.n	80088f6 <main+0x4ca>
          {
            //AP_A_FAN_OFF();
            if(SF2.bStatus21== SET) SF2.bStatus21=RESET;
 80088de:	4b65      	ldr	r3, [pc, #404]	; (8008a74 <main+0x648>)
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	f003 0301 	and.w	r3, r3, #1
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d004      	beq.n	80088f6 <main+0x4ca>
 80088ec:	4a61      	ldr	r2, [pc, #388]	; (8008a74 <main+0x648>)
 80088ee:	7813      	ldrb	r3, [r2, #0]
 80088f0:	f36f 0300 	bfc	r3, #0, #1
 80088f4:	7013      	strb	r3, [r2, #0]
          }
          //else AP_A_Temp=1;
        }
      }

      if(AP_B_Fan_Active)
 80088f6:	4b60      	ldr	r3, [pc, #384]	; (8008a78 <main+0x64c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d02f      	beq.n	800895e <main+0x532>
      {
        if(adc1Val[1]<= uLimit) underTempB++;
 80088fe:	4b56      	ldr	r3, [pc, #344]	; (8008a58 <main+0x62c>)
 8008900:	885a      	ldrh	r2, [r3, #2]
 8008902:	4b4f      	ldr	r3, [pc, #316]	; (8008a40 <main+0x614>)
 8008904:	881b      	ldrh	r3, [r3, #0]
 8008906:	429a      	cmp	r2, r3
 8008908:	d806      	bhi.n	8008918 <main+0x4ec>
 800890a:	4b5c      	ldr	r3, [pc, #368]	; (8008a7c <main+0x650>)
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	3301      	adds	r3, #1
 8008910:	b2da      	uxtb	r2, r3
 8008912:	4b5a      	ldr	r3, [pc, #360]	; (8008a7c <main+0x650>)
 8008914:	701a      	strb	r2, [r3, #0]
 8008916:	e005      	b.n	8008924 <main+0x4f8>
        else
        {
          underTempB=0;
 8008918:	4b58      	ldr	r3, [pc, #352]	; (8008a7c <main+0x650>)
 800891a:	2200      	movs	r2, #0
 800891c:	701a      	strb	r2, [r3, #0]
          AP_B_Temp=0;
 800891e:	4b58      	ldr	r3, [pc, #352]	; (8008a80 <main+0x654>)
 8008920:	2200      	movs	r2, #0
 8008922:	601a      	str	r2, [r3, #0]
        }

        if(underTempB> 15)
 8008924:	4b55      	ldr	r3, [pc, #340]	; (8008a7c <main+0x650>)
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	2b0f      	cmp	r3, #15
 800892a:	d918      	bls.n	800895e <main+0x532>
        {
          underTempB=15;
 800892c:	4b53      	ldr	r3, [pc, #332]	; (8008a7c <main+0x650>)
 800892e:	220f      	movs	r2, #15
 8008930:	701a      	strb	r2, [r3, #0]
          if((CH_RIGHT== STOP_MODE)|| (CH_RIGHT== ERROR_MODE))
 8008932:	4b54      	ldr	r3, [pc, #336]	; (8008a84 <main+0x658>)
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	d004      	beq.n	8008946 <main+0x51a>
 800893c:	4b51      	ldr	r3, [pc, #324]	; (8008a84 <main+0x658>)
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b04      	cmp	r3, #4
 8008944:	d10b      	bne.n	800895e <main+0x532>
          {
            //AP_B_FAN_OFF();
            if(SF2.bStatus22== SET) SF2.bStatus22=RESET;
 8008946:	4b4b      	ldr	r3, [pc, #300]	; (8008a74 <main+0x648>)
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	f003 0302 	and.w	r3, r3, #2
 800894e:	b2db      	uxtb	r3, r3
 8008950:	2b00      	cmp	r3, #0
 8008952:	d004      	beq.n	800895e <main+0x532>
 8008954:	4a47      	ldr	r2, [pc, #284]	; (8008a74 <main+0x648>)
 8008956:	7813      	ldrb	r3, [r2, #0]
 8008958:	f36f 0341 	bfc	r3, #1, #1
 800895c:	7013      	strb	r3, [r2, #0]
        }
      }
#endif

#if 1
      if(CH_LEFT!= STOP_MODE)
 800895e:	4b44      	ldr	r3, [pc, #272]	; (8008a70 <main+0x644>)
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b00      	cmp	r3, #0
 8008966:	d017      	beq.n	8008998 <main+0x56c>
      {
        if(adc1Val[0]>= 2200)
 8008968:	4b3b      	ldr	r3, [pc, #236]	; (8008a58 <main+0x62c>)
 800896a:	881b      	ldrh	r3, [r3, #0]
 800896c:	f640 0297 	movw	r2, #2199	; 0x897
 8008970:	4293      	cmp	r3, r2
 8008972:	d911      	bls.n	8008998 <main+0x56c>
        {
          overTempA++;
 8008974:	4b44      	ldr	r3, [pc, #272]	; (8008a88 <main+0x65c>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	3301      	adds	r3, #1
 800897a:	b2da      	uxtb	r2, r3
 800897c:	4b42      	ldr	r3, [pc, #264]	; (8008a88 <main+0x65c>)
 800897e:	701a      	strb	r2, [r3, #0]
          if(overTempA> 10)
 8008980:	4b41      	ldr	r3, [pc, #260]	; (8008a88 <main+0x65c>)
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	2b0a      	cmp	r3, #10
 8008986:	d907      	bls.n	8008998 <main+0x56c>
          {
            overTempA=10;
 8008988:	4b3f      	ldr	r3, [pc, #252]	; (8008a88 <main+0x65c>)
 800898a:	220a      	movs	r2, #10
 800898c:	701a      	strb	r2, [r3, #0]
            SF2.bStatus21=SET;
 800898e:	4a39      	ldr	r2, [pc, #228]	; (8008a74 <main+0x648>)
 8008990:	7813      	ldrb	r3, [r2, #0]
 8008992:	f043 0301 	orr.w	r3, r3, #1
 8008996:	7013      	strb	r3, [r2, #0]
          }
        }
      }

      if(CH_RIGHT!= STOP_MODE)
 8008998:	4b3a      	ldr	r3, [pc, #232]	; (8008a84 <main+0x658>)
 800899a:	781b      	ldrb	r3, [r3, #0]
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d017      	beq.n	80089d2 <main+0x5a6>
      {
        if(adc1Val[1]>= 2200)
 80089a2:	4b2d      	ldr	r3, [pc, #180]	; (8008a58 <main+0x62c>)
 80089a4:	885b      	ldrh	r3, [r3, #2]
 80089a6:	f640 0297 	movw	r2, #2199	; 0x897
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d911      	bls.n	80089d2 <main+0x5a6>
        {
          overTempB++;
 80089ae:	4b37      	ldr	r3, [pc, #220]	; (8008a8c <main+0x660>)
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	3301      	adds	r3, #1
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	4b35      	ldr	r3, [pc, #212]	; (8008a8c <main+0x660>)
 80089b8:	701a      	strb	r2, [r3, #0]
          if(overTempB> 10)
 80089ba:	4b34      	ldr	r3, [pc, #208]	; (8008a8c <main+0x660>)
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	2b0a      	cmp	r3, #10
 80089c0:	d907      	bls.n	80089d2 <main+0x5a6>
          {
            overTempB=10;
 80089c2:	4b32      	ldr	r3, [pc, #200]	; (8008a8c <main+0x660>)
 80089c4:	220a      	movs	r2, #10
 80089c6:	701a      	strb	r2, [r3, #0]
            SF2.bStatus22=SET;
 80089c8:	4a2a      	ldr	r2, [pc, #168]	; (8008a74 <main+0x648>)
 80089ca:	7813      	ldrb	r3, [r2, #0]
 80089cc:	f043 0302 	orr.w	r3, r3, #2
 80089d0:	7013      	strb	r3, [r2, #0]
        }
      }
#endif
    }

    if(hallA_cnt!= 0)
 80089d2:	4b2f      	ldr	r3, [pc, #188]	; (8008a90 <main+0x664>)
 80089d4:	881b      	ldrh	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d079      	beq.n	8008ace <main+0x6a2>
    {
      if(phase_3A_flag&& !intenA_Zero)
 80089da:	4b2e      	ldr	r3, [pc, #184]	; (8008a94 <main+0x668>)
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d024      	beq.n	8008a2c <main+0x600>
 80089e2:	4b2d      	ldr	r3, [pc, #180]	; (8008a98 <main+0x66c>)
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d120      	bne.n	8008a2c <main+0x600>
      {
        if(hallA_cnt> HALL_COUNT) hallA_cnt=HALL_COUNT;
 80089ea:	4b29      	ldr	r3, [pc, #164]	; (8008a90 <main+0x664>)
 80089ec:	881b      	ldrh	r3, [r3, #0]
 80089ee:	2bc8      	cmp	r3, #200	; 0xc8
 80089f0:	d902      	bls.n	80089f8 <main+0x5cc>
 80089f2:	4b27      	ldr	r3, [pc, #156]	; (8008a90 <main+0x664>)
 80089f4:	22c8      	movs	r2, #200	; 0xc8
 80089f6:	801a      	strh	r2, [r3, #0]

        qsort(hallA_low, hallA_cnt, sizeof(uint16_t), compare);
 80089f8:	4b25      	ldr	r3, [pc, #148]	; (8008a90 <main+0x664>)
 80089fa:	881b      	ldrh	r3, [r3, #0]
 80089fc:	4619      	mov	r1, r3
 80089fe:	4b27      	ldr	r3, [pc, #156]	; (8008a9c <main+0x670>)
 8008a00:	2202      	movs	r2, #2
 8008a02:	4827      	ldr	r0, [pc, #156]	; (8008aa0 <main+0x674>)
 8008a04:	f00b fd56 	bl	80144b4 <qsort>
        if((CH_RIGHT!= RUN_MODE)|| (pmr.mode== TWIST)) sendHallA=1;
 8008a08:	4b1e      	ldr	r3, [pc, #120]	; (8008a84 <main+0x658>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d104      	bne.n	8008a1c <main+0x5f0>
 8008a12:	4b24      	ldr	r3, [pc, #144]	; (8008aa4 <main+0x678>)
 8008a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d103      	bne.n	8008a24 <main+0x5f8>
 8008a1c:	4b22      	ldr	r3, [pc, #136]	; (8008aa8 <main+0x67c>)
 8008a1e:	2201      	movs	r2, #1
 8008a20:	701a      	strb	r2, [r3, #0]
 8008a22:	e054      	b.n	8008ace <main+0x6a2>
        else clearHallA=1;
 8008a24:	4b21      	ldr	r3, [pc, #132]	; (8008aac <main+0x680>)
 8008a26:	2201      	movs	r2, #1
 8008a28:	701a      	strb	r2, [r3, #0]
        if((CH_RIGHT!= RUN_MODE)|| (pmr.mode== TWIST)) sendHallA=1;
 8008a2a:	e050      	b.n	8008ace <main+0x6a2>
        //delay_ms(1);
      }
      else if(intenA_Zero)
 8008a2c:	4b1a      	ldr	r3, [pc, #104]	; (8008a98 <main+0x66c>)
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d04c      	beq.n	8008ace <main+0x6a2>
      {
        for(int i=0; i< HALL_COUNT; i++)
 8008a34:	2300      	movs	r3, #0
 8008a36:	633b      	str	r3, [r7, #48]	; 0x30
 8008a38:	e043      	b.n	8008ac2 <main+0x696>
 8008a3a:	bf00      	nop
 8008a3c:	200007ec 	.word	0x200007ec
 8008a40:	200007f6 	.word	0x200007f6
 8008a44:	2000091d 	.word	0x2000091d
 8008a48:	080159a0 	.word	0x080159a0
 8008a4c:	080159ac 	.word	0x080159ac
 8008a50:	080159b8 	.word	0x080159b8
 8008a54:	200007e9 	.word	0x200007e9
 8008a58:	200007e4 	.word	0x200007e4
 8008a5c:	080159c4 	.word	0x080159c4
 8008a60:	080159d4 	.word	0x080159d4
 8008a64:	20000aa0 	.word	0x20000aa0
 8008a68:	200007f2 	.word	0x200007f2
 8008a6c:	20000aac 	.word	0x20000aac
 8008a70:	20000956 	.word	0x20000956
 8008a74:	20000b1c 	.word	0x20000b1c
 8008a78:	20000a90 	.word	0x20000a90
 8008a7c:	200007f3 	.word	0x200007f3
 8008a80:	20000918 	.word	0x20000918
 8008a84:	20000a9c 	.word	0x20000a9c
 8008a88:	200007f4 	.word	0x200007f4
 8008a8c:	200007f5 	.word	0x200007f5
 8008a90:	200007dc 	.word	0x200007dc
 8008a94:	20000ad0 	.word	0x20000ad0
 8008a98:	20000ab1 	.word	0x20000ab1
 8008a9c:	08007251 	.word	0x08007251
 8008aa0:	200004bc 	.word	0x200004bc
 8008aa4:	20000a60 	.word	0x20000a60
 8008aa8:	200007e0 	.word	0x200007e0
 8008aac:	200007e2 	.word	0x200007e2
        {
          hallA_low[i]=VDDA_APPLI;
 8008ab0:	4a9c      	ldr	r2, [pc, #624]	; (8008d24 <main+0x8f8>)
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab4:	f640 41e4 	movw	r1, #3300	; 0xce4
 8008ab8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i=0; i< HALL_COUNT; i++)
 8008abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008abe:	3301      	adds	r3, #1
 8008ac0:	633b      	str	r3, [r7, #48]	; 0x30
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac4:	2bc7      	cmp	r3, #199	; 0xc7
 8008ac6:	ddf3      	ble.n	8008ab0 <main+0x684>
        }
        hallA_cnt=0;
 8008ac8:	4b97      	ldr	r3, [pc, #604]	; (8008d28 <main+0x8fc>)
 8008aca:	2200      	movs	r2, #0
 8008acc:	801a      	strh	r2, [r3, #0]
      }
    }

    if(hallB_cnt!= 0)
 8008ace:	4b97      	ldr	r3, [pc, #604]	; (8008d2c <main+0x900>)
 8008ad0:	881b      	ldrh	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d030      	beq.n	8008b38 <main+0x70c>
    {
      if(phase_3B_flag&& !intenB_Zero)
 8008ad6:	4b96      	ldr	r3, [pc, #600]	; (8008d30 <main+0x904>)
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d016      	beq.n	8008b0c <main+0x6e0>
 8008ade:	4b95      	ldr	r3, [pc, #596]	; (8008d34 <main+0x908>)
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d112      	bne.n	8008b0c <main+0x6e0>
      {
        if(hallB_cnt> HALL_COUNT) hallB_cnt=HALL_COUNT;
 8008ae6:	4b91      	ldr	r3, [pc, #580]	; (8008d2c <main+0x900>)
 8008ae8:	881b      	ldrh	r3, [r3, #0]
 8008aea:	2bc8      	cmp	r3, #200	; 0xc8
 8008aec:	d902      	bls.n	8008af4 <main+0x6c8>
 8008aee:	4b8f      	ldr	r3, [pc, #572]	; (8008d2c <main+0x900>)
 8008af0:	22c8      	movs	r2, #200	; 0xc8
 8008af2:	801a      	strh	r2, [r3, #0]

        qsort(hallB_low, hallB_cnt, sizeof(uint16_t), compare);
 8008af4:	4b8d      	ldr	r3, [pc, #564]	; (8008d2c <main+0x900>)
 8008af6:	881b      	ldrh	r3, [r3, #0]
 8008af8:	4619      	mov	r1, r3
 8008afa:	4b8f      	ldr	r3, [pc, #572]	; (8008d38 <main+0x90c>)
 8008afc:	2202      	movs	r2, #2
 8008afe:	488f      	ldr	r0, [pc, #572]	; (8008d3c <main+0x910>)
 8008b00:	f00b fcd8 	bl	80144b4 <qsort>
        //if((CH_LEFT!= RUN_MODE) || (pmr.mode== TWIST))
        sendHallB=1;
 8008b04:	4b8e      	ldr	r3, [pc, #568]	; (8008d40 <main+0x914>)
 8008b06:	2201      	movs	r2, #1
 8008b08:	701a      	strb	r2, [r3, #0]
 8008b0a:	e015      	b.n	8008b38 <main+0x70c>
      }
      else if(intenB_Zero)
 8008b0c:	4b89      	ldr	r3, [pc, #548]	; (8008d34 <main+0x908>)
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d011      	beq.n	8008b38 <main+0x70c>
      {
        for(int i=0; i< HALL_COUNT; i++)
 8008b14:	2300      	movs	r3, #0
 8008b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b18:	e008      	b.n	8008b2c <main+0x700>
        {
          hallB_low[i]=VDDA_APPLI;
 8008b1a:	4a88      	ldr	r2, [pc, #544]	; (8008d3c <main+0x910>)
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	f640 41e4 	movw	r1, #3300	; 0xce4
 8008b22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i=0; i< HALL_COUNT; i++)
 8008b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b28:	3301      	adds	r3, #1
 8008b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b2e:	2bc7      	cmp	r3, #199	; 0xc7
 8008b30:	ddf3      	ble.n	8008b1a <main+0x6ee>
        }
        hallB_cnt=0;
 8008b32:	4b7e      	ldr	r3, [pc, #504]	; (8008d2c <main+0x900>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	801a      	strh	r2, [r3, #0]
      }
    }

    if(sendHallA|| sendHallB)
 8008b38:	4b82      	ldr	r3, [pc, #520]	; (8008d44 <main+0x918>)
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d104      	bne.n	8008b4c <main+0x720>
 8008b42:	4b7f      	ldr	r3, [pc, #508]	; (8008d40 <main+0x914>)
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d063      	beq.n	8008c14 <main+0x7e8>
    {
      if(operation_flag== 2)
 8008b4c:	4b7e      	ldr	r3, [pc, #504]	; (8008d48 <main+0x91c>)
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d123      	bne.n	8008b9c <main+0x770>
      {
        SEND_HALL(pmr.mode, VDDA_APPLI- hallA_low[1], VDDA_APPLI- hallB_low[1]);
 8008b54:	4b7d      	ldr	r3, [pc, #500]	; (8008d4c <main+0x920>)
 8008b56:	f893 0020 	ldrb.w	r0, [r3, #32]
 8008b5a:	4b72      	ldr	r3, [pc, #456]	; (8008d24 <main+0x8f8>)
 8008b5c:	885b      	ldrh	r3, [r3, #2]
 8008b5e:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8008b62:	3304      	adds	r3, #4
 8008b64:	b299      	uxth	r1, r3
 8008b66:	4b75      	ldr	r3, [pc, #468]	; (8008d3c <main+0x910>)
 8008b68:	885b      	ldrh	r3, [r3, #2]
 8008b6a:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8008b6e:	3304      	adds	r3, #4
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	461a      	mov	r2, r3
 8008b74:	f7fa f9ec 	bl	8002f50 <SEND_HALL>
        if(use_debug3) DBG_PRINT("minA=%ld  minB=%ld\r\n\n", VDDA_APPLI- hallA_low[1], VDDA_APPLI- hallB_low[1]);
 8008b78:	4b75      	ldr	r3, [pc, #468]	; (8008d50 <main+0x924>)
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00d      	beq.n	8008b9c <main+0x770>
 8008b80:	4b68      	ldr	r3, [pc, #416]	; (8008d24 <main+0x8f8>)
 8008b82:	885b      	ldrh	r3, [r3, #2]
 8008b84:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 8008b88:	3304      	adds	r3, #4
 8008b8a:	4a6c      	ldr	r2, [pc, #432]	; (8008d3c <main+0x910>)
 8008b8c:	8852      	ldrh	r2, [r2, #2]
 8008b8e:	f5c2 624e 	rsb	r2, r2, #3296	; 0xce0
 8008b92:	3204      	adds	r2, #4
 8008b94:	4619      	mov	r1, r3
 8008b96:	486f      	ldr	r0, [pc, #444]	; (8008d54 <main+0x928>)
 8008b98:	f00b fbc4 	bl	8014324 <iprintf>
      }

      if(sendHallA|| clearHallA)
 8008b9c:	4b69      	ldr	r3, [pc, #420]	; (8008d44 <main+0x918>)
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d104      	bne.n	8008bb0 <main+0x784>
 8008ba6:	4b6c      	ldr	r3, [pc, #432]	; (8008d58 <main+0x92c>)
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d017      	beq.n	8008be0 <main+0x7b4>
      {
        sendHallA=0;
 8008bb0:	4b64      	ldr	r3, [pc, #400]	; (8008d44 <main+0x918>)
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	701a      	strb	r2, [r3, #0]
        clearHallA=0;
 8008bb6:	4b68      	ldr	r3, [pc, #416]	; (8008d58 <main+0x92c>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	701a      	strb	r2, [r3, #0]
        for(int i=0; i< HALL_COUNT; i++)
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bc0:	e008      	b.n	8008bd4 <main+0x7a8>
        {
          hallA_low[i]=VDDA_APPLI;
 8008bc2:	4a58      	ldr	r2, [pc, #352]	; (8008d24 <main+0x8f8>)
 8008bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc6:	f640 41e4 	movw	r1, #3300	; 0xce4
 8008bca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i=0; i< HALL_COUNT; i++)
 8008bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd6:	2bc7      	cmp	r3, #199	; 0xc7
 8008bd8:	ddf3      	ble.n	8008bc2 <main+0x796>
        }
        hallA_cnt=0;
 8008bda:	4b53      	ldr	r3, [pc, #332]	; (8008d28 <main+0x8fc>)
 8008bdc:	2200      	movs	r2, #0
 8008bde:	801a      	strh	r2, [r3, #0]
      }

      if(sendHallB)
 8008be0:	4b57      	ldr	r3, [pc, #348]	; (8008d40 <main+0x914>)
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d014      	beq.n	8008c14 <main+0x7e8>
      {
        sendHallB=0;
 8008bea:	4b55      	ldr	r3, [pc, #340]	; (8008d40 <main+0x914>)
 8008bec:	2200      	movs	r2, #0
 8008bee:	701a      	strb	r2, [r3, #0]
        for(int i=0; i< HALL_COUNT; i++)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8008bf4:	e008      	b.n	8008c08 <main+0x7dc>
        {
          hallB_low[i]=VDDA_APPLI;
 8008bf6:	4a51      	ldr	r2, [pc, #324]	; (8008d3c <main+0x910>)
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfa:	f640 41e4 	movw	r1, #3300	; 0xce4
 8008bfe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i=0; i< HALL_COUNT; i++)
 8008c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c04:	3301      	adds	r3, #1
 8008c06:	627b      	str	r3, [r7, #36]	; 0x24
 8008c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0a:	2bc7      	cmp	r3, #199	; 0xc7
 8008c0c:	ddf3      	ble.n	8008bf6 <main+0x7ca>
        }
        hallB_cnt=0;
 8008c0e:	4b47      	ldr	r3, [pc, #284]	; (8008d2c <main+0x900>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	801a      	strh	r2, [r3, #0]
      }
    }
#endif

    if(encoder_flag)
 8008c14:	4b51      	ldr	r3, [pc, #324]	; (8008d5c <main+0x930>)
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d007      	beq.n	8008c2c <main+0x800>
    {
      Encoder_Check();
 8008c1c:	f7ff fb70 	bl	8008300 <Encoder_Check>
      if(!veryfirst_boot) Pwr_Btn_Check();
 8008c20:	4b4f      	ldr	r3, [pc, #316]	; (8008d60 <main+0x934>)
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d101      	bne.n	8008c2c <main+0x800>
 8008c28:	f7ff f900 	bl	8007e2c <Pwr_Btn_Check>
    }

    if(DA_update_A_flag)
 8008c2c:	4b4d      	ldr	r3, [pc, #308]	; (8008d64 <main+0x938>)
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d023      	beq.n	8008c7e <main+0x852>
    {
      DA_update_A_flag=0;
 8008c36:	4b4b      	ldr	r3, [pc, #300]	; (8008d64 <main+0x938>)
 8008c38:	2200      	movs	r2, #0
 8008c3a:	701a      	strb	r2, [r3, #0]
      POWER_DA_CONTROL_A(chA_DA);
 8008c3c:	4b4a      	ldr	r3, [pc, #296]	; (8008d68 <main+0x93c>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7f8 fb19 	bl	8001278 <POWER_DA_CONTROL_A>

      if(phase_4A_flag&& once_A_flag)
 8008c46:	4b49      	ldr	r3, [pc, #292]	; (8008d6c <main+0x940>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d017      	beq.n	8008c7e <main+0x852>
 8008c4e:	4b48      	ldr	r3, [pc, #288]	; (8008d70 <main+0x944>)
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d013      	beq.n	8008c7e <main+0x852>
      {
        Ready_A_Stop();
 8008c56:	f7f8 fbc3 	bl	80013e0 <Ready_A_Stop>
        if((_master_flag== CHANNEL_L)&& _twist_once_)
 8008c5a:	4b46      	ldr	r3, [pc, #280]	; (8008d74 <main+0x948>)
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d109      	bne.n	8008c78 <main+0x84c>
 8008c64:	4b44      	ldr	r3, [pc, #272]	; (8008d78 <main+0x94c>)
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d004      	beq.n	8008c78 <main+0x84c>
        {
          _twist_once_=0;
 8008c6e:	4b42      	ldr	r3, [pc, #264]	; (8008d78 <main+0x94c>)
 8008c70:	2200      	movs	r2, #0
 8008c72:	701a      	strb	r2, [r3, #0]
          Ready_B_Start();
 8008c74:	f7f8 fc02 	bl	800147c <Ready_B_Start>
        }
        once_A_flag=0;
 8008c78:	4b3d      	ldr	r3, [pc, #244]	; (8008d70 <main+0x944>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(DA_update_B_flag)
 8008c7e:	4b3f      	ldr	r3, [pc, #252]	; (8008d7c <main+0x950>)
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d023      	beq.n	8008cd0 <main+0x8a4>
    {
      DA_update_B_flag=0;
 8008c88:	4b3c      	ldr	r3, [pc, #240]	; (8008d7c <main+0x950>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	701a      	strb	r2, [r3, #0]
      POWER_DA_CONTROL_B(chB_DA);
 8008c8e:	4b3c      	ldr	r3, [pc, #240]	; (8008d80 <main+0x954>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7f8 fb26 	bl	80012e4 <POWER_DA_CONTROL_B>

      if(phase_4B_flag&& once_B_flag)
 8008c98:	4b3a      	ldr	r3, [pc, #232]	; (8008d84 <main+0x958>)
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d017      	beq.n	8008cd0 <main+0x8a4>
 8008ca0:	4b39      	ldr	r3, [pc, #228]	; (8008d88 <main+0x95c>)
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d013      	beq.n	8008cd0 <main+0x8a4>
      {
        Ready_B_Stop();
 8008ca8:	f7f8 fbf0 	bl	800148c <Ready_B_Stop>
        if((_master_flag== CHANNEL_R)&& _twist_once_)
 8008cac:	4b31      	ldr	r3, [pc, #196]	; (8008d74 <main+0x948>)
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	d109      	bne.n	8008cca <main+0x89e>
 8008cb6:	4b30      	ldr	r3, [pc, #192]	; (8008d78 <main+0x94c>)
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d004      	beq.n	8008cca <main+0x89e>
        {
          _twist_once_=0;
 8008cc0:	4b2d      	ldr	r3, [pc, #180]	; (8008d78 <main+0x94c>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	701a      	strb	r2, [r3, #0]
          Ready_A_Start();
 8008cc6:	f7f8 fb83 	bl	80013d0 <Ready_A_Start>
        }
        once_B_flag=0;
 8008cca:	4b2f      	ldr	r3, [pc, #188]	; (8008d88 <main+0x95c>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	701a      	strb	r2, [r3, #0]
      }
    }

    if(PSC_VerCheck1== 2&& PSC_VerCheck2== 2)
 8008cd0:	4b2e      	ldr	r3, [pc, #184]	; (8008d8c <main+0x960>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d10e      	bne.n	8008cf6 <main+0x8ca>
 8008cd8:	4b2d      	ldr	r3, [pc, #180]	; (8008d90 <main+0x964>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2b02      	cmp	r3, #2
 8008cde:	d10a      	bne.n	8008cf6 <main+0x8ca>
    {
      PSC_VerCheck1=0;
 8008ce0:	4b2a      	ldr	r3, [pc, #168]	; (8008d8c <main+0x960>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	601a      	str	r2, [r3, #0]
      PSC_VerCheck2=0;
 8008ce6:	4b2a      	ldr	r3, [pc, #168]	; (8008d90 <main+0x964>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]
      SEND_VERSION();
 8008cec:	f7fa f9fa 	bl	80030e4 <SEND_VERSION>
      ver_count=0;
 8008cf0:	4b28      	ldr	r3, [pc, #160]	; (8008d94 <main+0x968>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	701a      	strb	r2, [r3, #0]

    //---------------------
    // GUI Command Process
    //---------------------

    if(GUI_CMD!= RESET)
 8008cf6:	4b28      	ldr	r3, [pc, #160]	; (8008d98 <main+0x96c>)
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 85e2 	beq.w	80098c4 <main+0x1498>
//      if(GUI_CMD== CMD_RUN)
//      {
//        SEND_1BYTE(CMD_RUN, _uart.reply);
//      }
//      else
      if(GUI_CMD== CMD_VERSION)
 8008d00:	4b25      	ldr	r3, [pc, #148]	; (8008d98 <main+0x96c>)
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	2b56      	cmp	r3, #86	; 0x56
 8008d06:	d149      	bne.n	8008d9c <main+0x970>
      {
        _send_cmd3('V');
 8008d08:	2056      	movs	r0, #86	; 0x56
 8008d0a:	f7fb fead 	bl	8004a68 <_send_cmd3>
        PSC_VerCheck1=1;
 8008d0e:	4b1f      	ldr	r3, [pc, #124]	; (8008d8c <main+0x960>)
 8008d10:	2201      	movs	r2, #1
 8008d12:	601a      	str	r2, [r3, #0]
        _send_cmd5('V');
 8008d14:	2056      	movs	r0, #86	; 0x56
 8008d16:	f7fc f881 	bl	8004e1c <_send_cmd5>
        PSC_VerCheck2=1;
 8008d1a:	4b1d      	ldr	r3, [pc, #116]	; (8008d90 <main+0x964>)
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	601a      	str	r2, [r3, #0]
 8008d20:	f000 bdcd 	b.w	80098be <main+0x1492>
 8008d24:	200004bc 	.word	0x200004bc
 8008d28:	200007dc 	.word	0x200007dc
 8008d2c:	200007de 	.word	0x200007de
 8008d30:	20000b10 	.word	0x20000b10
 8008d34:	20000af4 	.word	0x20000af4
 8008d38:	08007251 	.word	0x08007251
 8008d3c:	2000064c 	.word	0x2000064c
 8008d40:	200007e1 	.word	0x200007e1
 8008d44:	200007e0 	.word	0x200007e0
 8008d48:	2000083d 	.word	0x2000083d
 8008d4c:	20000a60 	.word	0x20000a60
 8008d50:	20000ac9 	.word	0x20000ac9
 8008d54:	080159e4 	.word	0x080159e4
 8008d58:	200007e2 	.word	0x200007e2
 8008d5c:	20000a8c 	.word	0x20000a8c
 8008d60:	20000af5 	.word	0x20000af5
 8008d64:	200008ac 	.word	0x200008ac
 8008d68:	20000a58 	.word	0x20000a58
 8008d6c:	20000aa7 	.word	0x20000aa7
 8008d70:	20000a2d 	.word	0x20000a2d
 8008d74:	20000a9d 	.word	0x20000a9d
 8008d78:	20000954 	.word	0x20000954
 8008d7c:	200008b4 	.word	0x200008b4
 8008d80:	20000a28 	.word	0x20000a28
 8008d84:	20000923 	.word	0x20000923
 8008d88:	2000080c 	.word	0x2000080c
 8008d8c:	20000b48 	.word	0x20000b48
 8008d90:	20000a5c 	.word	0x20000a5c
 8008d94:	20000810 	.word	0x20000810
 8008d98:	20000aa8 	.word	0x20000aa8
      }
      else if(GUI_CMD== CMD_GUI_ONOFF)
 8008d9c:	4baa      	ldr	r3, [pc, #680]	; (8009048 <main+0xc1c>)
 8008d9e:	781b      	ldrb	r3, [r3, #0]
 8008da0:	2b4f      	cmp	r3, #79	; 0x4f
 8008da2:	d13e      	bne.n	8008e22 <main+0x9f6>
      {
        if(_uart.reply== 0)
 8008da4:	4ba9      	ldr	r3, [pc, #676]	; (800904c <main+0xc20>)
 8008da6:	785b      	ldrb	r3, [r3, #1]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d127      	bne.n	8008dfc <main+0x9d0>
        {
          LOG_PRINT("--- GUI booting OK ---\r\n");
 8008dac:	48a8      	ldr	r0, [pc, #672]	; (8009050 <main+0xc24>)
 8008dae:	f00b fb41 	bl	8014434 <puts>
 8008db2:	4ba8      	ldr	r3, [pc, #672]	; (8009054 <main+0xc28>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	4618      	mov	r0, r3
 8008dba:	f00b f8f7 	bl	8013fac <fflush>
          SEND_1BYTE(GUI_CMD, _uart.reply);
 8008dbe:	4ba2      	ldr	r3, [pc, #648]	; (8009048 <main+0xc1c>)
 8008dc0:	781a      	ldrb	r2, [r3, #0]
 8008dc2:	4ba2      	ldr	r3, [pc, #648]	; (800904c <main+0xc20>)
 8008dc4:	785b      	ldrb	r3, [r3, #1]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	4610      	mov	r0, r2
 8008dca:	f7f9 fdb7 	bl	800293c <SEND_1BYTE>

          GUI_Boot_OK=1;
 8008dce:	4ba2      	ldr	r3, [pc, #648]	; (8009058 <main+0xc2c>)
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	701a      	strb	r2, [r3, #0]
          uwTick=0;
 8008dd4:	4ba1      	ldr	r3, [pc, #644]	; (800905c <main+0xc30>)
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	601a      	str	r2, [r3, #0]
          delay_ms(10);
 8008dda:	200a      	movs	r0, #10
 8008ddc:	f00a ffd0 	bl	8013d80 <LL_mDelay>
          if(waitingACK) SEND_1BYTE(CMD_GUI_ONOFF, 1);
 8008de0:	4b9f      	ldr	r3, [pc, #636]	; (8009060 <main+0xc34>)
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d005      	beq.n	8008df4 <main+0x9c8>
 8008de8:	2101      	movs	r1, #1
 8008dea:	204f      	movs	r0, #79	; 0x4f
 8008dec:	f7f9 fda6 	bl	800293c <SEND_1BYTE>
 8008df0:	f000 bd65 	b.w	80098be <main+0x1492>
          else SEND_STATUS();
 8008df4:	f7fa fa60 	bl	80032b8 <SEND_STATUS>
 8008df8:	f000 bd61 	b.w	80098be <main+0x1492>
        }
        else if(_uart.reply== 1)
 8008dfc:	4b93      	ldr	r3, [pc, #588]	; (800904c <main+0xc20>)
 8008dfe:	785b      	ldrb	r3, [r3, #1]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	f040 855c 	bne.w	80098be <main+0x1492>
//          if(CH_RIGHT!= STANDBY_MODE) chB=CHANNEL_R;
//
//          Ready2Standby(chA+ chB);
//
//          operation_flag=0;
          waitingACK_done=1;
 8008e06:	4b97      	ldr	r3, [pc, #604]	; (8009064 <main+0xc38>)
 8008e08:	2201      	movs	r2, #1
 8008e0a:	701a      	strb	r2, [r3, #0]
          LOG_PRINT("DONE\r\n");
 8008e0c:	4896      	ldr	r0, [pc, #600]	; (8009068 <main+0xc3c>)
 8008e0e:	f00b fb11 	bl	8014434 <puts>
 8008e12:	4b90      	ldr	r3, [pc, #576]	; (8009054 <main+0xc28>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f00b f8c7 	bl	8013fac <fflush>
 8008e1e:	f000 bd4e 	b.w	80098be <main+0x1492>
        }
      }
      //TODO
      else if(GUI_CMD== CMD_PARAMETER)
 8008e22:	4b89      	ldr	r3, [pc, #548]	; (8009048 <main+0xc1c>)
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	2b50      	cmp	r3, #80	; 0x50
 8008e28:	f040 83a1 	bne.w	800956e <main+0x1142>
      {
        if(operation_flag== 2)
 8008e2c:	4b8f      	ldr	r3, [pc, #572]	; (800906c <main+0xc40>)
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	f040 838e 	bne.w	8009552 <main+0x1126>
        {
          if(_uart.reply== 1)
 8008e36:	4b85      	ldr	r3, [pc, #532]	; (800904c <main+0xc20>)
 8008e38:	785b      	ldrb	r3, [r3, #1]
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d124      	bne.n	8008e88 <main+0xa5c>
          {
            uStep=(pmr.uTime* 100)/ (1000/ pmr.freq0);
 8008e3e:	4b8c      	ldr	r3, [pc, #560]	; (8009070 <main+0xc44>)
 8008e40:	799b      	ldrb	r3, [r3, #6]
 8008e42:	461a      	mov	r2, r3
 8008e44:	2364      	movs	r3, #100	; 0x64
 8008e46:	fb03 f202 	mul.w	r2, r3, r2
 8008e4a:	4b89      	ldr	r3, [pc, #548]	; (8009070 <main+0xc44>)
 8008e4c:	781b      	ldrb	r3, [r3, #0]
 8008e4e:	4619      	mov	r1, r3
 8008e50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008e54:	fb93 f3f1 	sdiv	r3, r3, r1
 8008e58:	fb92 f3f3 	sdiv	r3, r2, r3
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	4b85      	ldr	r3, [pc, #532]	; (8009074 <main+0xc48>)
 8008e60:	601a      	str	r2, [r3, #0]
//            if(use_debug) DBG_PRINT("uStep=%ld\r\n", uStep);

            dStep=(pmr.dTime* 100)/ (1000/ pmr.freq0);
 8008e62:	4b83      	ldr	r3, [pc, #524]	; (8009070 <main+0xc44>)
 8008e64:	7b5b      	ldrb	r3, [r3, #13]
 8008e66:	461a      	mov	r2, r3
 8008e68:	2364      	movs	r3, #100	; 0x64
 8008e6a:	fb03 f202 	mul.w	r2, r3, r2
 8008e6e:	4b80      	ldr	r3, [pc, #512]	; (8009070 <main+0xc44>)
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	4619      	mov	r1, r3
 8008e74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008e78:	fb93 f3f1 	sdiv	r3, r3, r1
 8008e7c:	fb92 f3f3 	sdiv	r3, r2, r3
 8008e80:	461a      	mov	r2, r3
 8008e82:	4b7d      	ldr	r3, [pc, #500]	; (8009078 <main+0xc4c>)
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	e36b      	b.n	8009560 <main+0x1134>
//            if(use_debug) DBG_PRINT("dStep=%ld\r\n", dStep);
          }
          else if(_uart.reply== 2)
 8008e88:	4b70      	ldr	r3, [pc, #448]	; (800904c <main+0xc20>)
 8008e8a:	785b      	ldrb	r3, [r3, #1]
 8008e8c:	2b02      	cmp	r3, #2
 8008e8e:	f040 8367 	bne.w	8009560 <main+0x1134>
          {
            if(pmr.intenCh== 0)
 8008e92:	4b77      	ldr	r3, [pc, #476]	; (8009070 <main+0xc44>)
 8008e94:	7bdb      	ldrb	r3, [r3, #15]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f040 81b9 	bne.w	800920e <main+0xde2>
            {
              if(!SF1.bStatus11)
 8008e9c:	4b77      	ldr	r3, [pc, #476]	; (800907c <main+0xc50>)
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f040 819b 	bne.w	80091e2 <main+0xdb6>
              {
                // Only when starting from the very first stop
                // Use "CHANGE_MODE" to give an exception
                if((CH_LEFT== STOP_MODE)|| (CH_LEFT== PAUSE_MODE)|| chA_DA_zero) chA_DA=0;
 8008eac:	4b74      	ldr	r3, [pc, #464]	; (8009080 <main+0xc54>)
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d008      	beq.n	8008ec8 <main+0xa9c>
 8008eb6:	4b72      	ldr	r3, [pc, #456]	; (8009080 <main+0xc54>)
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d003      	beq.n	8008ec8 <main+0xa9c>
 8008ec0:	4b70      	ldr	r3, [pc, #448]	; (8009084 <main+0xc58>)
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d002      	beq.n	8008ece <main+0xaa2>
 8008ec8:	4b6f      	ldr	r3, [pc, #444]	; (8009088 <main+0xc5c>)
 8008eca:	2200      	movs	r2, #0
 8008ecc:	601a      	str	r2, [r3, #0]

                if(pmr.freq0!= 0)
 8008ece:	4b68      	ldr	r3, [pc, #416]	; (8009070 <main+0xc44>)
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f000 816f 	beq.w	80091b6 <main+0xd8a>
                {
                  pmr.intenA=pmr.intenA_new;
 8008ed8:	4b65      	ldr	r3, [pc, #404]	; (8009070 <main+0xc44>)
 8008eda:	695b      	ldr	r3, [r3, #20]
 8008edc:	4a64      	ldr	r2, [pc, #400]	; (8009070 <main+0xc44>)
 8008ede:	6113      	str	r3, [r2, #16]

                  if(uStep> 0)
 8008ee0:	4b64      	ldr	r3, [pc, #400]	; (8009074 <main+0xc48>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	f000 8150 	beq.w	800918a <main+0xd5e>
                  {
                    //if((pmr.intenA!= 0)&& (dischargeA== 0))
                    if(pmr.intenA!= 0)
 8008eea:	4b61      	ldr	r3, [pc, #388]	; (8009070 <main+0xc44>)
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	f000 813f 	beq.w	8009172 <main+0xd46>
                    {
                      // Use "CHANGE_MODE" to give an exception
                      if((CH_LEFT== STOP_MODE)|| (CH_LEFT== PAUSE_MODE)|| chA_DA_zero)
 8008ef4:	4b62      	ldr	r3, [pc, #392]	; (8009080 <main+0xc54>)
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d008      	beq.n	8008f10 <main+0xae4>
 8008efe:	4b60      	ldr	r3, [pc, #384]	; (8009080 <main+0xc54>)
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d003      	beq.n	8008f10 <main+0xae4>
 8008f08:	4b5e      	ldr	r3, [pc, #376]	; (8009084 <main+0xc58>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d012      	beq.n	8008f36 <main+0xb0a>
                      {
                        if(chA_DA_zero) chA_DA_zero=0;
 8008f10:	4b5c      	ldr	r3, [pc, #368]	; (8009084 <main+0xc58>)
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d002      	beq.n	8008f1e <main+0xaf2>
 8008f18:	4b5a      	ldr	r3, [pc, #360]	; (8009084 <main+0xc58>)
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	701a      	strb	r2, [r3, #0]
                        chA_uStep=pmr.intenA/ uStep;
 8008f1e:	4b54      	ldr	r3, [pc, #336]	; (8009070 <main+0xc44>)
 8008f20:	691a      	ldr	r2, [r3, #16]
 8008f22:	4b54      	ldr	r3, [pc, #336]	; (8009074 <main+0xc48>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f2a:	4a58      	ldr	r2, [pc, #352]	; (800908c <main+0xc60>)
 8008f2c:	6013      	str	r3, [r2, #0]
                        reaction_A_flag=1;
 8008f2e:	4b58      	ldr	r3, [pc, #352]	; (8009090 <main+0xc64>)
 8008f30:	2201      	movs	r2, #1
 8008f32:	701a      	strb	r2, [r3, #0]
 8008f34:	e013      	b.n	8008f5e <main+0xb32>
                      }
                      else
                      {
                        if(pmr.intenA> CONSTANT_DA) chA_uStep=(pmr.intenA- CONSTANT_DA)/ uStep;
 8008f36:	4b4e      	ldr	r3, [pc, #312]	; (8009070 <main+0xc44>)
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	f240 5246 	movw	r2, #1350	; 0x546
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d90a      	bls.n	8008f58 <main+0xb2c>
 8008f42:	4b4b      	ldr	r3, [pc, #300]	; (8009070 <main+0xc44>)
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8008f4a:	4b4a      	ldr	r3, [pc, #296]	; (8009074 <main+0xc48>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f52:	4a4e      	ldr	r2, [pc, #312]	; (800908c <main+0xc60>)
 8008f54:	6013      	str	r3, [r2, #0]
 8008f56:	e002      	b.n	8008f5e <main+0xb32>
                        else chA_uStep=0;
 8008f58:	4b4c      	ldr	r3, [pc, #304]	; (800908c <main+0xc60>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	601a      	str	r2, [r3, #0]
                      }

                      if(dStep> 0)
 8008f5e:	4b46      	ldr	r3, [pc, #280]	; (8009078 <main+0xc4c>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d013      	beq.n	8008f8e <main+0xb62>
                      {
                        if(pmr.intenA> CONSTANT_DA) chA_dStep=(pmr.intenA- CONSTANT_DA)/ dStep;
 8008f66:	4b42      	ldr	r3, [pc, #264]	; (8009070 <main+0xc44>)
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	f240 5246 	movw	r2, #1350	; 0x546
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d90a      	bls.n	8008f88 <main+0xb5c>
 8008f72:	4b3f      	ldr	r3, [pc, #252]	; (8009070 <main+0xc44>)
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 8008f7a:	4b3f      	ldr	r3, [pc, #252]	; (8009078 <main+0xc4c>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f82:	4a44      	ldr	r2, [pc, #272]	; (8009094 <main+0xc68>)
 8008f84:	6013      	str	r3, [r2, #0]
 8008f86:	e002      	b.n	8008f8e <main+0xb62>
                        else chA_dStep=0;
 8008f88:	4b42      	ldr	r3, [pc, #264]	; (8009094 <main+0xc68>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
                      }

                      if(CH_LEFT!= RUN_MODE)
 8008f8e:	4b3c      	ldr	r3, [pc, #240]	; (8009080 <main+0xc54>)
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	f000 82e3 	beq.w	8009560 <main+0x1134>
                      {
                        phase_1A_flag=1;
 8008f9a:	4b3f      	ldr	r3, [pc, #252]	; (8009098 <main+0xc6c>)
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	701a      	strb	r2, [r3, #0]
                        phase_1A_count=0;
 8008fa0:	4b3e      	ldr	r3, [pc, #248]	; (800909c <main+0xc70>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	601a      	str	r2, [r3, #0]
                        phase_2A_flag=0;
 8008fa6:	4b3e      	ldr	r3, [pc, #248]	; (80090a0 <main+0xc74>)
 8008fa8:	2200      	movs	r2, #0
 8008faa:	701a      	strb	r2, [r3, #0]
                        phase_2A_count=0;
 8008fac:	4b3d      	ldr	r3, [pc, #244]	; (80090a4 <main+0xc78>)
 8008fae:	2200      	movs	r2, #0
 8008fb0:	601a      	str	r2, [r3, #0]
                        phase_3A_flag=0;
 8008fb2:	4b3d      	ldr	r3, [pc, #244]	; (80090a8 <main+0xc7c>)
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	701a      	strb	r2, [r3, #0]
                        phase_3A_count=0;
 8008fb8:	4b3c      	ldr	r3, [pc, #240]	; (80090ac <main+0xc80>)
 8008fba:	2200      	movs	r2, #0
 8008fbc:	601a      	str	r2, [r3, #0]
                        phase_4A_flag=0;
 8008fbe:	4b3c      	ldr	r3, [pc, #240]	; (80090b0 <main+0xc84>)
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	701a      	strb	r2, [r3, #0]
                        phase_4A_count=0;
 8008fc4:	4b3b      	ldr	r3, [pc, #236]	; (80090b4 <main+0xc88>)
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	601a      	str	r2, [r3, #0]
                        once_A_flag=0;
 8008fca:	4b3b      	ldr	r3, [pc, #236]	; (80090b8 <main+0xc8c>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	701a      	strb	r2, [r3, #0]

                        if(_master_flag== 0) _master_flag=CHANNEL_L;
 8008fd0:	4b3a      	ldr	r3, [pc, #232]	; (80090bc <main+0xc90>)
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d102      	bne.n	8008fe0 <main+0xbb4>
 8008fda:	4b38      	ldr	r3, [pc, #224]	; (80090bc <main+0xc90>)
 8008fdc:	2201      	movs	r2, #1
 8008fde:	701a      	strb	r2, [r3, #0]

                        if(pmr.mode!= TWIST)
 8008fe0:	4b23      	ldr	r3, [pc, #140]	; (8009070 <main+0xc44>)
 8008fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	f000 809c 	beq.w	8009124 <main+0xcf8>
                        {
                          if((CH_LEFT== CHANGE_MODE)|| (CH_LEFT== STOP_MODE)|| (CH_LEFT== PAUSE_MODE))
 8008fec:	4b24      	ldr	r3, [pc, #144]	; (8009080 <main+0xc54>)
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b03      	cmp	r3, #3
 8008ff4:	d00a      	beq.n	800900c <main+0xbe0>
 8008ff6:	4b22      	ldr	r3, [pc, #136]	; (8009080 <main+0xc54>)
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d005      	beq.n	800900c <main+0xbe0>
 8009000:	4b1f      	ldr	r3, [pc, #124]	; (8009080 <main+0xc54>)
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b01      	cmp	r3, #1
 8009008:	f040 8084 	bne.w	8009114 <main+0xce8>
                          {
                            if(_master_flag== CHANNEL_L)
 800900c:	4b2b      	ldr	r3, [pc, #172]	; (80090bc <main+0xc90>)
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b01      	cmp	r3, #1
 8009014:	d15c      	bne.n	80090d0 <main+0xca4>
                            {
                              if((pmr.linked)|| (CH_RIGHT== REST_MODE))
 8009016:	4b16      	ldr	r3, [pc, #88]	; (8009070 <main+0xc44>)
 8009018:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800901c:	2b00      	cmp	r3, #0
 800901e:	d104      	bne.n	800902a <main+0xbfe>
 8009020:	4b27      	ldr	r3, [pc, #156]	; (80090c0 <main+0xc94>)
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	b2db      	uxtb	r3, r3
 8009026:	2b05      	cmp	r3, #5
 8009028:	d10a      	bne.n	8009040 <main+0xc14>
                              {
                                pending_flag=1;
 800902a:	4b26      	ldr	r3, [pc, #152]	; (80090c4 <main+0xc98>)
 800902c:	2201      	movs	r2, #1
 800902e:	701a      	strb	r2, [r3, #0]
                                if(use_debug) DBG_PRINT("ch_L is pending\r\n");
 8009030:	4b25      	ldr	r3, [pc, #148]	; (80090c8 <main+0xc9c>)
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d06c      	beq.n	8009112 <main+0xce6>
 8009038:	4824      	ldr	r0, [pc, #144]	; (80090cc <main+0xca0>)
 800903a:	f00b f9fb 	bl	8014434 <puts>
 800903e:	e068      	b.n	8009112 <main+0xce6>
                              }
                              else Ready_A_Start();
 8009040:	f7f8 f9c6 	bl	80013d0 <Ready_A_Start>
                            if(_master_flag== CHANNEL_L)
 8009044:	e081      	b.n	800914a <main+0xd1e>
 8009046:	bf00      	nop
 8009048:	20000aa8 	.word	0x20000aa8
 800904c:	20000ad8 	.word	0x20000ad8
 8009050:	080159fc 	.word	0x080159fc
 8009054:	20000030 	.word	0x20000030
 8009058:	20000a8a 	.word	0x20000a8a
 800905c:	20000f0c 	.word	0x20000f0c
 8009060:	20000aa9 	.word	0x20000aa9
 8009064:	20000808 	.word	0x20000808
 8009068:	08015738 	.word	0x08015738
 800906c:	2000083d 	.word	0x2000083d
 8009070:	20000a60 	.word	0x20000a60
 8009074:	20000884 	.word	0x20000884
 8009078:	20000b60 	.word	0x20000b60
 800907c:	20000b3c 	.word	0x20000b3c
 8009080:	20000956 	.word	0x20000956
 8009084:	20000907 	.word	0x20000907
 8009088:	20000a58 	.word	0x20000a58
 800908c:	20000a98 	.word	0x20000a98
 8009090:	20000a89 	.word	0x20000a89
 8009094:	20000a30 	.word	0x20000a30
 8009098:	200008ae 	.word	0x200008ae
 800909c:	20000a54 	.word	0x20000a54
 80090a0:	2000080e 	.word	0x2000080e
 80090a4:	20000b20 	.word	0x20000b20
 80090a8:	20000ad0 	.word	0x20000ad0
 80090ac:	20000b0c 	.word	0x20000b0c
 80090b0:	20000aa7 	.word	0x20000aa7
 80090b4:	20000ad4 	.word	0x20000ad4
 80090b8:	20000a2d 	.word	0x20000a2d
 80090bc:	20000a9d 	.word	0x20000a9d
 80090c0:	20000a9c 	.word	0x20000a9c
 80090c4:	20000a1d 	.word	0x20000a1d
 80090c8:	20000aa6 	.word	0x20000aa6
 80090cc:	08015a14 	.word	0x08015a14
                            }
                            else  // when ch.R is master
                            {
                              if(pending_flag)
 80090d0:	4b8c      	ldr	r3, [pc, #560]	; (8009304 <main+0xed8>)
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d010      	beq.n	80090fc <main+0xcd0>
                              {
                                pending_flag=0;
 80090da:	4b8a      	ldr	r3, [pc, #552]	; (8009304 <main+0xed8>)
 80090dc:	2200      	movs	r2, #0
 80090de:	701a      	strb	r2, [r3, #0]
                                Ready_B_Start();
 80090e0:	f7f8 f9cc 	bl	800147c <Ready_B_Start>
                                Ready_A_Start();
 80090e4:	f7f8 f974 	bl	80013d0 <Ready_A_Start>
                                if(pmr.linked) pmr.linked=0;
 80090e8:	4b87      	ldr	r3, [pc, #540]	; (8009308 <main+0xedc>)
 80090ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d02b      	beq.n	800914a <main+0xd1e>
 80090f2:	4b85      	ldr	r3, [pc, #532]	; (8009308 <main+0xedc>)
 80090f4:	2200      	movs	r2, #0
 80090f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
                            if(_master_flag== CHANNEL_L)
 80090fa:	e026      	b.n	800914a <main+0xd1e>
                              }
                              else
                              {
                                _next_step_=1;
 80090fc:	4b83      	ldr	r3, [pc, #524]	; (800930c <main+0xee0>)
 80090fe:	2201      	movs	r2, #1
 8009100:	701a      	strb	r2, [r3, #0]
                                if(use_debug) DBG_PRINT("ch_L is _next_step_\r\n");
 8009102:	4b83      	ldr	r3, [pc, #524]	; (8009310 <main+0xee4>)
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d01f      	beq.n	800914a <main+0xd1e>
 800910a:	4882      	ldr	r0, [pc, #520]	; (8009314 <main+0xee8>)
 800910c:	f00b f992 	bl	8014434 <puts>
                            if(_master_flag== CHANNEL_L)
 8009110:	e01b      	b.n	800914a <main+0xd1e>
 8009112:	e01a      	b.n	800914a <main+0xd1e>
                              }
                            }
                          }
                          else
                          {
                            if(use_debug) DBG_PRINT("ch_L is Freezing\r\n");
 8009114:	4b7e      	ldr	r3, [pc, #504]	; (8009310 <main+0xee4>)
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d017      	beq.n	800914c <main+0xd20>
 800911c:	487e      	ldr	r0, [pc, #504]	; (8009318 <main+0xeec>)
 800911e:	f00b f989 	bl	8014434 <puts>
 8009122:	e013      	b.n	800914c <main+0xd20>
                          }
                        }
                        else
                        {
                          if(_master_flag== CHANNEL_L) Ready_A_Start();
 8009124:	4b7d      	ldr	r3, [pc, #500]	; (800931c <main+0xef0>)
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b01      	cmp	r3, #1
 800912c:	d102      	bne.n	8009134 <main+0xd08>
 800912e:	f7f8 f94f 	bl	80013d0 <Ready_A_Start>
 8009132:	e00b      	b.n	800914c <main+0xd20>
                          else
                          {
                            _twist_once_=1;
 8009134:	4b7a      	ldr	r3, [pc, #488]	; (8009320 <main+0xef4>)
 8009136:	2201      	movs	r2, #1
 8009138:	701a      	strb	r2, [r3, #0]
                            if(use_debug) DBG_PRINT("ch_L is _twist_once_\r\n");
 800913a:	4b75      	ldr	r3, [pc, #468]	; (8009310 <main+0xee4>)
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d004      	beq.n	800914c <main+0xd20>
 8009142:	4878      	ldr	r0, [pc, #480]	; (8009324 <main+0xef8>)
 8009144:	f00b f976 	bl	8014434 <puts>
 8009148:	e000      	b.n	800914c <main+0xd20>
                            if(_master_flag== CHANNEL_L)
 800914a:	bf00      	nop
                          }
                        }
                        AP_A_FAN_ON();
 800914c:	f7fe faaa 	bl	80076a4 <AP_A_FAN_ON>
                        old_CH_L=CH_LEFT;
 8009150:	4b75      	ldr	r3, [pc, #468]	; (8009328 <main+0xefc>)
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	b2da      	uxtb	r2, r3
 8009156:	4b75      	ldr	r3, [pc, #468]	; (800932c <main+0xf00>)
 8009158:	701a      	strb	r2, [r3, #0]
                        CH_LEFT=RUN_MODE;
 800915a:	4b73      	ldr	r3, [pc, #460]	; (8009328 <main+0xefc>)
 800915c:	2202      	movs	r2, #2
 800915e:	701a      	strb	r2, [r3, #0]
                        if(use_debug) DBG_PRINT("CH_LEFT=RUN_MODE\r\n");
 8009160:	4b6b      	ldr	r3, [pc, #428]	; (8009310 <main+0xee4>)
 8009162:	781b      	ldrb	r3, [r3, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	f000 81fb 	beq.w	8009560 <main+0x1134>
 800916a:	4871      	ldr	r0, [pc, #452]	; (8009330 <main+0xf04>)
 800916c:	f00b f962 	bl	8014434 <puts>
 8009170:	e1f6      	b.n	8009560 <main+0x1134>
                      }
                    }
                    else
                    {
                      if(pending_flag)
 8009172:	4b64      	ldr	r3, [pc, #400]	; (8009304 <main+0xed8>)
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b00      	cmp	r3, #0
 800917a:	f000 81f1 	beq.w	8009560 <main+0x1134>
                      {
                        pending_flag=0;
 800917e:	4b61      	ldr	r3, [pc, #388]	; (8009304 <main+0xed8>)
 8009180:	2200      	movs	r2, #0
 8009182:	701a      	strb	r2, [r3, #0]
                        Ready_B_Start();
 8009184:	f7f8 f97a 	bl	800147c <Ready_B_Start>
 8009188:	e1ea      	b.n	8009560 <main+0x1134>
                      }
                    }
                  }
                  else
                  {
                    if(pending_flag)
 800918a:	4b5e      	ldr	r3, [pc, #376]	; (8009304 <main+0xed8>)
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b00      	cmp	r3, #0
 8009192:	d004      	beq.n	800919e <main+0xd72>
                    {
                      pending_flag=0;
 8009194:	4b5b      	ldr	r3, [pc, #364]	; (8009304 <main+0xed8>)
 8009196:	2200      	movs	r2, #0
 8009198:	701a      	strb	r2, [r3, #0]
                      Ready_B_Start();
 800919a:	f7f8 f96f 	bl	800147c <Ready_B_Start>
                    }
                    RunToPause(CHANNEL_L);
 800919e:	2001      	movs	r0, #1
 80091a0:	f7fe fbd2 	bl	8007948 <RunToPause>
                    if(use_debug) DBG_PRINT("uStep is 0\r\n");
 80091a4:	4b5a      	ldr	r3, [pc, #360]	; (8009310 <main+0xee4>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f000 81d9 	beq.w	8009560 <main+0x1134>
 80091ae:	4861      	ldr	r0, [pc, #388]	; (8009334 <main+0xf08>)
 80091b0:	f00b f940 	bl	8014434 <puts>
 80091b4:	e1d4      	b.n	8009560 <main+0x1134>
                  }
                }
                else
                {
                  if(pending_flag)
 80091b6:	4b53      	ldr	r3, [pc, #332]	; (8009304 <main+0xed8>)
 80091b8:	781b      	ldrb	r3, [r3, #0]
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d004      	beq.n	80091ca <main+0xd9e>
                  {
                    pending_flag=0;
 80091c0:	4b50      	ldr	r3, [pc, #320]	; (8009304 <main+0xed8>)
 80091c2:	2200      	movs	r2, #0
 80091c4:	701a      	strb	r2, [r3, #0]
                    Ready_B_Start();
 80091c6:	f7f8 f959 	bl	800147c <Ready_B_Start>
                  }
                  RunToPause(CHANNEL_L);
 80091ca:	2001      	movs	r0, #1
 80091cc:	f7fe fbbc 	bl	8007948 <RunToPause>
                  if(use_debug) DBG_PRINT("pmr.freq0 is 0\r\n");
 80091d0:	4b4f      	ldr	r3, [pc, #316]	; (8009310 <main+0xee4>)
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 81c3 	beq.w	8009560 <main+0x1134>
 80091da:	4857      	ldr	r0, [pc, #348]	; (8009338 <main+0xf0c>)
 80091dc:	f00b f92a 	bl	8014434 <puts>
 80091e0:	e1be      	b.n	8009560 <main+0x1134>
                }
              }
              else
              {
                if(pending_flag)
 80091e2:	4b48      	ldr	r3, [pc, #288]	; (8009304 <main+0xed8>)
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d004      	beq.n	80091f6 <main+0xdca>
                {
                  pending_flag=0;
 80091ec:	4b45      	ldr	r3, [pc, #276]	; (8009304 <main+0xed8>)
 80091ee:	2200      	movs	r2, #0
 80091f0:	701a      	strb	r2, [r3, #0]
                  Ready_B_Start();
 80091f2:	f7f8 f943 	bl	800147c <Ready_B_Start>
                }
                RunToPause(CHANNEL_L);
 80091f6:	2001      	movs	r0, #1
 80091f8:	f7fe fba6 	bl	8007948 <RunToPause>
                if(use_debug) DBG_PRINT("ch_L is disconnected!\r\n");
 80091fc:	4b44      	ldr	r3, [pc, #272]	; (8009310 <main+0xee4>)
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 81ad 	beq.w	8009560 <main+0x1134>
 8009206:	484d      	ldr	r0, [pc, #308]	; (800933c <main+0xf10>)
 8009208:	f00b f914 	bl	8014434 <puts>
 800920c:	e1a8      	b.n	8009560 <main+0x1134>
              }
            }
            else if(pmr.intenCh== 1)
 800920e:	4b3e      	ldr	r3, [pc, #248]	; (8009308 <main+0xedc>)
 8009210:	7bdb      	ldrb	r3, [r3, #15]
 8009212:	2b01      	cmp	r3, #1
 8009214:	f040 81a4 	bne.w	8009560 <main+0x1134>
            {
              if(!SF1.bStatus12)
 8009218:	4b49      	ldr	r3, [pc, #292]	; (8009340 <main+0xf14>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	f003 0302 	and.w	r3, r3, #2
 8009220:	b2db      	uxtb	r3, r3
 8009222:	2b00      	cmp	r3, #0
 8009224:	f040 8180 	bne.w	8009528 <main+0x10fc>
              {
                // Only when starting from the very first stop
                // Use "CHANGE_MODE" to give an exception
                if((CH_RIGHT== STOP_MODE)|| (CH_RIGHT== PAUSE_MODE)|| chB_DA_zero) chB_DA=0;
 8009228:	4b46      	ldr	r3, [pc, #280]	; (8009344 <main+0xf18>)
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d008      	beq.n	8009244 <main+0xe18>
 8009232:	4b44      	ldr	r3, [pc, #272]	; (8009344 <main+0xf18>)
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	b2db      	uxtb	r3, r3
 8009238:	2b01      	cmp	r3, #1
 800923a:	d003      	beq.n	8009244 <main+0xe18>
 800923c:	4b42      	ldr	r3, [pc, #264]	; (8009348 <main+0xf1c>)
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d002      	beq.n	800924a <main+0xe1e>
 8009244:	4b41      	ldr	r3, [pc, #260]	; (800934c <main+0xf20>)
 8009246:	2200      	movs	r2, #0
 8009248:	601a      	str	r2, [r3, #0]

                if(pmr.freq0!= 0)
 800924a:	4b2f      	ldr	r3, [pc, #188]	; (8009308 <main+0xedc>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	f000 8155 	beq.w	80094fe <main+0x10d2>
                {
                  pmr.intenB=pmr.intenB_new;
 8009254:	4b2c      	ldr	r3, [pc, #176]	; (8009308 <main+0xedc>)
 8009256:	69db      	ldr	r3, [r3, #28]
 8009258:	4a2b      	ldr	r2, [pc, #172]	; (8009308 <main+0xedc>)
 800925a:	6193      	str	r3, [r2, #24]

                  if(uStep> 0)
 800925c:	4b3c      	ldr	r3, [pc, #240]	; (8009350 <main+0xf24>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	f000 8137 	beq.w	80094d4 <main+0x10a8>
                  {
                    //if((pmr.intenB!= 0)&& (dischargeB== 0))
                    if(pmr.intenB!= 0)
 8009266:	4b28      	ldr	r3, [pc, #160]	; (8009308 <main+0xedc>)
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 8127 	beq.w	80094be <main+0x1092>
                    {
                      // Use "CHANGE_MODE" to give an exception
                      if((CH_RIGHT== STOP_MODE)|| (CH_RIGHT== PAUSE_MODE)|| chB_DA_zero)
 8009270:	4b34      	ldr	r3, [pc, #208]	; (8009344 <main+0xf18>)
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	b2db      	uxtb	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d008      	beq.n	800928c <main+0xe60>
 800927a:	4b32      	ldr	r3, [pc, #200]	; (8009344 <main+0xf18>)
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b01      	cmp	r3, #1
 8009282:	d003      	beq.n	800928c <main+0xe60>
 8009284:	4b30      	ldr	r3, [pc, #192]	; (8009348 <main+0xf1c>)
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d012      	beq.n	80092b2 <main+0xe86>
                      {
                        if(chB_DA_zero) chB_DA_zero=0;
 800928c:	4b2e      	ldr	r3, [pc, #184]	; (8009348 <main+0xf1c>)
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d002      	beq.n	800929a <main+0xe6e>
 8009294:	4b2c      	ldr	r3, [pc, #176]	; (8009348 <main+0xf1c>)
 8009296:	2200      	movs	r2, #0
 8009298:	701a      	strb	r2, [r3, #0]
                        chB_uStep=pmr.intenB/ uStep;
 800929a:	4b1b      	ldr	r3, [pc, #108]	; (8009308 <main+0xedc>)
 800929c:	699a      	ldr	r2, [r3, #24]
 800929e:	4b2c      	ldr	r3, [pc, #176]	; (8009350 <main+0xf24>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80092a6:	4a2b      	ldr	r2, [pc, #172]	; (8009354 <main+0xf28>)
 80092a8:	6013      	str	r3, [r2, #0]
                        reaction_B_flag=1;
 80092aa:	4b2b      	ldr	r3, [pc, #172]	; (8009358 <main+0xf2c>)
 80092ac:	2201      	movs	r2, #1
 80092ae:	701a      	strb	r2, [r3, #0]
 80092b0:	e013      	b.n	80092da <main+0xeae>
                      }
                      else
                      {
                        if(pmr.intenB> CONSTANT_DA) chB_uStep=(pmr.intenB- CONSTANT_DA)/ uStep;
 80092b2:	4b15      	ldr	r3, [pc, #84]	; (8009308 <main+0xedc>)
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	f240 5246 	movw	r2, #1350	; 0x546
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d90a      	bls.n	80092d4 <main+0xea8>
 80092be:	4b12      	ldr	r3, [pc, #72]	; (8009308 <main+0xedc>)
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 80092c6:	4b22      	ldr	r3, [pc, #136]	; (8009350 <main+0xf24>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ce:	4a21      	ldr	r2, [pc, #132]	; (8009354 <main+0xf28>)
 80092d0:	6013      	str	r3, [r2, #0]
 80092d2:	e002      	b.n	80092da <main+0xeae>
                        else chB_uStep=0;
 80092d4:	4b1f      	ldr	r3, [pc, #124]	; (8009354 <main+0xf28>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	601a      	str	r2, [r3, #0]
                      }

                      if(dStep> 0)
 80092da:	4b20      	ldr	r3, [pc, #128]	; (800935c <main+0xf30>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d043      	beq.n	800936a <main+0xf3e>
                      {
                        if(pmr.intenB> CONSTANT_DA) chB_dStep=(pmr.intenB- CONSTANT_DA)/ dStep;
 80092e2:	4b09      	ldr	r3, [pc, #36]	; (8009308 <main+0xedc>)
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	f240 5246 	movw	r2, #1350	; 0x546
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d93a      	bls.n	8009364 <main+0xf38>
 80092ee:	4b06      	ldr	r3, [pc, #24]	; (8009308 <main+0xedc>)
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	f2a3 5246 	subw	r2, r3, #1350	; 0x546
 80092f6:	4b19      	ldr	r3, [pc, #100]	; (800935c <main+0xf30>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fe:	4a18      	ldr	r2, [pc, #96]	; (8009360 <main+0xf34>)
 8009300:	6013      	str	r3, [r2, #0]
 8009302:	e032      	b.n	800936a <main+0xf3e>
 8009304:	20000a1d 	.word	0x20000a1d
 8009308:	20000a60 	.word	0x20000a60
 800930c:	20000b05 	.word	0x20000b05
 8009310:	20000aa6 	.word	0x20000aa6
 8009314:	08015a28 	.word	0x08015a28
 8009318:	08015a40 	.word	0x08015a40
 800931c:	20000a9d 	.word	0x20000a9d
 8009320:	20000954 	.word	0x20000954
 8009324:	08015a54 	.word	0x08015a54
 8009328:	20000956 	.word	0x20000956
 800932c:	20000a8b 	.word	0x20000a8b
 8009330:	08015a6c 	.word	0x08015a6c
 8009334:	08015a80 	.word	0x08015a80
 8009338:	08015a8c 	.word	0x08015a8c
 800933c:	08015a9c 	.word	0x08015a9c
 8009340:	20000b3c 	.word	0x20000b3c
 8009344:	20000a9c 	.word	0x20000a9c
 8009348:	2000083c 	.word	0x2000083c
 800934c:	20000a28 	.word	0x20000a28
 8009350:	20000884 	.word	0x20000884
 8009354:	20000b14 	.word	0x20000b14
 8009358:	20000af6 	.word	0x20000af6
 800935c:	20000b60 	.word	0x20000b60
 8009360:	20000a94 	.word	0x20000a94
                        else chB_dStep=0;
 8009364:	4b93      	ldr	r3, [pc, #588]	; (80095b4 <main+0x1188>)
 8009366:	2200      	movs	r2, #0
 8009368:	601a      	str	r2, [r3, #0]
                      }

                      if(CH_RIGHT!= RUN_MODE)
 800936a:	4b93      	ldr	r3, [pc, #588]	; (80095b8 <main+0x118c>)
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b02      	cmp	r3, #2
 8009372:	f000 80f5 	beq.w	8009560 <main+0x1134>
                      {
                        phase_1B_flag=1;
 8009376:	4b91      	ldr	r3, [pc, #580]	; (80095bc <main+0x1190>)
 8009378:	2201      	movs	r2, #1
 800937a:	701a      	strb	r2, [r3, #0]
                        phase_1B_count=0;
 800937c:	4b90      	ldr	r3, [pc, #576]	; (80095c0 <main+0x1194>)
 800937e:	2200      	movs	r2, #0
 8009380:	601a      	str	r2, [r3, #0]
                        phase_2B_flag=0;
 8009382:	4b90      	ldr	r3, [pc, #576]	; (80095c4 <main+0x1198>)
 8009384:	2200      	movs	r2, #0
 8009386:	701a      	strb	r2, [r3, #0]
                        phase_2B_count=0;
 8009388:	4b8f      	ldr	r3, [pc, #572]	; (80095c8 <main+0x119c>)
 800938a:	2200      	movs	r2, #0
 800938c:	601a      	str	r2, [r3, #0]
                        phase_3B_flag=0;
 800938e:	4b8f      	ldr	r3, [pc, #572]	; (80095cc <main+0x11a0>)
 8009390:	2200      	movs	r2, #0
 8009392:	701a      	strb	r2, [r3, #0]
                        phase_3B_count=0;
 8009394:	4b8e      	ldr	r3, [pc, #568]	; (80095d0 <main+0x11a4>)
 8009396:	2200      	movs	r2, #0
 8009398:	601a      	str	r2, [r3, #0]
                        phase_4B_flag=0;
 800939a:	4b8e      	ldr	r3, [pc, #568]	; (80095d4 <main+0x11a8>)
 800939c:	2200      	movs	r2, #0
 800939e:	701a      	strb	r2, [r3, #0]
                        phase_4B_count=0;
 80093a0:	4b8d      	ldr	r3, [pc, #564]	; (80095d8 <main+0x11ac>)
 80093a2:	2200      	movs	r2, #0
 80093a4:	601a      	str	r2, [r3, #0]
                        once_B_flag=0;
 80093a6:	4b8d      	ldr	r3, [pc, #564]	; (80095dc <main+0x11b0>)
 80093a8:	2200      	movs	r2, #0
 80093aa:	701a      	strb	r2, [r3, #0]

                        if(_master_flag== 0) _master_flag=CHANNEL_R;
 80093ac:	4b8c      	ldr	r3, [pc, #560]	; (80095e0 <main+0x11b4>)
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d102      	bne.n	80093bc <main+0xf90>
 80093b6:	4b8a      	ldr	r3, [pc, #552]	; (80095e0 <main+0x11b4>)
 80093b8:	2202      	movs	r2, #2
 80093ba:	701a      	strb	r2, [r3, #0]

                        if(pmr.mode!= TWIST)
 80093bc:	4b89      	ldr	r3, [pc, #548]	; (80095e4 <main+0x11b8>)
 80093be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d055      	beq.n	8009472 <main+0x1046>
                        {
                          if((CH_RIGHT== CHANGE_MODE)|| (CH_RIGHT== STOP_MODE)|| (CH_RIGHT== PAUSE_MODE))
 80093c6:	4b7c      	ldr	r3, [pc, #496]	; (80095b8 <main+0x118c>)
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	2b03      	cmp	r3, #3
 80093ce:	d009      	beq.n	80093e4 <main+0xfb8>
 80093d0:	4b79      	ldr	r3, [pc, #484]	; (80095b8 <main+0x118c>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d004      	beq.n	80093e4 <main+0xfb8>
 80093da:	4b77      	ldr	r3, [pc, #476]	; (80095b8 <main+0x118c>)
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d13e      	bne.n	8009462 <main+0x1036>
                          {
                            if(_master_flag== CHANNEL_R)
 80093e4:	4b7e      	ldr	r3, [pc, #504]	; (80095e0 <main+0x11b4>)
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d117      	bne.n	800941e <main+0xff2>
                            {
                              if((pmr.linked)|| (CH_LEFT== REST_MODE))
 80093ee:	4b7d      	ldr	r3, [pc, #500]	; (80095e4 <main+0x11b8>)
 80093f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d104      	bne.n	8009402 <main+0xfd6>
 80093f8:	4b7b      	ldr	r3, [pc, #492]	; (80095e8 <main+0x11bc>)
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	2b05      	cmp	r3, #5
 8009400:	d10a      	bne.n	8009418 <main+0xfec>
                              {
                                pending_flag=1;
 8009402:	4b7a      	ldr	r3, [pc, #488]	; (80095ec <main+0x11c0>)
 8009404:	2201      	movs	r2, #1
 8009406:	701a      	strb	r2, [r3, #0]
                                if(use_debug) DBG_PRINT("ch_R is pending\r\n");
 8009408:	4b79      	ldr	r3, [pc, #484]	; (80095f0 <main+0x11c4>)
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d027      	beq.n	8009460 <main+0x1034>
 8009410:	4878      	ldr	r0, [pc, #480]	; (80095f4 <main+0x11c8>)
 8009412:	f00b f80f 	bl	8014434 <puts>
 8009416:	e023      	b.n	8009460 <main+0x1034>
                              }
                              else Ready_B_Start();
 8009418:	f7f8 f830 	bl	800147c <Ready_B_Start>
                            if(_master_flag== CHANNEL_R)
 800941c:	e03c      	b.n	8009498 <main+0x106c>
                            }
                            else  // when ch.A is master
                            {
                              if(pending_flag)
 800941e:	4b73      	ldr	r3, [pc, #460]	; (80095ec <main+0x11c0>)
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b00      	cmp	r3, #0
 8009426:	d010      	beq.n	800944a <main+0x101e>
                              {
                                pending_flag=0;
 8009428:	4b70      	ldr	r3, [pc, #448]	; (80095ec <main+0x11c0>)
 800942a:	2200      	movs	r2, #0
 800942c:	701a      	strb	r2, [r3, #0]
                                Ready_A_Start();
 800942e:	f7f7 ffcf 	bl	80013d0 <Ready_A_Start>
                                Ready_B_Start();
 8009432:	f7f8 f823 	bl	800147c <Ready_B_Start>
                                if(pmr.linked) pmr.linked=0;
 8009436:	4b6b      	ldr	r3, [pc, #428]	; (80095e4 <main+0x11b8>)
 8009438:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800943c:	2b00      	cmp	r3, #0
 800943e:	d02b      	beq.n	8009498 <main+0x106c>
 8009440:	4b68      	ldr	r3, [pc, #416]	; (80095e4 <main+0x11b8>)
 8009442:	2200      	movs	r2, #0
 8009444:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
                            if(_master_flag== CHANNEL_R)
 8009448:	e026      	b.n	8009498 <main+0x106c>
                              }
                              else
                              {
                                _next_step_=1;
 800944a:	4b6b      	ldr	r3, [pc, #428]	; (80095f8 <main+0x11cc>)
 800944c:	2201      	movs	r2, #1
 800944e:	701a      	strb	r2, [r3, #0]
                                if(use_debug) DBG_PRINT("ch_R is _next_step_\r\n");
 8009450:	4b67      	ldr	r3, [pc, #412]	; (80095f0 <main+0x11c4>)
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d01f      	beq.n	8009498 <main+0x106c>
 8009458:	4868      	ldr	r0, [pc, #416]	; (80095fc <main+0x11d0>)
 800945a:	f00a ffeb 	bl	8014434 <puts>
                            if(_master_flag== CHANNEL_R)
 800945e:	e01b      	b.n	8009498 <main+0x106c>
 8009460:	e01a      	b.n	8009498 <main+0x106c>
                              }
                            }
                          }
                          else
                          {
                            if(use_debug) DBG_PRINT("ch_R is Freezing\r\n");
 8009462:	4b63      	ldr	r3, [pc, #396]	; (80095f0 <main+0x11c4>)
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d017      	beq.n	800949a <main+0x106e>
 800946a:	4865      	ldr	r0, [pc, #404]	; (8009600 <main+0x11d4>)
 800946c:	f00a ffe2 	bl	8014434 <puts>
 8009470:	e013      	b.n	800949a <main+0x106e>
                          }
                        }
                        else
                        {
                          if(_master_flag== CHANNEL_R) Ready_B_Start();
 8009472:	4b5b      	ldr	r3, [pc, #364]	; (80095e0 <main+0x11b4>)
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	b2db      	uxtb	r3, r3
 8009478:	2b02      	cmp	r3, #2
 800947a:	d102      	bne.n	8009482 <main+0x1056>
 800947c:	f7f7 fffe 	bl	800147c <Ready_B_Start>
 8009480:	e00b      	b.n	800949a <main+0x106e>
                          else
                          {
                            _twist_once_=1;
 8009482:	4b60      	ldr	r3, [pc, #384]	; (8009604 <main+0x11d8>)
 8009484:	2201      	movs	r2, #1
 8009486:	701a      	strb	r2, [r3, #0]
                            if(use_debug) DBG_PRINT("ch_R is _twist_once_\r\n");
 8009488:	4b59      	ldr	r3, [pc, #356]	; (80095f0 <main+0x11c4>)
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d004      	beq.n	800949a <main+0x106e>
 8009490:	485d      	ldr	r0, [pc, #372]	; (8009608 <main+0x11dc>)
 8009492:	f00a ffcf 	bl	8014434 <puts>
 8009496:	e000      	b.n	800949a <main+0x106e>
                            if(_master_flag== CHANNEL_R)
 8009498:	bf00      	nop
                          }
                        }
                        AP_B_FAN_ON();
 800949a:	f7fe f929 	bl	80076f0 <AP_B_FAN_ON>
                        old_CH_R=CH_RIGHT;
 800949e:	4b46      	ldr	r3, [pc, #280]	; (80095b8 <main+0x118c>)
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	4b59      	ldr	r3, [pc, #356]	; (800960c <main+0x11e0>)
 80094a6:	701a      	strb	r2, [r3, #0]
                        CH_RIGHT=RUN_MODE;
 80094a8:	4b43      	ldr	r3, [pc, #268]	; (80095b8 <main+0x118c>)
 80094aa:	2202      	movs	r2, #2
 80094ac:	701a      	strb	r2, [r3, #0]
                        if(use_debug) DBG_PRINT("CH_RIGHT=RUN_MODE\r\n");
 80094ae:	4b50      	ldr	r3, [pc, #320]	; (80095f0 <main+0x11c4>)
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d054      	beq.n	8009560 <main+0x1134>
 80094b6:	4856      	ldr	r0, [pc, #344]	; (8009610 <main+0x11e4>)
 80094b8:	f00a ffbc 	bl	8014434 <puts>
 80094bc:	e050      	b.n	8009560 <main+0x1134>
                      }
                    }
                    else
                    {
                      if(pending_flag)
 80094be:	4b4b      	ldr	r3, [pc, #300]	; (80095ec <main+0x11c0>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d04b      	beq.n	8009560 <main+0x1134>
                      {
                        pending_flag=0;
 80094c8:	4b48      	ldr	r3, [pc, #288]	; (80095ec <main+0x11c0>)
 80094ca:	2200      	movs	r2, #0
 80094cc:	701a      	strb	r2, [r3, #0]
                        Ready_A_Start();
 80094ce:	f7f7 ff7f 	bl	80013d0 <Ready_A_Start>
 80094d2:	e045      	b.n	8009560 <main+0x1134>
                      }
                    }
                  }
                  else
                  {
                    if(pending_flag)
 80094d4:	4b45      	ldr	r3, [pc, #276]	; (80095ec <main+0x11c0>)
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d004      	beq.n	80094e8 <main+0x10bc>
                    {
                      pending_flag=0;
 80094de:	4b43      	ldr	r3, [pc, #268]	; (80095ec <main+0x11c0>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	701a      	strb	r2, [r3, #0]
                      Ready_A_Start();
 80094e4:	f7f7 ff74 	bl	80013d0 <Ready_A_Start>
                    }
                    RunToPause(CHANNEL_R);
 80094e8:	2002      	movs	r0, #2
 80094ea:	f7fe fa2d 	bl	8007948 <RunToPause>
                    if(use_debug) DBG_PRINT("chB_step is 0\r\n");
 80094ee:	4b40      	ldr	r3, [pc, #256]	; (80095f0 <main+0x11c4>)
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d034      	beq.n	8009560 <main+0x1134>
 80094f6:	4847      	ldr	r0, [pc, #284]	; (8009614 <main+0x11e8>)
 80094f8:	f00a ff9c 	bl	8014434 <puts>
 80094fc:	e030      	b.n	8009560 <main+0x1134>
                  }
                }
                else
                {
                  if(pending_flag)
 80094fe:	4b3b      	ldr	r3, [pc, #236]	; (80095ec <main+0x11c0>)
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	b2db      	uxtb	r3, r3
 8009504:	2b00      	cmp	r3, #0
 8009506:	d004      	beq.n	8009512 <main+0x10e6>
                  {
                    pending_flag=0;
 8009508:	4b38      	ldr	r3, [pc, #224]	; (80095ec <main+0x11c0>)
 800950a:	2200      	movs	r2, #0
 800950c:	701a      	strb	r2, [r3, #0]
                    Ready_A_Start();
 800950e:	f7f7 ff5f 	bl	80013d0 <Ready_A_Start>
                  }
                  RunToPause(CHANNEL_R);
 8009512:	2002      	movs	r0, #2
 8009514:	f7fe fa18 	bl	8007948 <RunToPause>
                  if(use_debug) DBG_PRINT("pmr.freqB is 0\r\n");
 8009518:	4b35      	ldr	r3, [pc, #212]	; (80095f0 <main+0x11c4>)
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d01f      	beq.n	8009560 <main+0x1134>
 8009520:	483d      	ldr	r0, [pc, #244]	; (8009618 <main+0x11ec>)
 8009522:	f00a ff87 	bl	8014434 <puts>
 8009526:	e01b      	b.n	8009560 <main+0x1134>
                }
              }
              else
              {
                if(pending_flag)
 8009528:	4b30      	ldr	r3, [pc, #192]	; (80095ec <main+0x11c0>)
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	b2db      	uxtb	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	d004      	beq.n	800953c <main+0x1110>
                {
                  pending_flag=0;
 8009532:	4b2e      	ldr	r3, [pc, #184]	; (80095ec <main+0x11c0>)
 8009534:	2200      	movs	r2, #0
 8009536:	701a      	strb	r2, [r3, #0]
                  Ready_A_Start();
 8009538:	f7f7 ff4a 	bl	80013d0 <Ready_A_Start>
                }
                RunToPause(CHANNEL_R);
 800953c:	2002      	movs	r0, #2
 800953e:	f7fe fa03 	bl	8007948 <RunToPause>
                if(use_debug) DBG_PRINT("ch_R is disconnected!\r\n");
 8009542:	4b2b      	ldr	r3, [pc, #172]	; (80095f0 <main+0x11c4>)
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d00a      	beq.n	8009560 <main+0x1134>
 800954a:	4834      	ldr	r0, [pc, #208]	; (800961c <main+0x11f0>)
 800954c:	f00a ff72 	bl	8014434 <puts>
 8009550:	e006      	b.n	8009560 <main+0x1134>
            }
          }
        }
        else
        {
          if(use_debug) DBG_PRINT("-deactivated-\r\n");
 8009552:	4b27      	ldr	r3, [pc, #156]	; (80095f0 <main+0x11c4>)
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d002      	beq.n	8009560 <main+0x1134>
 800955a:	4831      	ldr	r0, [pc, #196]	; (8009620 <main+0x11f4>)
 800955c:	f00a ff6a 	bl	8014434 <puts>
        }

        SEND_1BYTE(CMD_PARAMETER, _uart.reply);
 8009560:	4b30      	ldr	r3, [pc, #192]	; (8009624 <main+0x11f8>)
 8009562:	785b      	ldrb	r3, [r3, #1]
 8009564:	4619      	mov	r1, r3
 8009566:	2050      	movs	r0, #80	; 0x50
 8009568:	f7f9 f9e8 	bl	800293c <SEND_1BYTE>
 800956c:	e1a7      	b.n	80098be <main+0x1492>
      }
#ifdef USE_1WIRE_MEMORY
      else if(GUI_CMD== CMD_MEMORY)
 800956e:	4b2e      	ldr	r3, [pc, #184]	; (8009628 <main+0x11fc>)
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	2b4d      	cmp	r3, #77	; 0x4d
 8009574:	f040 8167 	bne.w	8009846 <main+0x141a>
      {
        uwTick=0;
 8009578:	4b2c      	ldr	r3, [pc, #176]	; (800962c <main+0x1200>)
 800957a:	2200      	movs	r2, #0
 800957c:	601a      	str	r2, [r3, #0]
        if(_uart.reply== 0) // save
 800957e:	4b29      	ldr	r3, [pc, #164]	; (8009624 <main+0x11f8>)
 8009580:	785b      	ldrb	r3, [r3, #1]
 8009582:	2b00      	cmp	r3, #0
 8009584:	f040 80a9 	bne.w	80096da <main+0x12ae>
        {
          int32_t retVal=0;
 8009588:	2300      	movs	r3, #0
 800958a:	617b      	str	r3, [r7, #20]
          uint8_t sendValue[16]={0, };
 800958c:	1d3b      	adds	r3, r7, #4
 800958e:	2200      	movs	r2, #0
 8009590:	601a      	str	r2, [r3, #0]
 8009592:	605a      	str	r2, [r3, #4]
 8009594:	609a      	str	r2, [r3, #8]
 8009596:	60da      	str	r2, [r3, #12]

          sendValue[0]=WATERMARK;
 8009598:	23e0      	movs	r3, #224	; 0xe0
 800959a:	713b      	strb	r3, [r7, #4]
          sendValue[1]=_memory.ch;
 800959c:	4b24      	ldr	r3, [pc, #144]	; (8009630 <main+0x1204>)
 800959e:	785b      	ldrb	r3, [r3, #1]
 80095a0:	717b      	strb	r3, [r7, #5]
          sendValue[2]=_memory.id;
 80095a2:	4b23      	ldr	r3, [pc, #140]	; (8009630 <main+0x1204>)
 80095a4:	789b      	ldrb	r3, [r3, #2]
 80095a6:	71bb      	strb	r3, [r7, #6]
          sendValue[3]=_memory.len;
 80095a8:	4b21      	ldr	r3, [pc, #132]	; (8009630 <main+0x1204>)
 80095aa:	78db      	ldrb	r3, [r3, #3]
 80095ac:	71fb      	strb	r3, [r7, #7]
          for(int i=0; i< _memory.len; i++)
 80095ae:	2300      	movs	r3, #0
 80095b0:	623b      	str	r3, [r7, #32]
 80095b2:	e04e      	b.n	8009652 <main+0x1226>
 80095b4:	20000a94 	.word	0x20000a94
 80095b8:	20000a9c 	.word	0x20000a9c
 80095bc:	20000aa4 	.word	0x20000aa4
 80095c0:	20000950 	.word	0x20000950
 80095c4:	2000088c 	.word	0x2000088c
 80095c8:	20000944 	.word	0x20000944
 80095cc:	20000b10 	.word	0x20000b10
 80095d0:	20000b08 	.word	0x20000b08
 80095d4:	20000923 	.word	0x20000923
 80095d8:	20000948 	.word	0x20000948
 80095dc:	2000080c 	.word	0x2000080c
 80095e0:	20000a9d 	.word	0x20000a9d
 80095e4:	20000a60 	.word	0x20000a60
 80095e8:	20000956 	.word	0x20000956
 80095ec:	20000a1d 	.word	0x20000a1d
 80095f0:	20000aa6 	.word	0x20000aa6
 80095f4:	08015ab4 	.word	0x08015ab4
 80095f8:	20000b05 	.word	0x20000b05
 80095fc:	08015ac8 	.word	0x08015ac8
 8009600:	08015ae0 	.word	0x08015ae0
 8009604:	20000954 	.word	0x20000954
 8009608:	08015af4 	.word	0x08015af4
 800960c:	20000ad1 	.word	0x20000ad1
 8009610:	08015b0c 	.word	0x08015b0c
 8009614:	08015b20 	.word	0x08015b20
 8009618:	08015b30 	.word	0x08015b30
 800961c:	08015b40 	.word	0x08015b40
 8009620:	08015b58 	.word	0x08015b58
 8009624:	20000ad8 	.word	0x20000ad8
 8009628:	20000aa8 	.word	0x20000aa8
 800962c:	20000f0c 	.word	0x20000f0c
 8009630:	20000928 	.word	0x20000928
          {
            sendValue[i+ 4]=_memory.asc[i];
 8009634:	6a3b      	ldr	r3, [r7, #32]
 8009636:	3304      	adds	r3, #4
 8009638:	4991      	ldr	r1, [pc, #580]	; (8009880 <main+0x1454>)
 800963a:	6a3a      	ldr	r2, [r7, #32]
 800963c:	440a      	add	r2, r1
 800963e:	3204      	adds	r2, #4
 8009640:	7812      	ldrb	r2, [r2, #0]
 8009642:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009646:	440b      	add	r3, r1
 8009648:	f803 2c34 	strb.w	r2, [r3, #-52]
          for(int i=0; i< _memory.len; i++)
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	3301      	adds	r3, #1
 8009650:	623b      	str	r3, [r7, #32]
 8009652:	4b8b      	ldr	r3, [pc, #556]	; (8009880 <main+0x1454>)
 8009654:	78db      	ldrb	r3, [r3, #3]
 8009656:	461a      	mov	r2, r3
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	4293      	cmp	r3, r2
 800965c:	dbea      	blt.n	8009634 <main+0x1208>
          }
          retVal=OW_Copy_Scratchpad(_memory.loc, sendValue);
 800965e:	4b88      	ldr	r3, [pc, #544]	; (8009880 <main+0x1454>)
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	1d3a      	adds	r2, r7, #4
 8009664:	4611      	mov	r1, r2
 8009666:	4618      	mov	r0, r3
 8009668:	f7f7 fbee 	bl	8000e48 <OW_Copy_Scratchpad>
 800966c:	6178      	str	r0, [r7, #20]
          mem_done=1;
 800966e:	4b85      	ldr	r3, [pc, #532]	; (8009884 <main+0x1458>)
 8009670:	2201      	movs	r2, #1
 8009672:	701a      	strb	r2, [r3, #0]
          SEND_MEMREPLY(retVal);
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	b2db      	uxtb	r3, r3
 8009678:	4618      	mov	r0, r3
 800967a:	f7f9 f9f9 	bl	8002a70 <SEND_MEMREPLY>

          if(retVal== false)
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d11e      	bne.n	80096c2 <main+0x1296>
          {
            if(use_debug) DBG_PRINT("memory %d save fail\r\n", _memory.loc);
 8009684:	4b80      	ldr	r3, [pc, #512]	; (8009888 <main+0x145c>)
 8009686:	781b      	ldrb	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d005      	beq.n	8009698 <main+0x126c>
 800968c:	4b7c      	ldr	r3, [pc, #496]	; (8009880 <main+0x1454>)
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	4619      	mov	r1, r3
 8009692:	487e      	ldr	r0, [pc, #504]	; (800988c <main+0x1460>)
 8009694:	f00a fe46 	bl	8014324 <iprintf>

            if(_memory.loc== 0) EF4.bError41=SET;
 8009698:	4b79      	ldr	r3, [pc, #484]	; (8009880 <main+0x1454>)
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d105      	bne.n	80096ac <main+0x1280>
 80096a0:	4a7b      	ldr	r2, [pc, #492]	; (8009890 <main+0x1464>)
 80096a2:	7813      	ldrb	r3, [r2, #0]
 80096a4:	f043 0301 	orr.w	r3, r3, #1
 80096a8:	7013      	strb	r3, [r2, #0]
 80096aa:	e108      	b.n	80098be <main+0x1492>
            else if(_memory.loc== 1) EF4.bError42=SET;
 80096ac:	4b74      	ldr	r3, [pc, #464]	; (8009880 <main+0x1454>)
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	f040 8104 	bne.w	80098be <main+0x1492>
 80096b6:	4a76      	ldr	r2, [pc, #472]	; (8009890 <main+0x1464>)
 80096b8:	7813      	ldrb	r3, [r2, #0]
 80096ba:	f043 0302 	orr.w	r3, r3, #2
 80096be:	7013      	strb	r3, [r2, #0]
 80096c0:	e0fd      	b.n	80098be <main+0x1492>
          }
          else
          {
            if(use_debug) DBG_PRINT("memory %d save done\r\n", _memory.loc);
 80096c2:	4b71      	ldr	r3, [pc, #452]	; (8009888 <main+0x145c>)
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	f000 80f9 	beq.w	80098be <main+0x1492>
 80096cc:	4b6c      	ldr	r3, [pc, #432]	; (8009880 <main+0x1454>)
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	4619      	mov	r1, r3
 80096d2:	4870      	ldr	r0, [pc, #448]	; (8009894 <main+0x1468>)
 80096d4:	f00a fe26 	bl	8014324 <iprintf>
 80096d8:	e0f1      	b.n	80098be <main+0x1492>
          }
        }
        else if(_uart.reply== 1)  // read
 80096da:	4b6f      	ldr	r3, [pc, #444]	; (8009898 <main+0x146c>)
 80096dc:	785b      	ldrb	r3, [r3, #1]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	f040 80ed 	bne.w	80098be <main+0x1492>
        {
          uint8_t *readValue;

          memRead_flag=true;
 80096e4:	4b6d      	ldr	r3, [pc, #436]	; (800989c <main+0x1470>)
 80096e6:	2201      	movs	r2, #1
 80096e8:	701a      	strb	r2, [r3, #0]
          readValue=OW_Read_Memory(_memory.loc);
 80096ea:	4b65      	ldr	r3, [pc, #404]	; (8009880 <main+0x1454>)
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7f7 fcd8 	bl	80010a4 <OW_Read_Memory>
 80096f4:	61b8      	str	r0, [r7, #24]
          mem_done=1;
 80096f6:	4b63      	ldr	r3, [pc, #396]	; (8009884 <main+0x1458>)
 80096f8:	2201      	movs	r2, #1
 80096fa:	701a      	strb	r2, [r3, #0]

          if(memRead_flag== false)
 80096fc:	4b67      	ldr	r3, [pc, #412]	; (800989c <main+0x1470>)
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d15f      	bne.n	80097c4 <main+0x1398>
          {
            for(memRead_cnt=0; memRead_cnt< 3; memRead_cnt++)
 8009704:	4b66      	ldr	r3, [pc, #408]	; (80098a0 <main+0x1474>)
 8009706:	2200      	movs	r2, #0
 8009708:	701a      	strb	r2, [r3, #0]
 800970a:	e056      	b.n	80097ba <main+0x138e>
            {
              mem_done=0;
 800970c:	4b5d      	ldr	r3, [pc, #372]	; (8009884 <main+0x1458>)
 800970e:	2200      	movs	r2, #0
 8009710:	701a      	strb	r2, [r3, #0]
              delay_ms(100);
 8009712:	2064      	movs	r0, #100	; 0x64
 8009714:	f00a fb34 	bl	8013d80 <LL_mDelay>
              memRead_flag=true;
 8009718:	4b60      	ldr	r3, [pc, #384]	; (800989c <main+0x1470>)
 800971a:	2201      	movs	r2, #1
 800971c:	701a      	strb	r2, [r3, #0]
              readValue=OW_Read_Memory(_memory.loc);
 800971e:	4b58      	ldr	r3, [pc, #352]	; (8009880 <main+0x1454>)
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	4618      	mov	r0, r3
 8009724:	f7f7 fcbe 	bl	80010a4 <OW_Read_Memory>
 8009728:	61b8      	str	r0, [r7, #24]
              mem_done=1;
 800972a:	4b56      	ldr	r3, [pc, #344]	; (8009884 <main+0x1458>)
 800972c:	2201      	movs	r2, #1
 800972e:	701a      	strb	r2, [r3, #0]

              if(memRead_flag== false)
 8009730:	4b5a      	ldr	r3, [pc, #360]	; (800989c <main+0x1470>)
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d121      	bne.n	800977c <main+0x1350>
              {
                if(memRead_cnt== 2)
 8009738:	4b59      	ldr	r3, [pc, #356]	; (80098a0 <main+0x1474>)
 800973a:	781b      	ldrb	r3, [r3, #0]
 800973c:	2b02      	cmp	r3, #2
 800973e:	d136      	bne.n	80097ae <main+0x1382>
                {
                  // error 
                  SEND_MEMREPLY(0);
 8009740:	2000      	movs	r0, #0
 8009742:	f7f9 f995 	bl	8002a70 <SEND_MEMREPLY>
                  if(use_debug) DBG_PRINT("Memory may be unconnected or faulty.\r\n");
 8009746:	4b50      	ldr	r3, [pc, #320]	; (8009888 <main+0x145c>)
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d002      	beq.n	8009754 <main+0x1328>
 800974e:	4855      	ldr	r0, [pc, #340]	; (80098a4 <main+0x1478>)
 8009750:	f00a fe70 	bl	8014434 <puts>

                  if(_memory.loc== 0) EF4.bError41=SET;
 8009754:	4b4a      	ldr	r3, [pc, #296]	; (8009880 <main+0x1454>)
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d105      	bne.n	8009768 <main+0x133c>
 800975c:	4a4c      	ldr	r2, [pc, #304]	; (8009890 <main+0x1464>)
 800975e:	7813      	ldrb	r3, [r2, #0]
 8009760:	f043 0301 	orr.w	r3, r3, #1
 8009764:	7013      	strb	r3, [r2, #0]
 8009766:	e022      	b.n	80097ae <main+0x1382>
                  else if(_memory.loc== 1) EF4.bError42=SET;
 8009768:	4b45      	ldr	r3, [pc, #276]	; (8009880 <main+0x1454>)
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d11e      	bne.n	80097ae <main+0x1382>
 8009770:	4a47      	ldr	r2, [pc, #284]	; (8009890 <main+0x1464>)
 8009772:	7813      	ldrb	r3, [r2, #0]
 8009774:	f043 0302 	orr.w	r3, r3, #2
 8009778:	7013      	strb	r3, [r2, #0]
 800977a:	e018      	b.n	80097ae <main+0x1382>
                }
              }
              else
              {
                _memory.len=readValue[3];
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	78da      	ldrb	r2, [r3, #3]
 8009780:	4b3f      	ldr	r3, [pc, #252]	; (8009880 <main+0x1454>)
 8009782:	70da      	strb	r2, [r3, #3]
                if(_memory.len> 10) _memory.len=10;
 8009784:	4b3e      	ldr	r3, [pc, #248]	; (8009880 <main+0x1454>)
 8009786:	78db      	ldrb	r3, [r3, #3]
 8009788:	2b0a      	cmp	r3, #10
 800978a:	d902      	bls.n	8009792 <main+0x1366>
 800978c:	4b3c      	ldr	r3, [pc, #240]	; (8009880 <main+0x1454>)
 800978e:	220a      	movs	r2, #10
 8009790:	70da      	strb	r2, [r3, #3]

                SEND_MEMREAD(readValue);
 8009792:	69b8      	ldr	r0, [r7, #24]
 8009794:	f7f9 fa1a 	bl	8002bcc <SEND_MEMREAD>
                if(use_debug) DBG_PRINT("memory %d read done\r\n", _memory.loc);
 8009798:	4b3b      	ldr	r3, [pc, #236]	; (8009888 <main+0x145c>)
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d06c      	beq.n	800987a <main+0x144e>
 80097a0:	4b37      	ldr	r3, [pc, #220]	; (8009880 <main+0x1454>)
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	4619      	mov	r1, r3
 80097a6:	4840      	ldr	r0, [pc, #256]	; (80098a8 <main+0x147c>)
 80097a8:	f00a fdbc 	bl	8014324 <iprintf>
                break;
 80097ac:	e065      	b.n	800987a <main+0x144e>
            for(memRead_cnt=0; memRead_cnt< 3; memRead_cnt++)
 80097ae:	4b3c      	ldr	r3, [pc, #240]	; (80098a0 <main+0x1474>)
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	3301      	adds	r3, #1
 80097b4:	b2da      	uxtb	r2, r3
 80097b6:	4b3a      	ldr	r3, [pc, #232]	; (80098a0 <main+0x1474>)
 80097b8:	701a      	strb	r2, [r3, #0]
 80097ba:	4b39      	ldr	r3, [pc, #228]	; (80098a0 <main+0x1474>)
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d9a4      	bls.n	800970c <main+0x12e0>
 80097c2:	e07c      	b.n	80098be <main+0x1492>
              }
            }
          }
          else
          {
            if(!((readValue[1]== 1)|| (readValue[1]== 2)))
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	3301      	adds	r3, #1
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d022      	beq.n	8009814 <main+0x13e8>
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	3301      	adds	r3, #1
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d01d      	beq.n	8009814 <main+0x13e8>
            {
              // error 
              SEND_MEMREPLY(1);
 80097d8:	2001      	movs	r0, #1
 80097da:	f7f9 f949 	bl	8002a70 <SEND_MEMREPLY>
              if(use_debug) DBG_PRINT("Memory data may be anomaly_0.\r\n");
 80097de:	4b2a      	ldr	r3, [pc, #168]	; (8009888 <main+0x145c>)
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <main+0x13c0>
 80097e6:	4831      	ldr	r0, [pc, #196]	; (80098ac <main+0x1480>)
 80097e8:	f00a fe24 	bl	8014434 <puts>

              if(_memory.loc== 0) EF4.bError43=SET;
 80097ec:	4b24      	ldr	r3, [pc, #144]	; (8009880 <main+0x1454>)
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d105      	bne.n	8009800 <main+0x13d4>
 80097f4:	4a26      	ldr	r2, [pc, #152]	; (8009890 <main+0x1464>)
 80097f6:	7813      	ldrb	r3, [r2, #0]
 80097f8:	f043 0304 	orr.w	r3, r3, #4
 80097fc:	7013      	strb	r3, [r2, #0]
 80097fe:	e05d      	b.n	80098bc <main+0x1490>
              else if(_memory.loc== 1) EF4.bError44=SET;
 8009800:	4b1f      	ldr	r3, [pc, #124]	; (8009880 <main+0x1454>)
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	2b01      	cmp	r3, #1
 8009806:	d159      	bne.n	80098bc <main+0x1490>
 8009808:	4a21      	ldr	r2, [pc, #132]	; (8009890 <main+0x1464>)
 800980a:	7813      	ldrb	r3, [r2, #0]
 800980c:	f043 0308 	orr.w	r3, r3, #8
 8009810:	7013      	strb	r3, [r2, #0]
              if(_memory.loc== 0) EF4.bError43=SET;
 8009812:	e053      	b.n	80098bc <main+0x1490>
             if(_memory.loc== 0) EF4.bError43=SET;
             else if(_memory.loc== 1) EF4.bError44=SET;
             }*/
            else
            {
              _memory.len=readValue[3];
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	78da      	ldrb	r2, [r3, #3]
 8009818:	4b19      	ldr	r3, [pc, #100]	; (8009880 <main+0x1454>)
 800981a:	70da      	strb	r2, [r3, #3]
              if(_memory.len> 10) _memory.len=10;
 800981c:	4b18      	ldr	r3, [pc, #96]	; (8009880 <main+0x1454>)
 800981e:	78db      	ldrb	r3, [r3, #3]
 8009820:	2b0a      	cmp	r3, #10
 8009822:	d902      	bls.n	800982a <main+0x13fe>
 8009824:	4b16      	ldr	r3, [pc, #88]	; (8009880 <main+0x1454>)
 8009826:	220a      	movs	r2, #10
 8009828:	70da      	strb	r2, [r3, #3]

              SEND_MEMREAD(readValue);
 800982a:	69b8      	ldr	r0, [r7, #24]
 800982c:	f7f9 f9ce 	bl	8002bcc <SEND_MEMREAD>
              if(use_debug) DBG_PRINT("memory %d read done\r\n", _memory.loc);
 8009830:	4b15      	ldr	r3, [pc, #84]	; (8009888 <main+0x145c>)
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d042      	beq.n	80098be <main+0x1492>
 8009838:	4b11      	ldr	r3, [pc, #68]	; (8009880 <main+0x1454>)
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	4619      	mov	r1, r3
 800983e:	481a      	ldr	r0, [pc, #104]	; (80098a8 <main+0x147c>)
 8009840:	f00a fd70 	bl	8014324 <iprintf>
 8009844:	e03b      	b.n	80098be <main+0x1492>
            }
          }
        }
      }
#endif
      else if(GUI_CMD== CMD_TEMPER)
 8009846:	4b1a      	ldr	r3, [pc, #104]	; (80098b0 <main+0x1484>)
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	2b54      	cmp	r3, #84	; 0x54
 800984c:	d10a      	bne.n	8009864 <main+0x1438>
      {
        SEND_TEMP(adc1Val[0], adc1Val[1], adc5Val[1]);
 800984e:	4b19      	ldr	r3, [pc, #100]	; (80098b4 <main+0x1488>)
 8009850:	8818      	ldrh	r0, [r3, #0]
 8009852:	4b18      	ldr	r3, [pc, #96]	; (80098b4 <main+0x1488>)
 8009854:	8859      	ldrh	r1, [r3, #2]
 8009856:	4b18      	ldr	r3, [pc, #96]	; (80098b8 <main+0x148c>)
 8009858:	885b      	ldrh	r3, [r3, #2]
 800985a:	b2db      	uxtb	r3, r3
 800985c:	461a      	mov	r2, r3
 800985e:	f7f9 faa1 	bl	8002da4 <SEND_TEMP>
 8009862:	e02c      	b.n	80098be <main+0x1492>
      }
      else if(GUI_CMD== CMD_undefine)
 8009864:	4b12      	ldr	r3, [pc, #72]	; (80098b0 <main+0x1484>)
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	2b5a      	cmp	r3, #90	; 0x5a
 800986a:	d128      	bne.n	80098be <main+0x1492>
      {
        SEND_1BYTE(CMD_undefine, _uart.reply);
 800986c:	4b0a      	ldr	r3, [pc, #40]	; (8009898 <main+0x146c>)
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	4619      	mov	r1, r3
 8009872:	205a      	movs	r0, #90	; 0x5a
 8009874:	f7f9 f862 	bl	800293c <SEND_1BYTE>
 8009878:	e021      	b.n	80098be <main+0x1492>
                break;
 800987a:	bf00      	nop
 800987c:	e01f      	b.n	80098be <main+0x1492>
 800987e:	bf00      	nop
 8009880:	20000928 	.word	0x20000928
 8009884:	20000809 	.word	0x20000809
 8009888:	20000aa6 	.word	0x20000aa6
 800988c:	08015b68 	.word	0x08015b68
 8009890:	20000920 	.word	0x20000920
 8009894:	08015b80 	.word	0x08015b80
 8009898:	20000ad8 	.word	0x20000ad8
 800989c:	20000922 	.word	0x20000922
 80098a0:	20000b6c 	.word	0x20000b6c
 80098a4:	08015b98 	.word	0x08015b98
 80098a8:	08015bc0 	.word	0x08015bc0
 80098ac:	08015bd8 	.word	0x08015bd8
 80098b0:	20000aa8 	.word	0x20000aa8
 80098b4:	200007e4 	.word	0x200007e4
 80098b8:	200007ec 	.word	0x200007ec
              if(_memory.loc== 0) EF4.bError43=SET;
 80098bc:	bf00      	nop
      }

      GUI_CMD=RESET;
 80098be:	4ba5      	ldr	r3, [pc, #660]	; (8009b54 <main+0x1728>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	701a      	strb	r2, [r3, #0]
    }

    //--------------------------------
    // Power(PSC) Command Process
    //--------------------------------
    if(POWER_CMD3!= RESET)
 80098c4:	4ba4      	ldr	r3, [pc, #656]	; (8009b58 <main+0x172c>)
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d04d      	beq.n	8009968 <main+0x153c>
    {
      if(POWER_CMD3== p_Version)
 80098cc:	4ba2      	ldr	r3, [pc, #648]	; (8009b58 <main+0x172c>)
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	2b56      	cmp	r3, #86	; 0x56
 80098d2:	d12b      	bne.n	800992c <main+0x1500>
      {
        PSC_Version1=byte2int(rbuf3[5], rbuf3[4]);
 80098d4:	4ba1      	ldr	r3, [pc, #644]	; (8009b5c <main+0x1730>)
 80098d6:	795a      	ldrb	r2, [r3, #5]
 80098d8:	4ba0      	ldr	r3, [pc, #640]	; (8009b5c <main+0x1730>)
 80098da:	791b      	ldrb	r3, [r3, #4]
 80098dc:	4619      	mov	r1, r3
 80098de:	4610      	mov	r0, r2
 80098e0:	f7fd fc9c 	bl	800721c <byte2int>
 80098e4:	4602      	mov	r2, r0
 80098e6:	4b9e      	ldr	r3, [pc, #632]	; (8009b60 <main+0x1734>)
 80098e8:	601a      	str	r2, [r3, #0]

        if((rbuf3[7]== 110)|| (rbuf3[7]== 220)) AC_VoltBuffer1=rbuf3[7];
 80098ea:	4b9c      	ldr	r3, [pc, #624]	; (8009b5c <main+0x1730>)
 80098ec:	79db      	ldrb	r3, [r3, #7]
 80098ee:	2b6e      	cmp	r3, #110	; 0x6e
 80098f0:	d003      	beq.n	80098fa <main+0x14ce>
 80098f2:	4b9a      	ldr	r3, [pc, #616]	; (8009b5c <main+0x1730>)
 80098f4:	79db      	ldrb	r3, [r3, #7]
 80098f6:	2bdc      	cmp	r3, #220	; 0xdc
 80098f8:	d104      	bne.n	8009904 <main+0x14d8>
 80098fa:	4b98      	ldr	r3, [pc, #608]	; (8009b5c <main+0x1730>)
 80098fc:	79db      	ldrb	r3, [r3, #7]
 80098fe:	461a      	mov	r2, r3
 8009900:	4b98      	ldr	r3, [pc, #608]	; (8009b64 <main+0x1738>)
 8009902:	601a      	str	r2, [r3, #0]
        //else AC_VoltBuffer1=220;

        if(PSC_VerCheck1== 1) PSC_VerCheck1=2;
 8009904:	4b98      	ldr	r3, [pc, #608]	; (8009b68 <main+0x173c>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b01      	cmp	r3, #1
 800990a:	d102      	bne.n	8009912 <main+0x14e6>
 800990c:	4b96      	ldr	r3, [pc, #600]	; (8009b68 <main+0x173c>)
 800990e:	2202      	movs	r2, #2
 8009910:	601a      	str	r2, [r3, #0]

        if(use_debug) DBG_PRINT("PSC1 ver=%ld ACvolt=%ld\r\n", PSC_Version1, AC_VoltBuffer1);
 8009912:	4b96      	ldr	r3, [pc, #600]	; (8009b6c <main+0x1740>)
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d01a      	beq.n	8009950 <main+0x1524>
 800991a:	4b91      	ldr	r3, [pc, #580]	; (8009b60 <main+0x1734>)
 800991c:	6819      	ldr	r1, [r3, #0]
 800991e:	4b91      	ldr	r3, [pc, #580]	; (8009b64 <main+0x1738>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	461a      	mov	r2, r3
 8009924:	4892      	ldr	r0, [pc, #584]	; (8009b70 <main+0x1744>)
 8009926:	f00a fcfd 	bl	8014324 <iprintf>
 800992a:	e011      	b.n	8009950 <main+0x1524>
      }
      else if(POWER_CMD3== p_Error)
 800992c:	4b8a      	ldr	r3, [pc, #552]	; (8009b58 <main+0x172c>)
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	2b45      	cmp	r3, #69	; 0x45
 8009932:	d10d      	bne.n	8009950 <main+0x1524>
      {
        if(rbuf3[4]!= 0)
 8009934:	4b89      	ldr	r3, [pc, #548]	; (8009b5c <main+0x1730>)
 8009936:	791b      	ldrb	r3, [r3, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d009      	beq.n	8009950 <main+0x1524>
        {
          if(use_debug) DBG_PRINT("\nPSC1 error=%d\r\n\n", rbuf3[4]);
 800993c:	4b8b      	ldr	r3, [pc, #556]	; (8009b6c <main+0x1740>)
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d005      	beq.n	8009950 <main+0x1524>
 8009944:	4b85      	ldr	r3, [pc, #532]	; (8009b5c <main+0x1730>)
 8009946:	791b      	ldrb	r3, [r3, #4]
 8009948:	4619      	mov	r1, r3
 800994a:	488a      	ldr	r0, [pc, #552]	; (8009b74 <main+0x1748>)
 800994c:	f00a fcea 	bl	8014324 <iprintf>
       {
       USINT _iGIBTTemp=IGBT_Temperature(byte2int(rbuf3[6], rbuf3[5]));
       if(use_debug) DBG_PRINT("\nPSC1 IGBT temp=%d\r\n\n", _iGIBTTemp);
       }
       }*/
      POWER_CMD3=RESET;
 8009950:	4b81      	ldr	r3, [pc, #516]	; (8009b58 <main+0x172c>)
 8009952:	2200      	movs	r2, #0
 8009954:	701a      	strb	r2, [r3, #0]

      LL_USART_TransmitData8(USART3, ACK);
 8009956:	2106      	movs	r1, #6
 8009958:	4887      	ldr	r0, [pc, #540]	; (8009b78 <main+0x174c>)
 800995a:	f7fd fb8c 	bl	8007076 <LL_USART_TransmitData8>
      memset(rbuf3, 0, sizeof(rbuf3));
 800995e:	2214      	movs	r2, #20
 8009960:	2100      	movs	r1, #0
 8009962:	487e      	ldr	r0, [pc, #504]	; (8009b5c <main+0x1730>)
 8009964:	f00a fc2d 	bl	80141c2 <memset>
    }

    if(POWER_CMD5!= RESET)
 8009968:	4b84      	ldr	r3, [pc, #528]	; (8009b7c <main+0x1750>)
 800996a:	781b      	ldrb	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d04d      	beq.n	8009a0c <main+0x15e0>
    {
      if(POWER_CMD5== p_Version)
 8009970:	4b82      	ldr	r3, [pc, #520]	; (8009b7c <main+0x1750>)
 8009972:	781b      	ldrb	r3, [r3, #0]
 8009974:	2b56      	cmp	r3, #86	; 0x56
 8009976:	d12b      	bne.n	80099d0 <main+0x15a4>
      {
        PSC_Version2=byte2int(rbuf5[5], rbuf5[4]);
 8009978:	4b81      	ldr	r3, [pc, #516]	; (8009b80 <main+0x1754>)
 800997a:	795a      	ldrb	r2, [r3, #5]
 800997c:	4b80      	ldr	r3, [pc, #512]	; (8009b80 <main+0x1754>)
 800997e:	791b      	ldrb	r3, [r3, #4]
 8009980:	4619      	mov	r1, r3
 8009982:	4610      	mov	r0, r2
 8009984:	f7fd fc4a 	bl	800721c <byte2int>
 8009988:	4602      	mov	r2, r0
 800998a:	4b7e      	ldr	r3, [pc, #504]	; (8009b84 <main+0x1758>)
 800998c:	601a      	str	r2, [r3, #0]

        if((rbuf5[7]== 110)|| (rbuf5[7]== 220)) AC_VoltBuffer2=rbuf5[7];
 800998e:	4b7c      	ldr	r3, [pc, #496]	; (8009b80 <main+0x1754>)
 8009990:	79db      	ldrb	r3, [r3, #7]
 8009992:	2b6e      	cmp	r3, #110	; 0x6e
 8009994:	d003      	beq.n	800999e <main+0x1572>
 8009996:	4b7a      	ldr	r3, [pc, #488]	; (8009b80 <main+0x1754>)
 8009998:	79db      	ldrb	r3, [r3, #7]
 800999a:	2bdc      	cmp	r3, #220	; 0xdc
 800999c:	d104      	bne.n	80099a8 <main+0x157c>
 800999e:	4b78      	ldr	r3, [pc, #480]	; (8009b80 <main+0x1754>)
 80099a0:	79db      	ldrb	r3, [r3, #7]
 80099a2:	461a      	mov	r2, r3
 80099a4:	4b78      	ldr	r3, [pc, #480]	; (8009b88 <main+0x175c>)
 80099a6:	601a      	str	r2, [r3, #0]
        //else AC_VoltBuffer2=220;

        if(PSC_VerCheck2== 1) PSC_VerCheck2=2;
 80099a8:	4b78      	ldr	r3, [pc, #480]	; (8009b8c <main+0x1760>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d102      	bne.n	80099b6 <main+0x158a>
 80099b0:	4b76      	ldr	r3, [pc, #472]	; (8009b8c <main+0x1760>)
 80099b2:	2202      	movs	r2, #2
 80099b4:	601a      	str	r2, [r3, #0]

        if(use_debug) DBG_PRINT("PSC2 ver=%ld ACvolt=%ld\r\n", PSC_Version2, AC_VoltBuffer2);
 80099b6:	4b6d      	ldr	r3, [pc, #436]	; (8009b6c <main+0x1740>)
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d01a      	beq.n	80099f4 <main+0x15c8>
 80099be:	4b71      	ldr	r3, [pc, #452]	; (8009b84 <main+0x1758>)
 80099c0:	6819      	ldr	r1, [r3, #0]
 80099c2:	4b71      	ldr	r3, [pc, #452]	; (8009b88 <main+0x175c>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	4871      	ldr	r0, [pc, #452]	; (8009b90 <main+0x1764>)
 80099ca:	f00a fcab 	bl	8014324 <iprintf>
 80099ce:	e011      	b.n	80099f4 <main+0x15c8>
      }
      else if(POWER_CMD5== p_Error)
 80099d0:	4b6a      	ldr	r3, [pc, #424]	; (8009b7c <main+0x1750>)
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	2b45      	cmp	r3, #69	; 0x45
 80099d6:	d10d      	bne.n	80099f4 <main+0x15c8>
      {
        if(rbuf5[4]!= 0)
 80099d8:	4b69      	ldr	r3, [pc, #420]	; (8009b80 <main+0x1754>)
 80099da:	791b      	ldrb	r3, [r3, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d009      	beq.n	80099f4 <main+0x15c8>
        {
          if(use_debug) DBG_PRINT("\nPSC2 error=%d\r\n\n", rbuf5[4]);
 80099e0:	4b62      	ldr	r3, [pc, #392]	; (8009b6c <main+0x1740>)
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d005      	beq.n	80099f4 <main+0x15c8>
 80099e8:	4b65      	ldr	r3, [pc, #404]	; (8009b80 <main+0x1754>)
 80099ea:	791b      	ldrb	r3, [r3, #4]
 80099ec:	4619      	mov	r1, r3
 80099ee:	4869      	ldr	r0, [pc, #420]	; (8009b94 <main+0x1768>)
 80099f0:	f00a fc98 	bl	8014324 <iprintf>
       {
       USINT _iGIBTTemp=IGBT_Temperature(byte2int(rbuf5[6], rbuf5[5]));
       if(use_debug) DBG_PRINT("\nPSC2 IGBT temp=%d\r\n\n", _iGIBTTemp);
       }
       }*/
      POWER_CMD5=RESET;
 80099f4:	4b61      	ldr	r3, [pc, #388]	; (8009b7c <main+0x1750>)
 80099f6:	2200      	movs	r2, #0
 80099f8:	701a      	strb	r2, [r3, #0]

      LL_USART_TransmitData8(UART5, ACK);
 80099fa:	2106      	movs	r1, #6
 80099fc:	4866      	ldr	r0, [pc, #408]	; (8009b98 <main+0x176c>)
 80099fe:	f7fd fb3a 	bl	8007076 <LL_USART_TransmitData8>
      memset(rbuf5, 0, sizeof(rbuf5));
 8009a02:	2214      	movs	r2, #20
 8009a04:	2100      	movs	r1, #0
 8009a06:	485e      	ldr	r0, [pc, #376]	; (8009b80 <main+0x1754>)
 8009a08:	f00a fbdb 	bl	80141c2 <memset>
    }

    // Status & Error Process
    if(_io_CHK._bCheckDelay>= ChkTime_500ms)
 8009a0c:	4b63      	ldr	r3, [pc, #396]	; (8009b9c <main+0x1770>)
 8009a0e:	699b      	ldr	r3, [r3, #24]
 8009a10:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8009a14:	d306      	bcc.n	8009a24 <main+0x15f8>
    {
      _io_CHK._bCheckDelay=RESET;
 8009a16:	4b61      	ldr	r3, [pc, #388]	; (8009b9c <main+0x1770>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	619a      	str	r2, [r3, #24]
      Status_Check();
 8009a1c:	f7fe fa86 	bl	8007f2c <Status_Check>
      Error_Check();
 8009a20:	f7fe fba8 	bl	8008174 <Error_Check>
    }

    // Mode Change Send Data
    if(_io_CHK._OldModeA!= CH_LEFT)
 8009a24:	4b5d      	ldr	r3, [pc, #372]	; (8009b9c <main+0x1770>)
 8009a26:	7d1a      	ldrb	r2, [r3, #20]
 8009a28:	4b5d      	ldr	r3, [pc, #372]	; (8009ba0 <main+0x1774>)
 8009a2a:	781b      	ldrb	r3, [r3, #0]
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	429a      	cmp	r2, r3
 8009a30:	d015      	beq.n	8009a5e <main+0x1632>
    {
      BUZZER_OFF;
 8009a32:	2120      	movs	r1, #32
 8009a34:	485b      	ldr	r0, [pc, #364]	; (8009ba4 <main+0x1778>)
 8009a36:	f7fd fbca 	bl	80071ce <LL_GPIO_ResetOutputPin>

      if(CH_LEFT== ERROR_MODE)
 8009a3a:	4b59      	ldr	r3, [pc, #356]	; (8009ba0 <main+0x1774>)
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	2b04      	cmp	r3, #4
 8009a42:	d107      	bne.n	8009a54 <main+0x1628>
      {
        Error_Sound_cnt();
 8009a44:	f7fe fc50 	bl	80082e8 <Error_Sound_cnt>
        //SEND_ERROR();
        delay_ms(10);
 8009a48:	200a      	movs	r0, #10
 8009a4a:	f00a f999 	bl	8013d80 <LL_mDelay>
        _io_CHK._BuzzerTIME=RESET;
 8009a4e:	4b53      	ldr	r3, [pc, #332]	; (8009b9c <main+0x1770>)
 8009a50:	2200      	movs	r2, #0
 8009a52:	621a      	str	r2, [r3, #32]
      }

      _io_CHK._OldModeA=CH_LEFT;
 8009a54:	4b52      	ldr	r3, [pc, #328]	; (8009ba0 <main+0x1774>)
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	b2da      	uxtb	r2, r3
 8009a5a:	4b50      	ldr	r3, [pc, #320]	; (8009b9c <main+0x1770>)
 8009a5c:	751a      	strb	r2, [r3, #20]
    }

    if(_io_CHK._OldModeB!= CH_RIGHT)
 8009a5e:	4b4f      	ldr	r3, [pc, #316]	; (8009b9c <main+0x1770>)
 8009a60:	7d5a      	ldrb	r2, [r3, #21]
 8009a62:	4b51      	ldr	r3, [pc, #324]	; (8009ba8 <main+0x177c>)
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d015      	beq.n	8009a98 <main+0x166c>
    {
      BUZZER_OFF;
 8009a6c:	2120      	movs	r1, #32
 8009a6e:	484d      	ldr	r0, [pc, #308]	; (8009ba4 <main+0x1778>)
 8009a70:	f7fd fbad 	bl	80071ce <LL_GPIO_ResetOutputPin>

      if(CH_RIGHT== ERROR_MODE)
 8009a74:	4b4c      	ldr	r3, [pc, #304]	; (8009ba8 <main+0x177c>)
 8009a76:	781b      	ldrb	r3, [r3, #0]
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b04      	cmp	r3, #4
 8009a7c:	d107      	bne.n	8009a8e <main+0x1662>
      {
        Error_Sound_cnt();
 8009a7e:	f7fe fc33 	bl	80082e8 <Error_Sound_cnt>
        //SEND_ERROR();
        delay_ms(10);
 8009a82:	200a      	movs	r0, #10
 8009a84:	f00a f97c 	bl	8013d80 <LL_mDelay>
        _io_CHK._BuzzerTIME=RESET;
 8009a88:	4b44      	ldr	r3, [pc, #272]	; (8009b9c <main+0x1770>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	621a      	str	r2, [r3, #32]
      }

      _io_CHK._OldModeB=CH_RIGHT;
 8009a8e:	4b46      	ldr	r3, [pc, #280]	; (8009ba8 <main+0x177c>)
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	4b41      	ldr	r3, [pc, #260]	; (8009b9c <main+0x1770>)
 8009a96:	755a      	strb	r2, [r3, #21]
    }

    if((CH_LEFT== ERROR_MODE)|| (CH_RIGHT== ERROR_MODE))
 8009a98:	4b41      	ldr	r3, [pc, #260]	; (8009ba0 <main+0x1774>)
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	2b04      	cmp	r3, #4
 8009aa0:	d005      	beq.n	8009aae <main+0x1682>
 8009aa2:	4b41      	ldr	r3, [pc, #260]	; (8009ba8 <main+0x177c>)
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	2b04      	cmp	r3, #4
 8009aaa:	f47e ae12 	bne.w	80086d2 <main+0x2a6>
    {
      Pwr_Btn_Check();
 8009aae:	f7fe f9bd 	bl	8007e2c <Pwr_Btn_Check>

      if(_io_CHK._BuzzerCNT!= 0)
 8009ab2:	4b3a      	ldr	r3, [pc, #232]	; (8009b9c <main+0x1770>)
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f43e ae0b 	beq.w	80086d2 <main+0x2a6>
      {
        uint8_t buzzer_count;

        //if(SF1.bBuzzerRefresh) buzzer_count=_io_CHK._BuzzerCNT;
        if(bBuzzerRefresh) buzzer_count=_io_CHK._BuzzerCNT;
 8009abc:	4b3b      	ldr	r3, [pc, #236]	; (8009bac <main+0x1780>)
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <main+0x169e>
 8009ac4:	4b35      	ldr	r3, [pc, #212]	; (8009b9c <main+0x1770>)
 8009ac6:	69db      	ldr	r3, [r3, #28]
 8009ac8:	77fb      	strb	r3, [r7, #31]

        if(buzzer_count> 0)
 8009aca:	7ffb      	ldrb	r3, [r7, #31]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 8094 	beq.w	8009bfa <main+0x17ce>
        {
          //SF1.bBuzzerRefresh=RESET;
          bBuzzerRefresh=RESET;
 8009ad2:	4b36      	ldr	r3, [pc, #216]	; (8009bac <main+0x1780>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	701a      	strb	r2, [r3, #0]

          if(_io_CHK._BuzzerCNT< 11)
 8009ad8:	4b30      	ldr	r3, [pc, #192]	; (8009b9c <main+0x1770>)
 8009ada:	69db      	ldr	r3, [r3, #28]
 8009adc:	2b0a      	cmp	r3, #10
 8009ade:	d82d      	bhi.n	8009b3c <main+0x1710>
          {
            if(_io_CHK._BuzzerTIME< 50) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8009ae0:	4b2e      	ldr	r3, [pc, #184]	; (8009b9c <main+0x1770>)
 8009ae2:	6a1b      	ldr	r3, [r3, #32]
 8009ae4:	2b31      	cmp	r3, #49	; 0x31
 8009ae6:	d806      	bhi.n	8009af6 <main+0x16ca>
 8009ae8:	2201      	movs	r2, #1
 8009aea:	2120      	movs	r1, #32
 8009aec:	482d      	ldr	r0, [pc, #180]	; (8009ba4 <main+0x1778>)
 8009aee:	f005 fa8b 	bl	800f008 <HAL_GPIO_WritePin>
 8009af2:	f7fe bdee 	b.w	80086d2 <main+0x2a6>
            else if((_io_CHK._BuzzerTIME> 50)&& (_io_CHK._BuzzerTIME< 250)) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8009af6:	4b29      	ldr	r3, [pc, #164]	; (8009b9c <main+0x1770>)
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	2b32      	cmp	r3, #50	; 0x32
 8009afc:	d909      	bls.n	8009b12 <main+0x16e6>
 8009afe:	4b27      	ldr	r3, [pc, #156]	; (8009b9c <main+0x1770>)
 8009b00:	6a1b      	ldr	r3, [r3, #32]
 8009b02:	2bf9      	cmp	r3, #249	; 0xf9
 8009b04:	d805      	bhi.n	8009b12 <main+0x16e6>
 8009b06:	2200      	movs	r2, #0
 8009b08:	2120      	movs	r1, #32
 8009b0a:	4826      	ldr	r0, [pc, #152]	; (8009ba4 <main+0x1778>)
 8009b0c:	f005 fa7c 	bl	800f008 <HAL_GPIO_WritePin>
 8009b10:	e083      	b.n	8009c1a <main+0x17ee>
            else if(_io_CHK._BuzzerTIME> 250)
 8009b12:	4b22      	ldr	r3, [pc, #136]	; (8009b9c <main+0x1770>)
 8009b14:	6a1b      	ldr	r3, [r3, #32]
 8009b16:	2bfa      	cmp	r3, #250	; 0xfa
 8009b18:	f67e addb 	bls.w	80086d2 <main+0x2a6>
            {
              HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2120      	movs	r1, #32
 8009b20:	4820      	ldr	r0, [pc, #128]	; (8009ba4 <main+0x1778>)
 8009b22:	f005 fa71 	bl	800f008 <HAL_GPIO_WritePin>
              if(buzzer_count> 0) buzzer_count--;
 8009b26:	7ffb      	ldrb	r3, [r7, #31]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d002      	beq.n	8009b32 <main+0x1706>
 8009b2c:	7ffb      	ldrb	r3, [r7, #31]
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	77fb      	strb	r3, [r7, #31]
              _io_CHK._BuzzerTIME=RESET;
 8009b32:	4b1a      	ldr	r3, [pc, #104]	; (8009b9c <main+0x1770>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	621a      	str	r2, [r3, #32]
 8009b38:	f7fe bdcb 	b.w	80086d2 <main+0x2a6>
            }
          }
          else
          {
            if(_io_CHK._BuzzerTIME< 250) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8009b3c:	4b17      	ldr	r3, [pc, #92]	; (8009b9c <main+0x1770>)
 8009b3e:	6a1b      	ldr	r3, [r3, #32]
 8009b40:	2bf9      	cmp	r3, #249	; 0xf9
 8009b42:	d835      	bhi.n	8009bb0 <main+0x1784>
 8009b44:	2201      	movs	r2, #1
 8009b46:	2120      	movs	r1, #32
 8009b48:	4816      	ldr	r0, [pc, #88]	; (8009ba4 <main+0x1778>)
 8009b4a:	f005 fa5d 	bl	800f008 <HAL_GPIO_WritePin>
 8009b4e:	f7fe bdc0 	b.w	80086d2 <main+0x2a6>
 8009b52:	bf00      	nop
 8009b54:	20000aa8 	.word	0x20000aa8
 8009b58:	20000ada 	.word	0x20000ada
 8009b5c:	20000b4c 	.word	0x20000b4c
 8009b60:	20000b64 	.word	0x20000b64
 8009b64:	200008b0 	.word	0x200008b0
 8009b68:	20000b48 	.word	0x20000b48
 8009b6c:	20000aa6 	.word	0x20000aa6
 8009b70:	08015bf8 	.word	0x08015bf8
 8009b74:	08015c14 	.word	0x08015c14
 8009b78:	40004800 	.word	0x40004800
 8009b7c:	20000921 	.word	0x20000921
 8009b80:	20000890 	.word	0x20000890
 8009b84:	20000b68 	.word	0x20000b68
 8009b88:	20000840 	.word	0x20000840
 8009b8c:	20000a5c 	.word	0x20000a5c
 8009b90:	08015c28 	.word	0x08015c28
 8009b94:	08015c44 	.word	0x08015c44
 8009b98:	40005000 	.word	0x40005000
 8009b9c:	200008b8 	.word	0x200008b8
 8009ba0:	20000956 	.word	0x20000956
 8009ba4:	48000400 	.word	0x48000400
 8009ba8:	20000a9c 	.word	0x20000a9c
 8009bac:	200000c6 	.word	0x200000c6
            else if((_io_CHK._BuzzerTIME> 250)&& (_io_CHK._BuzzerTIME< 500)) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8009bb0:	4b1b      	ldr	r3, [pc, #108]	; (8009c20 <main+0x17f4>)
 8009bb2:	6a1b      	ldr	r3, [r3, #32]
 8009bb4:	2bfa      	cmp	r3, #250	; 0xfa
 8009bb6:	d90a      	bls.n	8009bce <main+0x17a2>
 8009bb8:	4b19      	ldr	r3, [pc, #100]	; (8009c20 <main+0x17f4>)
 8009bba:	6a1b      	ldr	r3, [r3, #32]
 8009bbc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8009bc0:	d205      	bcs.n	8009bce <main+0x17a2>
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	2120      	movs	r1, #32
 8009bc6:	4817      	ldr	r0, [pc, #92]	; (8009c24 <main+0x17f8>)
 8009bc8:	f005 fa1e 	bl	800f008 <HAL_GPIO_WritePin>
 8009bcc:	e025      	b.n	8009c1a <main+0x17ee>
            else if(_io_CHK._BuzzerTIME> 500)
 8009bce:	4b14      	ldr	r3, [pc, #80]	; (8009c20 <main+0x17f4>)
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8009bd6:	f67e ad7c 	bls.w	80086d2 <main+0x2a6>
            {
              HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2120      	movs	r1, #32
 8009bde:	4811      	ldr	r0, [pc, #68]	; (8009c24 <main+0x17f8>)
 8009be0:	f005 fa12 	bl	800f008 <HAL_GPIO_WritePin>
              if(buzzer_count> 0) buzzer_count--;
 8009be4:	7ffb      	ldrb	r3, [r7, #31]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d002      	beq.n	8009bf0 <main+0x17c4>
 8009bea:	7ffb      	ldrb	r3, [r7, #31]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	77fb      	strb	r3, [r7, #31]
              _io_CHK._BuzzerTIME=RESET;
 8009bf0:	4b0b      	ldr	r3, [pc, #44]	; (8009c20 <main+0x17f4>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	621a      	str	r2, [r3, #32]
 8009bf6:	f7fe bd6c 	b.w	80086d2 <main+0x2a6>
            }
          }
        }
        else if(buzzer_count== 0)
 8009bfa:	7ffb      	ldrb	r3, [r7, #31]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f47e ad68 	bne.w	80086d2 <main+0x2a6>
        {
          if(_io_CHK._BuzzerTIME> 1000)
 8009c02:	4b07      	ldr	r3, [pc, #28]	; (8009c20 <main+0x17f4>)
 8009c04:	6a1b      	ldr	r3, [r3, #32]
 8009c06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c0a:	f67e ad62 	bls.w	80086d2 <main+0x2a6>
          {
            //SF1.bBuzzerRefresh=SET;
            bBuzzerRefresh=SET;
 8009c0e:	4b06      	ldr	r3, [pc, #24]	; (8009c28 <main+0x17fc>)
 8009c10:	2201      	movs	r2, #1
 8009c12:	701a      	strb	r2, [r3, #0]

            _io_CHK._BuzzerTIME=RESET;
 8009c14:	4b02      	ldr	r3, [pc, #8]	; (8009c20 <main+0x17f4>)
 8009c16:	2200      	movs	r2, #0
 8009c18:	621a      	str	r2, [r3, #32]
    if(!commErr)
 8009c1a:	f7fe bd5a 	b.w	80086d2 <main+0x2a6>
 8009c1e:	bf00      	nop
 8009c20:	200008b8 	.word	0x200008b8
 8009c24:	48000400 	.word	0x48000400
 8009c28:	200000c6 	.word	0x200000c6

08009c2c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8009c30:	2004      	movs	r0, #4
 8009c32:	f7fd f90d 	bl	8006e50 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8009c36:	bf00      	nop
 8009c38:	f7fd f91e 	bl	8006e78 <LL_FLASH_GetLatency>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b04      	cmp	r3, #4
 8009c40:	d1fa      	bne.n	8009c38 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 8009c42:	f7fd f927 	bl	8006e94 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSE_Enable();
 8009c46:	f7fc feff 	bl	8006a48 <LL_RCC_HSE_Enable>
  /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady()!= 1)
 8009c4a:	bf00      	nop
 8009c4c:	f7fc ff0c 	bl	8006a68 <LL_RCC_HSE_IsReady>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d1fa      	bne.n	8009c4c <SystemClock_Config+0x20>
  {
  }

  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_6, 85, LL_RCC_PLLR_DIV_2);
 8009c56:	2300      	movs	r3, #0
 8009c58:	2255      	movs	r2, #85	; 0x55
 8009c5a:	2150      	movs	r1, #80	; 0x50
 8009c5c:	2003      	movs	r0, #3
 8009c5e:	f7fd f82f 	bl	8006cc0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8009c62:	f7fd f84d 	bl	8006d00 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8009c66:	f7fd f807 	bl	8006c78 <LL_RCC_PLL_Enable>
  /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady()!= 1)
 8009c6a:	bf00      	nop
 8009c6c:	f7fd f814 	bl	8006c98 <LL_RCC_PLL_IsReady>
 8009c70:	4603      	mov	r3, r0
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d1fa      	bne.n	8009c6c <SystemClock_Config+0x40>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8009c76:	2003      	movs	r0, #3
 8009c78:	f7fc ff0a 	bl	8006a90 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8009c7c:	2080      	movs	r0, #128	; 0x80
 8009c7e:	f7fc ff29 	bl	8006ad4 <LL_RCC_SetAHBPrescaler>
  /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource()!= LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8009c82:	bf00      	nop
 8009c84:	f7fc ff18 	bl	8006ab8 <LL_RCC_GetSysClkSource>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b0c      	cmp	r3, #12
 8009c8c:	d1fa      	bne.n	8009c84 <SystemClock_Config+0x58>
  {
  }

  /* Insure 1?s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR|= CoreDebug_DEMCR_TRCENA_Msk;
 8009c8e:	4b25      	ldr	r3, [pc, #148]	; (8009d24 <SystemClock_Config+0xf8>)
 8009c90:	68db      	ldr	r3, [r3, #12]
 8009c92:	4a24      	ldr	r2, [pc, #144]	; (8009d24 <SystemClock_Config+0xf8>)
 8009c94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009c98:	60d3      	str	r3, [r2, #12]
  DWT->CTRL|= DWT_CTRL_CYCCNTENA_Msk;
 8009c9a:	4b23      	ldr	r3, [pc, #140]	; (8009d28 <SystemClock_Config+0xfc>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a22      	ldr	r2, [pc, #136]	; (8009d28 <SystemClock_Config+0xfc>)
 8009ca0:	f043 0301 	orr.w	r3, r3, #1
 8009ca4:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT=0;
 8009ca6:	4b20      	ldr	r3, [pc, #128]	; (8009d28 <SystemClock_Config+0xfc>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT< 100)
 8009cac:	bf00      	nop
 8009cae:	4b1e      	ldr	r3, [pc, #120]	; (8009d28 <SystemClock_Config+0xfc>)
 8009cb0:	685b      	ldr	r3, [r3, #4]
 8009cb2:	2b63      	cmp	r3, #99	; 0x63
 8009cb4:	d9fb      	bls.n	8009cae <SystemClock_Config+0x82>
    ;
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8009cb6:	2000      	movs	r0, #0
 8009cb8:	f7fc ff0c 	bl	8006ad4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	f7fc ff1d 	bl	8006afc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	f7fc ff2e 	bl	8006b24 <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(170000000);
 8009cc8:	4818      	ldr	r0, [pc, #96]	; (8009d2c <SystemClock_Config+0x100>)
 8009cca:	f00a f87f 	bl	8013dcc <LL_SetSystemCoreClock>

  /* Update the time base */
  if(HAL_InitTick(TICK_INT_PRIORITY)!= HAL_OK)
 8009cce:	2000      	movs	r0, #0
 8009cd0:	f003 fd14 	bl	800d6fc <HAL_InitTick>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d001      	beq.n	8009cde <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8009cda:	f002 fee7 	bl	800caac <Error_Handler>
  }
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8009cde:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8009ce2:	f7fc ff33 	bl	8006b4c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE_PCLK1);
 8009ce6:	2000      	movs	r0, #0
 8009ce8:	f7fc ff64 	bl	8006bb4 <LL_RCC_SetLPUARTClockSource>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8009cec:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8009cf0:	f7fc ff2c 	bl	8006b4c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART3_CLKSOURCE_PCLK1);
 8009cf4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8009cf8:	f7fc ff28 	bl	8006b4c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetUARTClockSource(LL_RCC_UART4_CLKSOURCE_PCLK1);
 8009cfc:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8009d00:	f7fc ff3e 	bl	8006b80 <LL_RCC_SetUARTClockSource>
  LL_RCC_SetUARTClockSource(LL_RCC_UART5_CLKSOURCE_PCLK1);
 8009d04:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
 8009d08:	f7fc ff3a 	bl	8006b80 <LL_RCC_SetUARTClockSource>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C3_CLKSOURCE_PCLK1);
 8009d0c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009d10:	f7fc ff66 	bl	8006be0 <LL_RCC_SetI2CClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8009d14:	4806      	ldr	r0, [pc, #24]	; (8009d30 <SystemClock_Config+0x104>)
 8009d16:	f7fc ff8b 	bl	8006c30 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8009d1a:	4806      	ldr	r0, [pc, #24]	; (8009d34 <SystemClock_Config+0x108>)
 8009d1c:	f7fc ff88 	bl	8006c30 <LL_RCC_SetADCClockSource>
}
 8009d20:	bf00      	nop
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	e000edf0 	.word	0xe000edf0
 8009d28:	e0001000 	.word	0xe0001000
 8009d2c:	0a21fe80 	.word	0x0a21fe80
 8009d30:	001c0002 	.word	0x001c0002
 8009d34:	001e0002 	.word	0x001e0002

08009d38 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b094      	sub	sp, #80	; 0x50
 8009d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct={0};
 8009d3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]
 8009d46:	605a      	str	r2, [r3, #4]
 8009d48:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct={0};
 8009d4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009d4e:	2200      	movs	r2, #0
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	605a      	str	r2, [r3, #4]
 8009d54:	609a      	str	r2, [r3, #8]
 8009d56:	60da      	str	r2, [r3, #12]
 8009d58:	611a      	str	r2, [r3, #16]
 8009d5a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct={0};
 8009d5c:	f107 0318 	add.w	r3, r7, #24
 8009d60:	2200      	movs	r2, #0
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	605a      	str	r2, [r3, #4]
 8009d66:	609a      	str	r2, [r3, #8]
 8009d68:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 8009d6a:	463b      	mov	r3, r7
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	601a      	str	r2, [r3, #0]
 8009d70:	605a      	str	r2, [r3, #4]
 8009d72:	609a      	str	r2, [r3, #8]
 8009d74:	60da      	str	r2, [r3, #12]
 8009d76:	611a      	str	r2, [r3, #16]
 8009d78:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8009d7a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009d7e:	f7fc ffe7 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8009d82:	2001      	movs	r0, #1
 8009d84:	f7fc ffe4 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
   PA0   ------> ADC1_IN1
   PA1   ------> ADC1_IN2
   */
  GPIO_InitStruct.Pin= AP_A_TEMP_Pin;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 8009d8c:	2303      	movs	r3, #3
 8009d8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 8009d90:	2300      	movs	r3, #0
 8009d92:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(AP_A_TEMP_GPIO_Port, &GPIO_InitStruct);
 8009d94:	463b      	mov	r3, r7
 8009d96:	4619      	mov	r1, r3
 8009d98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d9c:	f009 fb51 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= AP_B_TEMP_Pin;
 8009da0:	2302      	movs	r3, #2
 8009da2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 8009da4:	2303      	movs	r3, #3
 8009da6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 8009da8:	2300      	movs	r3, #0
 8009daa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(AP_B_TEMP_GPIO_Port, &GPIO_InitStruct);
 8009dac:	463b      	mov	r3, r7
 8009dae:	4619      	mov	r1, r3
 8009db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009db4:	f009 fb45 	bl	8013442 <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 6, 0));
 8009db8:	f7fc f8ca 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2106      	movs	r1, #6
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f7fc f91a 	bl	8005ffc <NVIC_EncodePriority>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	4619      	mov	r1, r3
 8009dcc:	2012      	movs	r0, #18
 8009dce:	f7fc f8eb 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC1_2_IRQn);
 8009dd2:	2012      	movs	r0, #18
 8009dd4:	f7fc f8ca 	bl	8005f6c <__NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
   */
  ADC_InitStruct.Resolution= LL_ADC_RESOLUTION_12B;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment= LL_ADC_DATA_ALIGN_RIGHT;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode= LL_ADC_LP_MODE_NONE;
 8009de0:	2300      	movs	r3, #0
 8009de2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8009de4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009de8:	4619      	mov	r1, r3
 8009dea:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009dee:	f008 ff4f 	bl	8012c90 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource= LL_ADC_REG_TRIG_EXT_TIM7_TRGO;
 8009df2:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8009df6:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength= LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont= LL_ADC_REG_SEQ_DISCONT_1RANK;
 8009dfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009e00:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode= LL_ADC_REG_CONV_SINGLE;
 8009e02:	2300      	movs	r3, #0
 8009e04:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer= LL_ADC_REG_DMA_TRANSFER_NONE;
 8009e06:	2300      	movs	r3, #0
 8009e08:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun= LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8009e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8009e10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009e14:	4619      	mov	r1, r3
 8009e16:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e1a:	f008 ff5f 	bl	8012cdc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8009e1e:	2100      	movs	r1, #0
 8009e20:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e24:	f7fc f944 	bl	80060b0 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_GRP_REGULAR_CONTINUED);
 8009e28:	2101      	movs	r1, #1
 8009e2a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e2e:	f7fc f9f3 	bl	8006218 <LL_ADC_SetOverSamplingScope>
  LL_ADC_ConfigOverSamplingRatioShift(ADC1, LL_ADC_OVS_RATIO_256, LL_ADC_OVS_SHIFT_RIGHT_8);
 8009e32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e36:	211c      	movs	r1, #28
 8009e38:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e3c:	f7fc fa14 	bl	8006268 <LL_ADC_ConfigOverSamplingRatioShift>
  LL_ADC_SetOverSamplingDiscont(ADC1, LL_ADC_OVS_REG_CONT);
 8009e40:	2100      	movs	r1, #0
 8009e42:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e46:	f7fc f9fc 	bl	8006242 <LL_ADC_SetOverSamplingDiscont>
  ADC_CommonInitStruct.CommonClock= LL_ADC_CLOCK_ASYNC_DIV8;
 8009e4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009e4e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode= LL_ADC_MULTI_INDEPENDENT;
 8009e50:	2300      	movs	r3, #0
 8009e52:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8009e54:	f107 0318 	add.w	r3, r7, #24
 8009e58:	4619      	mov	r1, r3
 8009e5a:	482e      	ldr	r0, [pc, #184]	; (8009f14 <MX_ADC1_Init+0x1dc>)
 8009e5c:	f008 feb4 	bl	8012bc8 <LL_ADC_CommonInit>
  LL_ADC_REG_SetTriggerEdge(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 8009e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009e64:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e68:	f7fc f947 	bl	80060fa <LL_ADC_REG_SetTriggerEdge>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8009e6c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e70:	f7fc fa10 	bl	8006294 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8009e74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009e78:	f7fc fa1e 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 8009e7c:	4b26      	ldr	r3, [pc, #152]	; (8009f18 <MX_ADC1_Init+0x1e0>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	099b      	lsrs	r3, r3, #6
 8009e82:	4a26      	ldr	r2, [pc, #152]	; (8009f1c <MX_ADC1_Init+0x1e4>)
 8009e84:	fba2 2303 	umull	r2, r3, r2, r3
 8009e88:	099a      	lsrs	r2, r3, #6
 8009e8a:	4613      	mov	r3, r2
 8009e8c:	009b      	lsls	r3, r3, #2
 8009e8e:	4413      	add	r3, r2
 8009e90:	005b      	lsls	r3, r3, #1
 8009e92:	461a      	mov	r2, r3
 8009e94:	4b22      	ldr	r3, [pc, #136]	; (8009f20 <MX_ADC1_Init+0x1e8>)
 8009e96:	fba3 2302 	umull	r2, r3, r3, r2
 8009e9a:	08db      	lsrs	r3, r3, #3
 8009e9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index!= 0)
 8009e9e:	e002      	b.n	8009ea6 <MX_ADC1_Init+0x16e>
  {
    wait_loop_index--;
 8009ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index!= 0)
 8009ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1f9      	bne.n	8009ea0 <MX_ADC1_Init+0x168>
  }
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8009eac:	4a1d      	ldr	r2, [pc, #116]	; (8009f24 <MX_ADC1_Init+0x1ec>)
 8009eae:	2106      	movs	r1, #6
 8009eb0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009eb4:	f7fc f934 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8009eb8:	2207      	movs	r2, #7
 8009eba:	491a      	ldr	r1, [pc, #104]	; (8009f24 <MX_ADC1_Init+0x1ec>)
 8009ebc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ec0:	f7fc f95a 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8009ec4:	227f      	movs	r2, #127	; 0x7f
 8009ec6:	4917      	ldr	r1, [pc, #92]	; (8009f24 <MX_ADC1_Init+0x1ec>)
 8009ec8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ecc:	f7fc f980 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 8009ed0:	4a15      	ldr	r2, [pc, #84]	; (8009f28 <MX_ADC1_Init+0x1f0>)
 8009ed2:	210c      	movs	r1, #12
 8009ed4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ed8:	f7fc f922 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8009edc:	2207      	movs	r2, #7
 8009ede:	4912      	ldr	r1, [pc, #72]	; (8009f28 <MX_ADC1_Init+0x1f0>)
 8009ee0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ee4:	f7fc f948 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8009ee8:	227f      	movs	r2, #127	; 0x7f
 8009eea:	490f      	ldr	r1, [pc, #60]	; (8009f28 <MX_ADC1_Init+0x1f0>)
 8009eec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ef0:	f7fc f96e 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_EnableIT_EOC(ADC1);
 8009ef4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009ef8:	f7fc fab4 	bl	8006464 <LL_ADC_EnableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 8009efc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009f00:	f7fc fad0 	bl	80064a4 <LL_ADC_DisableIT_EOS>
  LL_ADC_EnableIT_OVR(ADC1);
 8009f04:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009f08:	f7fc fabc 	bl	8006484 <LL_ADC_EnableIT_OVR>

  /* USER CODE END ADC1_Init 2 */

}
 8009f0c:	bf00      	nop
 8009f0e:	3750      	adds	r7, #80	; 0x50
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	50000300 	.word	0x50000300
 8009f18:	20000024 	.word	0x20000024
 8009f1c:	053e2d63 	.word	0x053e2d63
 8009f20:	cccccccd 	.word	0xcccccccd
 8009f24:	04300002 	.word	0x04300002
 8009f28:	08600004 	.word	0x08600004

08009f2c <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 8009f2c:	b5b0      	push	{r4, r5, r7, lr}
 8009f2e:	b092      	sub	sp, #72	; 0x48
 8009f30:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct={0};
 8009f32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f36:	2200      	movs	r2, #0
 8009f38:	601a      	str	r2, [r3, #0]
 8009f3a:	605a      	str	r2, [r3, #4]
 8009f3c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct={0};
 8009f3e:	f107 0318 	add.w	r3, r7, #24
 8009f42:	2200      	movs	r2, #0
 8009f44:	601a      	str	r2, [r3, #0]
 8009f46:	605a      	str	r2, [r3, #4]
 8009f48:	609a      	str	r2, [r3, #8]
 8009f4a:	60da      	str	r2, [r3, #12]
 8009f4c:	611a      	str	r2, [r3, #16]
 8009f4e:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 8009f50:	463b      	mov	r3, r7
 8009f52:	2200      	movs	r2, #0
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	605a      	str	r2, [r3, #4]
 8009f58:	609a      	str	r2, [r3, #8]
 8009f5a:	60da      	str	r2, [r3, #12]
 8009f5c:	611a      	str	r2, [r3, #16]
 8009f5e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8009f60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009f64:	f7fc fef4 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8009f68:	2004      	movs	r0, #4
 8009f6a:	f7fc fef1 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
   PC0   ------> ADC2_IN6
   PC1   ------> ADC2_IN7
   */
  GPIO_InitStruct.Pin= AP_A_HALL_Pin;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 8009f72:	2303      	movs	r3, #3
 8009f74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 8009f76:	2300      	movs	r3, #0
 8009f78:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(AP_A_HALL_GPIO_Port, &GPIO_InitStruct);
 8009f7a:	463b      	mov	r3, r7
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	486c      	ldr	r0, [pc, #432]	; (800a130 <MX_ADC2_Init+0x204>)
 8009f80:	f009 fa5f 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= AP_B_HALL_Pin;
 8009f84:	2302      	movs	r3, #2
 8009f86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(AP_B_HALL_GPIO_Port, &GPIO_InitStruct);
 8009f90:	463b      	mov	r3, r7
 8009f92:	4619      	mov	r1, r3
 8009f94:	4866      	ldr	r0, [pc, #408]	; (800a130 <MX_ADC2_Init+0x204>)
 8009f96:	f009 fa54 	bl	8013442 <LL_GPIO_Init>

  /* ADC2 DMA Init */

  /* ADC2 Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_ADC2);
 8009f9a:	2224      	movs	r2, #36	; 0x24
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	4865      	ldr	r0, [pc, #404]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fa0:	f7fc fc6e 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	4862      	ldr	r0, [pc, #392]	; (800a134 <MX_ADC2_Init+0x208>)
 8009faa:	f7fc fadf 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_VERYHIGH);
 8009fae:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	485f      	ldr	r0, [pc, #380]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fb6:	f7fc fbd9 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 8009fba:	2220      	movs	r2, #32
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	485d      	ldr	r0, [pc, #372]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fc0:	f7fc fb16 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	2100      	movs	r1, #0
 8009fc8:	485a      	ldr	r0, [pc, #360]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fca:	f7fc fb37 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8009fce:	2280      	movs	r2, #128	; 0x80
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	4858      	ldr	r0, [pc, #352]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fd4:	f7fc fb58 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8009fd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009fdc:	2100      	movs	r1, #0
 8009fde:	4855      	ldr	r0, [pc, #340]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fe0:	f7fc fb78 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8009fe4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009fe8:	2100      	movs	r1, #0
 8009fea:	4852      	ldr	r0, [pc, #328]	; (800a134 <MX_ADC2_Init+0x208>)
 8009fec:	f7fc fb98 	bl	8006720 <LL_DMA_SetMemorySize>

  /* ADC2 interrupt Init */
  NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 6, 0));
 8009ff0:	f7fb ffae 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	2106      	movs	r1, #6
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fb fffe 	bl	8005ffc <NVIC_EncodePriority>
 800a000:	4603      	mov	r3, r0
 800a002:	4619      	mov	r1, r3
 800a004:	2012      	movs	r0, #18
 800a006:	f7fb ffcf 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC1_2_IRQn);
 800a00a:	2012      	movs	r0, #18
 800a00c:	f7fb ffae 	bl	8005f6c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC2_Init 1 */

  /* Configure the DMA functional parameters for reception */
  LL_DMA_ConfigAddresses(DMA2, LL_DMA_CHANNEL_1, LL_ADC_DMA_GetRegAddr(ADC2, LL_ADC_DMA_REG_REGULAR_DATA), (uint32_t)DMA_ADC2_Buf,
 800a010:	2100      	movs	r1, #0
 800a012:	4849      	ldr	r0, [pc, #292]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a014:	f7fc f826 	bl	8006064 <LL_ADC_DMA_GetRegAddr>
 800a018:	4605      	mov	r5, r0
 800a01a:	4c48      	ldr	r4, [pc, #288]	; (800a13c <MX_ADC2_Init+0x210>)
 800a01c:	2100      	movs	r1, #0
 800a01e:	4845      	ldr	r0, [pc, #276]	; (800a134 <MX_ADC2_Init+0x208>)
 800a020:	f7fc facc 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800a024:	4603      	mov	r3, r0
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	4623      	mov	r3, r4
 800a02a:	462a      	mov	r2, r5
 800a02c:	2100      	movs	r1, #0
 800a02e:	4841      	ldr	r0, [pc, #260]	; (800a134 <MX_ADC2_Init+0x208>)
 800a030:	f7fc fbe8 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA2, LL_DMA_CHANNEL_1));
  LL_DMA_SetDataLength(DMA2, LL_DMA_CHANNEL_1, ADC_COUNT* 2);
 800a034:	22fa      	movs	r2, #250	; 0xfa
 800a036:	2100      	movs	r1, #0
 800a038:	483e      	ldr	r0, [pc, #248]	; (800a134 <MX_ADC2_Init+0x208>)
 800a03a:	f7fc fbbd 	bl	80067b8 <LL_DMA_SetDataLength>

  /* Enable DMA transfer complete/error interrupts  */
  //LL_DMA_EnableIT_HT(DMA2, LL_DMA_CHANNEL_1);
  LL_DMA_EnableIT_TC(DMA2, LL_DMA_CHANNEL_1);
 800a03e:	2100      	movs	r1, #0
 800a040:	483c      	ldr	r0, [pc, #240]	; (800a134 <MX_ADC2_Init+0x208>)
 800a042:	f7fc fcbd 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA2, LL_DMA_CHANNEL_1);
 800a046:	2100      	movs	r1, #0
 800a048:	483a      	ldr	r0, [pc, #232]	; (800a134 <MX_ADC2_Init+0x208>)
 800a04a:	f7fc fcdb 	bl	8006a04 <LL_DMA_EnableIT_TE>

  /* USER CODE END ADC2_Init 1 */
  /** Common config
   */
  ADC_InitStruct.Resolution= LL_ADC_RESOLUTION_12B;
 800a04e:	2300      	movs	r3, #0
 800a050:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment= LL_ADC_DATA_ALIGN_RIGHT;
 800a052:	2300      	movs	r3, #0
 800a054:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode= LL_ADC_LP_MODE_NONE;
 800a056:	2300      	movs	r3, #0
 800a058:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 800a05a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a05e:	4619      	mov	r1, r3
 800a060:	4835      	ldr	r0, [pc, #212]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a062:	f008 fe15 	bl	8012c90 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource= LL_ADC_REG_TRIG_EXT_TIM3_TRGO;
 800a066:	f44f 6390 	mov.w	r3, #1152	; 0x480
 800a06a:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength= LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 800a06c:	2301      	movs	r3, #1
 800a06e:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont= LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800a070:	2300      	movs	r3, #0
 800a072:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode= LL_ADC_REG_CONV_SINGLE;
 800a074:	2300      	movs	r3, #0
 800a076:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer= LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 800a078:	2303      	movs	r3, #3
 800a07a:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun= LL_ADC_REG_OVR_DATA_PRESERVED;
 800a07c:	2300      	movs	r3, #0
 800a07e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 800a080:	f107 0318 	add.w	r3, r7, #24
 800a084:	4619      	mov	r1, r3
 800a086:	482c      	ldr	r0, [pc, #176]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a088:	f008 fe28 	bl	8012cdc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC2, 0);
 800a08c:	2100      	movs	r1, #0
 800a08e:	482a      	ldr	r0, [pc, #168]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a090:	f7fc f80e 	bl	80060b0 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 800a094:	2100      	movs	r1, #0
 800a096:	4828      	ldr	r0, [pc, #160]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a098:	f7fc f8be 	bl	8006218 <LL_ADC_SetOverSamplingScope>
  LL_ADC_REG_SetTriggerEdge(ADC2, LL_ADC_REG_TRIG_EXT_RISING);
 800a09c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a0a0:	4825      	ldr	r0, [pc, #148]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0a2:	f7fc f82a 	bl	80060fa <LL_ADC_REG_SetTriggerEdge>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 800a0a6:	4824      	ldr	r0, [pc, #144]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0a8:	f7fc f8f4 	bl	8006294 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 800a0ac:	4822      	ldr	r0, [pc, #136]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0ae:	f7fc f903 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 800a0b2:	4b23      	ldr	r3, [pc, #140]	; (800a140 <MX_ADC2_Init+0x214>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	099b      	lsrs	r3, r3, #6
 800a0b8:	4a22      	ldr	r2, [pc, #136]	; (800a144 <MX_ADC2_Init+0x218>)
 800a0ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a0be:	099a      	lsrs	r2, r3, #6
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	005b      	lsls	r3, r3, #1
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	4b1f      	ldr	r3, [pc, #124]	; (800a148 <MX_ADC2_Init+0x21c>)
 800a0cc:	fba3 2302 	umull	r2, r3, r3, r2
 800a0d0:	08db      	lsrs	r3, r3, #3
 800a0d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index!= 0)
 800a0d4:	e002      	b.n	800a0dc <MX_ADC2_Init+0x1b0>
  {
    wait_loop_index--;
 800a0d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index!= 0)
 800a0dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1f9      	bne.n	800a0d6 <MX_ADC2_Init+0x1aa>
  }
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 800a0e2:	4a1a      	ldr	r2, [pc, #104]	; (800a14c <MX_ADC2_Init+0x220>)
 800a0e4:	2106      	movs	r1, #6
 800a0e6:	4814      	ldr	r0, [pc, #80]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0e8:	f7fc f81a 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_6CYCLES_5);
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	4917      	ldr	r1, [pc, #92]	; (800a14c <MX_ADC2_Init+0x220>)
 800a0f0:	4811      	ldr	r0, [pc, #68]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0f2:	f7fc f841 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_6, LL_ADC_SINGLE_ENDED);
 800a0f6:	227f      	movs	r2, #127	; 0x7f
 800a0f8:	4914      	ldr	r1, [pc, #80]	; (800a14c <MX_ADC2_Init+0x220>)
 800a0fa:	480f      	ldr	r0, [pc, #60]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a0fc:	f7fc f868 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_7);
 800a100:	4a13      	ldr	r2, [pc, #76]	; (800a150 <MX_ADC2_Init+0x224>)
 800a102:	210c      	movs	r1, #12
 800a104:	480c      	ldr	r0, [pc, #48]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a106:	f7fc f80b 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_6CYCLES_5);
 800a10a:	2201      	movs	r2, #1
 800a10c:	4910      	ldr	r1, [pc, #64]	; (800a150 <MX_ADC2_Init+0x224>)
 800a10e:	480a      	ldr	r0, [pc, #40]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a110:	f7fc f832 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_7, LL_ADC_SINGLE_ENDED);
 800a114:	227f      	movs	r2, #127	; 0x7f
 800a116:	490e      	ldr	r1, [pc, #56]	; (800a150 <MX_ADC2_Init+0x224>)
 800a118:	4807      	ldr	r0, [pc, #28]	; (800a138 <MX_ADC2_Init+0x20c>)
 800a11a:	f7fc f859 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */

  /* Enable DMA Channel */
  LL_DMA_EnableChannel(DMA2, LL_DMA_CHANNEL_1);
 800a11e:	2100      	movs	r1, #0
 800a120:	4804      	ldr	r0, [pc, #16]	; (800a134 <MX_ADC2_Init+0x208>)
 800a122:	f7fc f9df 	bl	80064e4 <LL_DMA_EnableChannel>

  /* USER CODE END ADC2_Init 2 */

}
 800a126:	bf00      	nop
 800a128:	3740      	adds	r7, #64	; 0x40
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bdb0      	pop	{r4, r5, r7, pc}
 800a12e:	bf00      	nop
 800a130:	48000800 	.word	0x48000800
 800a134:	40020400 	.word	0x40020400
 800a138:	50000100 	.word	0x50000100
 800a13c:	200000d0 	.word	0x200000d0
 800a140:	20000024 	.word	0x20000024
 800a144:	053e2d63 	.word	0x053e2d63
 800a148:	cccccccd 	.word	0xcccccccd
 800a14c:	19200040 	.word	0x19200040
 800a150:	1d500080 	.word	0x1d500080

0800a154 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b094      	sub	sp, #80	; 0x50
 800a158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct={0};
 800a15a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a15e:	2200      	movs	r2, #0
 800a160:	601a      	str	r2, [r3, #0]
 800a162:	605a      	str	r2, [r3, #4]
 800a164:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct={0};
 800a166:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a16a:	2200      	movs	r2, #0
 800a16c:	601a      	str	r2, [r3, #0]
 800a16e:	605a      	str	r2, [r3, #4]
 800a170:	609a      	str	r2, [r3, #8]
 800a172:	60da      	str	r2, [r3, #12]
 800a174:	611a      	str	r2, [r3, #16]
 800a176:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct={0};
 800a178:	f107 0318 	add.w	r3, r7, #24
 800a17c:	2200      	movs	r2, #0
 800a17e:	601a      	str	r2, [r3, #0]
 800a180:	605a      	str	r2, [r3, #4]
 800a182:	609a      	str	r2, [r3, #8]
 800a184:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800a186:	463b      	mov	r3, r7
 800a188:	2200      	movs	r2, #0
 800a18a:	601a      	str	r2, [r3, #0]
 800a18c:	605a      	str	r2, [r3, #4]
 800a18e:	609a      	str	r2, [r3, #8]
 800a190:	60da      	str	r2, [r3, #12]
 800a192:	611a      	str	r2, [r3, #16]
 800a194:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800a196:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800a19a:	f7fc fdd9 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800a19e:	2010      	movs	r0, #16
 800a1a0:	f7fc fdd6 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
   PE7   ------> ADC3_IN4
   PE8   ------> ADC3_IN6
   */
  GPIO_InitStruct.Pin= reserve1_temp_Pin;
 800a1a4:	2380      	movs	r3, #128	; 0x80
 800a1a6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(reserve1_temp_GPIO_Port, &GPIO_InitStruct);
 800a1b0:	463b      	mov	r3, r7
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	483f      	ldr	r0, [pc, #252]	; (800a2b4 <MX_ADC3_Init+0x160>)
 800a1b6:	f009 f944 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= reserve2_temp_Pin;
 800a1ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a1be:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ANALOG;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(reserve2_temp_GPIO_Port, &GPIO_InitStruct);
 800a1c8:	463b      	mov	r3, r7
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4839      	ldr	r0, [pc, #228]	; (800a2b4 <MX_ADC3_Init+0x160>)
 800a1ce:	f009 f938 	bl	8013442 <LL_GPIO_Init>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
   */
  ADC_InitStruct.Resolution= LL_ADC_RESOLUTION_12B;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment= LL_ADC_DATA_ALIGN_RIGHT;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode= LL_ADC_LP_MODE_NONE;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800a1de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	4834      	ldr	r0, [pc, #208]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a1e6:	f008 fd53 	bl	8012c90 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource= LL_ADC_REG_TRIG_SOFTWARE;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength= LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont= LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode= LL_ADC_REG_CONV_SINGLE;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer= LL_ADC_REG_DMA_TRANSFER_NONE;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun= LL_ADC_REG_OVR_DATA_PRESERVED;
 800a1fe:	2300      	movs	r3, #0
 800a200:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 800a202:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a206:	4619      	mov	r1, r3
 800a208:	482b      	ldr	r0, [pc, #172]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a20a:	f008 fd67 	bl	8012cdc <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 800a20e:	2100      	movs	r1, #0
 800a210:	4829      	ldr	r0, [pc, #164]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a212:	f7fb ff4d 	bl	80060b0 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 800a216:	2100      	movs	r1, #0
 800a218:	4827      	ldr	r0, [pc, #156]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a21a:	f7fb fffd 	bl	8006218 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock= LL_ADC_CLOCK_ASYNC_DIV128;
 800a21e:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 800a222:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode= LL_ADC_MULTI_INDEPENDENT;
 800a224:	2300      	movs	r3, #0
 800a226:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 800a228:	f107 0318 	add.w	r3, r7, #24
 800a22c:	4619      	mov	r1, r3
 800a22e:	4823      	ldr	r0, [pc, #140]	; (800a2bc <MX_ADC3_Init+0x168>)
 800a230:	f008 fcca 	bl	8012bc8 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 800a234:	4820      	ldr	r0, [pc, #128]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a236:	f7fc f82d 	bl	8006294 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 800a23a:	481f      	ldr	r0, [pc, #124]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a23c:	f7fc f83c 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 800a240:	4b1f      	ldr	r3, [pc, #124]	; (800a2c0 <MX_ADC3_Init+0x16c>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	099b      	lsrs	r3, r3, #6
 800a246:	4a1f      	ldr	r2, [pc, #124]	; (800a2c4 <MX_ADC3_Init+0x170>)
 800a248:	fba2 2303 	umull	r2, r3, r2, r3
 800a24c:	099a      	lsrs	r2, r3, #6
 800a24e:	4613      	mov	r3, r2
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	4413      	add	r3, r2
 800a254:	005b      	lsls	r3, r3, #1
 800a256:	461a      	mov	r2, r3
 800a258:	4b1b      	ldr	r3, [pc, #108]	; (800a2c8 <MX_ADC3_Init+0x174>)
 800a25a:	fba3 2302 	umull	r2, r3, r3, r2
 800a25e:	08db      	lsrs	r3, r3, #3
 800a260:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index!= 0)
 800a262:	e002      	b.n	800a26a <MX_ADC3_Init+0x116>
  {
    wait_loop_index--;
 800a264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a266:	3b01      	subs	r3, #1
 800a268:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index!= 0)
 800a26a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d1f9      	bne.n	800a264 <MX_ADC3_Init+0x110>
  }
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 800a270:	4a16      	ldr	r2, [pc, #88]	; (800a2cc <MX_ADC3_Init+0x178>)
 800a272:	2106      	movs	r1, #6
 800a274:	4810      	ldr	r0, [pc, #64]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a276:	f7fb ff53 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 800a27a:	2207      	movs	r2, #7
 800a27c:	4913      	ldr	r1, [pc, #76]	; (800a2cc <MX_ADC3_Init+0x178>)
 800a27e:	480e      	ldr	r0, [pc, #56]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a280:	f7fb ff7a 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 800a284:	227f      	movs	r2, #127	; 0x7f
 800a286:	4911      	ldr	r1, [pc, #68]	; (800a2cc <MX_ADC3_Init+0x178>)
 800a288:	480b      	ldr	r0, [pc, #44]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a28a:	f7fb ffa1 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
   */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_6);
 800a28e:	4a10      	ldr	r2, [pc, #64]	; (800a2d0 <MX_ADC3_Init+0x17c>)
 800a290:	210c      	movs	r1, #12
 800a292:	4809      	ldr	r0, [pc, #36]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a294:	f7fb ff44 	bl	8006120 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 800a298:	2207      	movs	r2, #7
 800a29a:	490d      	ldr	r1, [pc, #52]	; (800a2d0 <MX_ADC3_Init+0x17c>)
 800a29c:	4806      	ldr	r0, [pc, #24]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a29e:	f7fb ff6b 	bl	8006178 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_6, LL_ADC_SINGLE_ENDED);
 800a2a2:	227f      	movs	r2, #127	; 0x7f
 800a2a4:	490a      	ldr	r1, [pc, #40]	; (800a2d0 <MX_ADC3_Init+0x17c>)
 800a2a6:	4804      	ldr	r0, [pc, #16]	; (800a2b8 <MX_ADC3_Init+0x164>)
 800a2a8:	f7fb ff92 	bl	80061d0 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800a2ac:	bf00      	nop
 800a2ae:	3750      	adds	r7, #80	; 0x50
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	48001000 	.word	0x48001000
 800a2b8:	50000400 	.word	0x50000400
 800a2bc:	50000700 	.word	0x50000700
 800a2c0:	20000024 	.word	0x20000024
 800a2c4:	053e2d63 	.word	0x053e2d63
 800a2c8:	cccccccd 	.word	0xcccccccd
 800a2cc:	10c00010 	.word	0x10c00010
 800a2d0:	19200040 	.word	0x19200040

0800a2d4 <MX_ADC5_Init>:
 * @brief ADC5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC5_Init(void)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b088      	sub	sp, #32
 800a2d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig={0};
 800a2da:	463b      	mov	r3, r7
 800a2dc:	2220      	movs	r2, #32
 800a2de:	2100      	movs	r1, #0
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f009 ff6e 	bl	80141c2 <memset>
  /* USER CODE BEGIN ADC5_Init 1 */

  /* USER CODE END ADC5_Init 1 */
  /** Common config
   */
  hadc5.Instance= ADC5;
 800a2e6:	4b40      	ldr	r3, [pc, #256]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a2e8:	4a40      	ldr	r2, [pc, #256]	; (800a3ec <MX_ADC5_Init+0x118>)
 800a2ea:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler= ADC_CLOCK_ASYNC_DIV128;
 800a2ec:	4b3e      	ldr	r3, [pc, #248]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a2ee:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 800a2f2:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution= ADC_RESOLUTION_12B;
 800a2f4:	4b3c      	ldr	r3, [pc, #240]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign= ADC_DATAALIGN_RIGHT;
 800a2fa:	4b3b      	ldr	r3, [pc, #236]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation=0;
 800a300:	4b39      	ldr	r3, [pc, #228]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a302:	2200      	movs	r2, #0
 800a304:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode= ADC_SCAN_ENABLE;
 800a306:	4b38      	ldr	r3, [pc, #224]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a308:	2201      	movs	r2, #1
 800a30a:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection= ADC_EOC_SINGLE_CONV;
 800a30c:	4b36      	ldr	r3, [pc, #216]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a30e:	2204      	movs	r2, #4
 800a310:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait=DISABLE;
 800a312:	4b35      	ldr	r3, [pc, #212]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a314:	2200      	movs	r2, #0
 800a316:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode=DISABLE;
 800a318:	4b33      	ldr	r3, [pc, #204]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion=2;
 800a31e:	4b32      	ldr	r3, [pc, #200]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a320:	2202      	movs	r2, #2
 800a322:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode=ENABLE;
 800a324:	4b30      	ldr	r3, [pc, #192]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc5.Init.NbrOfDiscConversion=1;
 800a32c:	4b2e      	ldr	r3, [pc, #184]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a32e:	2201      	movs	r2, #1
 800a330:	629a      	str	r2, [r3, #40]	; 0x28
  hadc5.Init.ExternalTrigConv= ADC_EXTERNALTRIG_T7_TRGO;
 800a332:	4b2d      	ldr	r3, [pc, #180]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a334:	f44f 62f8 	mov.w	r2, #1984	; 0x7c0
 800a338:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc5.Init.ExternalTrigConvEdge= ADC_EXTERNALTRIGCONVEDGE_RISING;
 800a33a:	4b2b      	ldr	r3, [pc, #172]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a33c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a340:	631a      	str	r2, [r3, #48]	; 0x30
  hadc5.Init.DMAContinuousRequests=DISABLE;
 800a342:	4b29      	ldr	r3, [pc, #164]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a344:	2200      	movs	r2, #0
 800a346:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc5.Init.Overrun= ADC_OVR_DATA_OVERWRITTEN;
 800a34a:	4b27      	ldr	r3, [pc, #156]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a34c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a350:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc5.Init.OversamplingMode=ENABLE;
 800a352:	4b25      	ldr	r3, [pc, #148]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a354:	2201      	movs	r2, #1
 800a356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio= ADC_OVERSAMPLING_RATIO_256;
 800a35a:	4b23      	ldr	r3, [pc, #140]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a35c:	221c      	movs	r2, #28
 800a35e:	645a      	str	r2, [r3, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift= ADC_RIGHTBITSHIFT_8;
 800a360:	4b21      	ldr	r3, [pc, #132]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a362:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a366:	649a      	str	r2, [r3, #72]	; 0x48
  hadc5.Init.Oversampling.TriggeredMode= ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800a368:	4b1f      	ldr	r3, [pc, #124]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset= ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800a36e:	4b1e      	ldr	r3, [pc, #120]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a370:	2201      	movs	r2, #1
 800a372:	651a      	str	r2, [r3, #80]	; 0x50
  if(HAL_ADC_Init(&hadc5)!= HAL_OK)
 800a374:	481c      	ldr	r0, [pc, #112]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a376:	f003 fc13 	bl	800dba0 <HAL_ADC_Init>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d001      	beq.n	800a384 <MX_ADC5_Init+0xb0>
  {
    Error_Handler();
 800a380:	f002 fb94 	bl	800caac <Error_Handler>
  }
  /** Configure Regular Channel
   */
  sConfig.Channel= ADC_CHANNEL_VREFINT;
 800a384:	4b1a      	ldr	r3, [pc, #104]	; (800a3f0 <MX_ADC5_Init+0x11c>)
 800a386:	603b      	str	r3, [r7, #0]
  sConfig.Rank= ADC_REGULAR_RANK_1;
 800a388:	2306      	movs	r3, #6
 800a38a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime= ADC_SAMPLETIME_6CYCLES_5;
 800a38c:	2301      	movs	r3, #1
 800a38e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff= ADC_SINGLE_ENDED;
 800a390:	237f      	movs	r3, #127	; 0x7f
 800a392:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber= ADC_OFFSET_NONE;
 800a394:	2304      	movs	r3, #4
 800a396:	613b      	str	r3, [r7, #16]
  sConfig.Offset=0;
 800a398:	2300      	movs	r3, #0
 800a39a:	617b      	str	r3, [r7, #20]
  if(HAL_ADC_ConfigChannel(&hadc5, &sConfig)!= HAL_OK)
 800a39c:	463b      	mov	r3, r7
 800a39e:	4619      	mov	r1, r3
 800a3a0:	4811      	ldr	r0, [pc, #68]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a3a2:	f003 fea1 	bl	800e0e8 <HAL_ADC_ConfigChannel>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <MX_ADC5_Init+0xdc>
  {
    Error_Handler();
 800a3ac:	f002 fb7e 	bl	800caac <Error_Handler>
  }
  /** Configure Regular Channel
   */
  sConfig.Channel= ADC_CHANNEL_TEMPSENSOR_ADC5;
 800a3b0:	4b10      	ldr	r3, [pc, #64]	; (800a3f4 <MX_ADC5_Init+0x120>)
 800a3b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank= ADC_REGULAR_RANK_2;
 800a3b4:	230c      	movs	r3, #12
 800a3b6:	607b      	str	r3, [r7, #4]
  if(HAL_ADC_ConfigChannel(&hadc5, &sConfig)!= HAL_OK)
 800a3b8:	463b      	mov	r3, r7
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	480a      	ldr	r0, [pc, #40]	; (800a3e8 <MX_ADC5_Init+0x114>)
 800a3be:	f003 fe93 	bl	800e0e8 <HAL_ADC_ConfigChannel>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d001      	beq.n	800a3cc <MX_ADC5_Init+0xf8>
  {
    Error_Handler();
 800a3c8:	f002 fb70 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  LL_ADC_EnableIT_EOC(ADC5);
 800a3cc:	4807      	ldr	r0, [pc, #28]	; (800a3ec <MX_ADC5_Init+0x118>)
 800a3ce:	f7fc f849 	bl	8006464 <LL_ADC_EnableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC5);
 800a3d2:	4806      	ldr	r0, [pc, #24]	; (800a3ec <MX_ADC5_Init+0x118>)
 800a3d4:	f7fc f866 	bl	80064a4 <LL_ADC_DisableIT_EOS>
  LL_ADC_EnableIT_OVR(ADC5);
 800a3d8:	4804      	ldr	r0, [pc, #16]	; (800a3ec <MX_ADC5_Init+0x118>)
 800a3da:	f7fc f853 	bl	8006484 <LL_ADC_EnableIT_OVR>

  /* USER CODE END ADC5_Init 2 */

}
 800a3de:	bf00      	nop
 800a3e0:	3720      	adds	r7, #32
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20000c0c 	.word	0x20000c0c
 800a3ec:	50000600 	.word	0x50000600
 800a3f0:	cb840000 	.word	0xcb840000
 800a3f4:	90c00010 	.word	0x90c00010

0800a3f8 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance= I2C3;
 800a3fc:	4b1b      	ldr	r3, [pc, #108]	; (800a46c <MX_I2C3_Init+0x74>)
 800a3fe:	4a1c      	ldr	r2, [pc, #112]	; (800a470 <MX_I2C3_Init+0x78>)
 800a400:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing=0x10802D9B;
 800a402:	4b1a      	ldr	r3, [pc, #104]	; (800a46c <MX_I2C3_Init+0x74>)
 800a404:	4a1b      	ldr	r2, [pc, #108]	; (800a474 <MX_I2C3_Init+0x7c>)
 800a406:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1=0;
 800a408:	4b18      	ldr	r3, [pc, #96]	; (800a46c <MX_I2C3_Init+0x74>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode= I2C_ADDRESSINGMODE_7BIT;
 800a40e:	4b17      	ldr	r3, [pc, #92]	; (800a46c <MX_I2C3_Init+0x74>)
 800a410:	2201      	movs	r2, #1
 800a412:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode= I2C_DUALADDRESS_DISABLE;
 800a414:	4b15      	ldr	r3, [pc, #84]	; (800a46c <MX_I2C3_Init+0x74>)
 800a416:	2200      	movs	r2, #0
 800a418:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2=0;
 800a41a:	4b14      	ldr	r3, [pc, #80]	; (800a46c <MX_I2C3_Init+0x74>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks= I2C_OA2_NOMASK;
 800a420:	4b12      	ldr	r3, [pc, #72]	; (800a46c <MX_I2C3_Init+0x74>)
 800a422:	2200      	movs	r2, #0
 800a424:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode= I2C_GENERALCALL_DISABLE;
 800a426:	4b11      	ldr	r3, [pc, #68]	; (800a46c <MX_I2C3_Init+0x74>)
 800a428:	2200      	movs	r2, #0
 800a42a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode= I2C_NOSTRETCH_DISABLE;
 800a42c:	4b0f      	ldr	r3, [pc, #60]	; (800a46c <MX_I2C3_Init+0x74>)
 800a42e:	2200      	movs	r2, #0
 800a430:	621a      	str	r2, [r3, #32]
  if(HAL_I2C_Init(&hi2c3)!= HAL_OK)
 800a432:	480e      	ldr	r0, [pc, #56]	; (800a46c <MX_I2C3_Init+0x74>)
 800a434:	f004 fe00 	bl	800f038 <HAL_I2C_Init>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800a43e:	f002 fb35 	bl	800caac <Error_Handler>
  }
  /** Configure Analogue filter
   */
  if(HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)!= HAL_OK)
 800a442:	2100      	movs	r1, #0
 800a444:	4809      	ldr	r0, [pc, #36]	; (800a46c <MX_I2C3_Init+0x74>)
 800a446:	f005 fa5d 	bl	800f904 <HAL_I2CEx_ConfigAnalogFilter>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d001      	beq.n	800a454 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800a450:	f002 fb2c 	bl	800caac <Error_Handler>
  }
  /** Configure Digital filter
   */
  if(HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0)!= HAL_OK)
 800a454:	2100      	movs	r1, #0
 800a456:	4805      	ldr	r0, [pc, #20]	; (800a46c <MX_I2C3_Init+0x74>)
 800a458:	f005 fa9f 	bl	800f99a <HAL_I2CEx_ConfigDigitalFilter>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d001      	beq.n	800a466 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800a462:	f002 fb23 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800a466:	bf00      	nop
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	20000b74 	.word	0x20000b74
 800a470:	40007800 	.word	0x40007800
 800a474:	10802d9b 	.word	0x10802d9b

0800a478 <MX_LPUART1_UART_Init>:
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance= LPUART1;
 800a47c:	4b21      	ldr	r3, [pc, #132]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a47e:	4a22      	ldr	r2, [pc, #136]	; (800a508 <MX_LPUART1_UART_Init+0x90>)
 800a480:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate=230400;
 800a482:	4b20      	ldr	r3, [pc, #128]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a484:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800a488:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength= UART_WORDLENGTH_8B;
 800a48a:	4b1e      	ldr	r3, [pc, #120]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a48c:	2200      	movs	r2, #0
 800a48e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits= UART_STOPBITS_1;
 800a490:	4b1c      	ldr	r3, [pc, #112]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a492:	2200      	movs	r2, #0
 800a494:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity= UART_PARITY_NONE;
 800a496:	4b1b      	ldr	r3, [pc, #108]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a498:	2200      	movs	r2, #0
 800a49a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode= UART_MODE_TX_RX;
 800a49c:	4b19      	ldr	r3, [pc, #100]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a49e:	220c      	movs	r2, #12
 800a4a0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl= UART_HWCONTROL_NONE;
 800a4a2:	4b18      	ldr	r3, [pc, #96]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling= UART_ONE_BIT_SAMPLE_DISABLE;
 800a4a8:	4b16      	ldr	r3, [pc, #88]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler= UART_PRESCALER_DIV1;
 800a4ae:	4b15      	ldr	r3, [pc, #84]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit= UART_ADVFEATURE_NO_INIT;
 800a4b4:	4b13      	ldr	r3, [pc, #76]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	629a      	str	r2, [r3, #40]	; 0x28
  if(HAL_UART_Init(&hlpuart1)!= HAL_OK)
 800a4ba:	4812      	ldr	r0, [pc, #72]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4bc:	f007 f88e 	bl	80115dc <HAL_UART_Init>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d001      	beq.n	800a4ca <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800a4c6:	f002 faf1 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8)!= HAL_OK)
 800a4ca:	2100      	movs	r1, #0
 800a4cc:	480d      	ldr	r0, [pc, #52]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4ce:	f008 fa70 	bl	80129b2 <HAL_UARTEx_SetTxFifoThreshold>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800a4d8:	f002 fae8 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8)!= HAL_OK)
 800a4dc:	2100      	movs	r1, #0
 800a4de:	4809      	ldr	r0, [pc, #36]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4e0:	f008 faa5 	bl	8012a2e <HAL_UARTEx_SetRxFifoThreshold>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d001      	beq.n	800a4ee <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800a4ea:	f002 fadf 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_DisableFifoMode(&hlpuart1)!= HAL_OK)
 800a4ee:	4805      	ldr	r0, [pc, #20]	; (800a504 <MX_LPUART1_UART_Init+0x8c>)
 800a4f0:	f008 fa26 	bl	8012940 <HAL_UARTEx_DisableFifoMode>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d001      	beq.n	800a4fe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800a4fa:	f002 fad7 	bl	800caac <Error_Handler>
  }
#endif

  /* USER CODE END LPUART1_Init 2 */

}
 800a4fe:	bf00      	nop
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000cc4 	.word	0x20000cc4
 800a508:	40008000 	.word	0x40008000

0800a50c <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance= UART4;
 800a510:	4b27      	ldr	r3, [pc, #156]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a512:	4a28      	ldr	r2, [pc, #160]	; (800a5b4 <MX_UART4_Init+0xa8>)
 800a514:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate=230400;
 800a516:	4b26      	ldr	r3, [pc, #152]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a518:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800a51c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength= UART_WORDLENGTH_8B;
 800a51e:	4b24      	ldr	r3, [pc, #144]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a520:	2200      	movs	r2, #0
 800a522:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits= UART_STOPBITS_1;
 800a524:	4b22      	ldr	r3, [pc, #136]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a526:	2200      	movs	r2, #0
 800a528:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity= UART_PARITY_NONE;
 800a52a:	4b21      	ldr	r3, [pc, #132]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a52c:	2200      	movs	r2, #0
 800a52e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode= UART_MODE_TX_RX;
 800a530:	4b1f      	ldr	r3, [pc, #124]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a532:	220c      	movs	r2, #12
 800a534:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl= UART_HWCONTROL_NONE;
 800a536:	4b1e      	ldr	r3, [pc, #120]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a538:	2200      	movs	r2, #0
 800a53a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling= UART_OVERSAMPLING_16;
 800a53c:	4b1c      	ldr	r3, [pc, #112]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a53e:	2200      	movs	r2, #0
 800a540:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling= UART_ONE_BIT_SAMPLE_DISABLE;
 800a542:	4b1b      	ldr	r3, [pc, #108]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a544:	2200      	movs	r2, #0
 800a546:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler= UART_PRESCALER_DIV1;
 800a548:	4b19      	ldr	r3, [pc, #100]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a54a:	2200      	movs	r2, #0
 800a54c:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit= UART_ADVFEATURE_NO_INIT;
 800a54e:	4b18      	ldr	r3, [pc, #96]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a550:	2200      	movs	r2, #0
 800a552:	629a      	str	r2, [r3, #40]	; 0x28
  if(HAL_UART_Init(&huart4)!= HAL_OK)
 800a554:	4816      	ldr	r0, [pc, #88]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a556:	f007 f841 	bl	80115dc <HAL_UART_Init>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d001      	beq.n	800a564 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800a560:	f002 faa4 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)!= HAL_OK)
 800a564:	2100      	movs	r1, #0
 800a566:	4812      	ldr	r0, [pc, #72]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a568:	f008 fa23 	bl	80129b2 <HAL_UARTEx_SetTxFifoThreshold>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800a572:	f002 fa9b 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)!= HAL_OK)
 800a576:	2100      	movs	r1, #0
 800a578:	480d      	ldr	r0, [pc, #52]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a57a:	f008 fa58 	bl	8012a2e <HAL_UARTEx_SetRxFifoThreshold>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d001      	beq.n	800a588 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800a584:	f002 fa92 	bl	800caac <Error_Handler>
  }
  if(HAL_UARTEx_DisableFifoMode(&huart4)!= HAL_OK)
 800a588:	4809      	ldr	r0, [pc, #36]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a58a:	f008 f9d9 	bl	8012940 <HAL_UARTEx_DisableFifoMode>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d001      	beq.n	800a598 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800a594:	f002 fa8a 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

#ifndef USE_LPUART
  if(HAL_UART_Receive_IT(&huart4, RX4_Buffer, 1)!= HAL_OK)
 800a598:	2201      	movs	r2, #1
 800a59a:	4907      	ldr	r1, [pc, #28]	; (800a5b8 <MX_UART4_Init+0xac>)
 800a59c:	4804      	ldr	r0, [pc, #16]	; (800a5b0 <MX_UART4_Init+0xa4>)
 800a59e:	f007 f903 	bl	80117a8 <HAL_UART_Receive_IT>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <MX_UART4_Init+0xa0>
  {
    Error_Handler();
 800a5a8:	f002 fa80 	bl	800caac <Error_Handler>
  }
#endif

  /* USER CODE END UART4_Init 2 */

}
 800a5ac:	bf00      	nop
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	20000de8 	.word	0x20000de8
 800a5b4:	40004c00 	.word	0x40004c00
 800a5b8:	200000c8 	.word	0x200000c8

0800a5bc <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 800a5bc:	b5b0      	push	{r4, r5, r7, lr}
 800a5be:	b090      	sub	sp, #64	; 0x40
 800a5c0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct={0};
 800a5c2:	f107 0318 	add.w	r3, r7, #24
 800a5c6:	2220      	movs	r2, #32
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f009 fdf9 	bl	80141c2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800a5d0:	463b      	mov	r3, r7
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	601a      	str	r2, [r3, #0]
 800a5d6:	605a      	str	r2, [r3, #4]
 800a5d8:	609a      	str	r2, [r3, #8]
 800a5da:	60da      	str	r2, [r3, #12]
 800a5dc:	611a      	str	r2, [r3, #16]
 800a5de:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 800a5e0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a5e4:	f7fc fbcc 	bl	8006d80 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800a5e8:	2004      	movs	r0, #4
 800a5ea:	f7fc fbb1 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800a5ee:	2008      	movs	r0, #8
 800a5f0:	f7fc fbae 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**UART5 GPIO Configuration
   PC12   ------> UART5_TX
   PD2   ------> UART5_RX
   */
  GPIO_InitStruct.Pin= PWR2_TX_Pin;
 800a5f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a5f8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800a5fa:	2302      	movs	r3, #2
 800a5fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800a5fe:	2303      	movs	r3, #3
 800a600:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800a602:	2300      	movs	r3, #0
 800a604:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a606:	2300      	movs	r3, #0
 800a608:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_5;
 800a60a:	2305      	movs	r3, #5
 800a60c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PWR2_TX_GPIO_Port, &GPIO_InitStruct);
 800a60e:	463b      	mov	r3, r7
 800a610:	4619      	mov	r1, r3
 800a612:	486d      	ldr	r0, [pc, #436]	; (800a7c8 <MX_UART5_Init+0x20c>)
 800a614:	f008 ff15 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= PWR2_RX_Pin;
 800a618:	2304      	movs	r3, #4
 800a61a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800a61c:	2302      	movs	r3, #2
 800a61e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800a620:	2303      	movs	r3, #3
 800a622:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800a624:	2300      	movs	r3, #0
 800a626:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a628:	2300      	movs	r3, #0
 800a62a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_5;
 800a62c:	2305      	movs	r3, #5
 800a62e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PWR2_RX_GPIO_Port, &GPIO_InitStruct);
 800a630:	463b      	mov	r3, r7
 800a632:	4619      	mov	r1, r3
 800a634:	4865      	ldr	r0, [pc, #404]	; (800a7cc <MX_UART5_Init+0x210>)
 800a636:	f008 ff04 	bl	8013442 <LL_GPIO_Init>

  /* UART5 DMA Init */

  /* UART5_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_UART5_RX);
 800a63a:	2220      	movs	r2, #32
 800a63c:	2104      	movs	r1, #4
 800a63e:	4864      	ldr	r0, [pc, #400]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a640:	f7fc f91e 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800a644:	2200      	movs	r2, #0
 800a646:	2104      	movs	r1, #4
 800a648:	4861      	ldr	r0, [pc, #388]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a64a:	f7fb ff8f 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 800a64e:	2200      	movs	r2, #0
 800a650:	2104      	movs	r1, #4
 800a652:	485f      	ldr	r0, [pc, #380]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a654:	f7fc f88a 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_CIRCULAR);
 800a658:	2220      	movs	r2, #32
 800a65a:	2104      	movs	r1, #4
 800a65c:	485c      	ldr	r0, [pc, #368]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a65e:	f7fb ffc7 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 800a662:	2200      	movs	r2, #0
 800a664:	2104      	movs	r1, #4
 800a666:	485a      	ldr	r0, [pc, #360]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a668:	f7fb ffe8 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 800a66c:	2280      	movs	r2, #128	; 0x80
 800a66e:	2104      	movs	r1, #4
 800a670:	4857      	ldr	r0, [pc, #348]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a672:	f7fc f809 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 800a676:	2200      	movs	r2, #0
 800a678:	2104      	movs	r1, #4
 800a67a:	4855      	ldr	r0, [pc, #340]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a67c:	f7fc f82a 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 800a680:	2200      	movs	r2, #0
 800a682:	2104      	movs	r1, #4
 800a684:	4852      	ldr	r0, [pc, #328]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a686:	f7fc f84b 	bl	8006720 <LL_DMA_SetMemorySize>

  /* UART5_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_UART5_TX);
 800a68a:	2221      	movs	r2, #33	; 0x21
 800a68c:	2105      	movs	r1, #5
 800a68e:	4850      	ldr	r0, [pc, #320]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a690:	f7fc f8f6 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800a694:	2210      	movs	r2, #16
 800a696:	2105      	movs	r1, #5
 800a698:	484d      	ldr	r0, [pc, #308]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a69a:	f7fb ff67 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 800a69e:	2200      	movs	r2, #0
 800a6a0:	2105      	movs	r1, #5
 800a6a2:	484b      	ldr	r0, [pc, #300]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6a4:	f7fc f862 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	2105      	movs	r1, #5
 800a6ac:	4848      	ldr	r0, [pc, #288]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6ae:	f7fb ff9f 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	2105      	movs	r1, #5
 800a6b6:	4846      	ldr	r0, [pc, #280]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6b8:	f7fb ffc0 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800a6bc:	2280      	movs	r2, #128	; 0x80
 800a6be:	2105      	movs	r1, #5
 800a6c0:	4843      	ldr	r0, [pc, #268]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6c2:	f7fb ffe1 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2105      	movs	r1, #5
 800a6ca:	4841      	ldr	r0, [pc, #260]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6cc:	f7fc f802 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	2105      	movs	r1, #5
 800a6d4:	483e      	ldr	r0, [pc, #248]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6d6:	f7fc f823 	bl	8006720 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN UART5_Init 1 */

  /* Configure the DMA functional parameters for reception */
  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_5, LL_USART_DMA_GetRegAddr(UART5, LL_USART_DMA_REG_DATA_RECEIVE), (uint32_t)DMA_UART5_buf,
 800a6da:	2101      	movs	r1, #1
 800a6dc:	483d      	ldr	r0, [pc, #244]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a6de:	f7fc fcb4 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800a6e2:	4605      	mov	r5, r0
 800a6e4:	4c3c      	ldr	r4, [pc, #240]	; (800a7d8 <MX_UART5_Init+0x21c>)
 800a6e6:	2104      	movs	r1, #4
 800a6e8:	4839      	ldr	r0, [pc, #228]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6ea:	f7fb ff67 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	9300      	str	r3, [sp, #0]
 800a6f2:	4623      	mov	r3, r4
 800a6f4:	462a      	mov	r2, r5
 800a6f6:	2104      	movs	r1, #4
 800a6f8:	4835      	ldr	r0, [pc, #212]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a6fa:	f7fc f883 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5));
  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_5, 1);
 800a6fe:	2201      	movs	r2, #1
 800a700:	2104      	movs	r1, #4
 800a702:	4833      	ldr	r0, [pc, #204]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a704:	f7fc f858 	bl	80067b8 <LL_DMA_SetDataLength>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6, (uint32_t)tbuf5, LL_USART_DMA_GetRegAddr(UART5, LL_USART_DMA_REG_DATA_TRANSMIT),
 800a708:	4c34      	ldr	r4, [pc, #208]	; (800a7dc <MX_UART5_Init+0x220>)
 800a70a:	2100      	movs	r1, #0
 800a70c:	4831      	ldr	r0, [pc, #196]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a70e:	f7fc fc9c 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800a712:	4605      	mov	r5, r0
 800a714:	2105      	movs	r1, #5
 800a716:	482e      	ldr	r0, [pc, #184]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a718:	f7fb ff50 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800a71c:	4603      	mov	r3, r0
 800a71e:	9300      	str	r3, [sp, #0]
 800a720:	462b      	mov	r3, r5
 800a722:	4622      	mov	r2, r4
 800a724:	2105      	movs	r1, #5
 800a726:	482a      	ldr	r0, [pc, #168]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a728:	f7fc f86c 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  /* Enable DMA transfer complete/error interrupts  */
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_5);
 800a72c:	2104      	movs	r1, #4
 800a72e:	4828      	ldr	r0, [pc, #160]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a730:	f7fc f946 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_5);
 800a734:	2104      	movs	r1, #4
 800a736:	4826      	ldr	r0, [pc, #152]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a738:	f7fc f964 	bl	8006a04 <LL_DMA_EnableIT_TE>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 800a73c:	2105      	movs	r1, #5
 800a73e:	4824      	ldr	r0, [pc, #144]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a740:	f7fc f93e 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_6);
 800a744:	2105      	movs	r1, #5
 800a746:	4822      	ldr	r0, [pc, #136]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a748:	f7fc f95c 	bl	8006a04 <LL_DMA_EnableIT_TE>

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.PrescalerValue= LL_USART_PRESCALER_DIV1;
 800a74c:	2300      	movs	r3, #0
 800a74e:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate=57600;
 800a750:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800a754:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth= LL_USART_DATAWIDTH_8B;
 800a756:	2300      	movs	r3, #0
 800a758:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits= LL_USART_STOPBITS_1;
 800a75a:	2300      	movs	r3, #0
 800a75c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity= LL_USART_PARITY_NONE;
 800a75e:	2300      	movs	r3, #0
 800a760:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection= LL_USART_DIRECTION_TX_RX;
 800a762:	230c      	movs	r3, #12
 800a764:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl= LL_USART_HWCONTROL_NONE;
 800a766:	2300      	movs	r3, #0
 800a768:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling= LL_USART_OVERSAMPLING_16;
 800a76a:	2300      	movs	r3, #0
 800a76c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 800a76e:	f107 0318 	add.w	r3, r7, #24
 800a772:	4619      	mov	r1, r3
 800a774:	4817      	ldr	r0, [pc, #92]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a776:	f009 fa7d 	bl	8013c74 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(UART5, LL_USART_FIFOTHRESHOLD_1_8);
 800a77a:	2100      	movs	r1, #0
 800a77c:	4815      	ldr	r0, [pc, #84]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a77e:	f7fc fbee 	bl	8006f5e <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART5, LL_USART_FIFOTHRESHOLD_1_8);
 800a782:	2100      	movs	r1, #0
 800a784:	4813      	ldr	r0, [pc, #76]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a786:	f7fc fbfe 	bl	8006f86 <LL_USART_SetRXFIFOThreshold>
  LL_USART_ConfigAsyncMode(UART5);
 800a78a:	4812      	ldr	r0, [pc, #72]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a78c:	f7fc fc0f 	bl	8006fae <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType UART5 */

  /* USER CODE END WKUPType UART5 */

  LL_USART_Enable(UART5);
 800a790:	4810      	ldr	r0, [pc, #64]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a792:	f7fc fbc4 	bl	8006f1e <LL_USART_Enable>

  /* Polling UART5 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(UART5)))|| (!(LL_USART_IsActiveFlag_REACK(UART5))))
 800a796:	bf00      	nop
 800a798:	480e      	ldr	r0, [pc, #56]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a79a:	f7fc fc1e 	bl	8006fda <LL_USART_IsActiveFlag_TEACK>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d0f9      	beq.n	800a798 <MX_UART5_Init+0x1dc>
 800a7a4:	480b      	ldr	r0, [pc, #44]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a7a6:	f7fc fc2c 	bl	8007002 <LL_USART_IsActiveFlag_REACK>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d0f3      	beq.n	800a798 <MX_UART5_Init+0x1dc>
  {
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* Enable DMA RX Interrupt */
  LL_USART_EnableDMAReq_RX(UART5);
 800a7b0:	4808      	ldr	r0, [pc, #32]	; (800a7d4 <MX_UART5_Init+0x218>)
 800a7b2:	f7fc fc3a 	bl	800702a <LL_USART_EnableDMAReq_RX>

  /* Enable DMA Channel Rx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_5);
 800a7b6:	2104      	movs	r1, #4
 800a7b8:	4805      	ldr	r0, [pc, #20]	; (800a7d0 <MX_UART5_Init+0x214>)
 800a7ba:	f7fb fe93 	bl	80064e4 <LL_DMA_EnableChannel>

  /* USER CODE END UART5_Init 2 */

}
 800a7be:	bf00      	nop
 800a7c0:	3738      	adds	r7, #56	; 0x38
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bdb0      	pop	{r4, r5, r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	48000800 	.word	0x48000800
 800a7cc:	48000c00 	.word	0x48000c00
 800a7d0:	40020000 	.word	0x40020000
 800a7d4:	40005000 	.word	0x40005000
 800a7d8:	20000a1c 	.word	0x20000a1c
 800a7dc:	20000848 	.word	0x20000848

0800a7e0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800a7e0:	b5b0      	push	{r4, r5, r7, lr}
 800a7e2:	b090      	sub	sp, #64	; 0x40
 800a7e4:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct={0};
 800a7e6:	f107 0318 	add.w	r3, r7, #24
 800a7ea:	2220      	movs	r2, #32
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f009 fce7 	bl	80141c2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800a7f4:	463b      	mov	r3, r7
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	601a      	str	r2, [r3, #0]
 800a7fa:	605a      	str	r2, [r3, #4]
 800a7fc:	609a      	str	r2, [r3, #8]
 800a7fe:	60da      	str	r2, [r3, #12]
 800a800:	611a      	str	r2, [r3, #16]
 800a802:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800a804:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800a808:	f7fc fad2 	bl	8006db0 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800a80c:	2001      	movs	r0, #1
 800a80e:	f7fc fa9f 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
   PA9   ------> USART1_TX
   PA10   ------> USART1_RX
   */
  GPIO_InitStruct.Pin= GUI_TX_Pin;
 800a812:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a816:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800a818:	2302      	movs	r3, #2
 800a81a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800a81c:	2303      	movs	r3, #3
 800a81e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800a820:	2300      	movs	r3, #0
 800a822:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a824:	2300      	movs	r3, #0
 800a826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800a828:	2307      	movs	r3, #7
 800a82a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GUI_TX_GPIO_Port, &GPIO_InitStruct);
 800a82c:	463b      	mov	r3, r7
 800a82e:	4619      	mov	r1, r3
 800a830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a834:	f008 fe05 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= GUI_RX_Pin;
 800a838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a83c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800a83e:	2302      	movs	r3, #2
 800a840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800a842:	2303      	movs	r3, #3
 800a844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800a846:	2300      	movs	r3, #0
 800a848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800a84a:	2300      	movs	r3, #0
 800a84c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800a84e:	2307      	movs	r3, #7
 800a850:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GUI_RX_GPIO_Port, &GPIO_InitStruct);
 800a852:	463b      	mov	r3, r7
 800a854:	4619      	mov	r1, r3
 800a856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a85a:	f008 fdf2 	bl	8013442 <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_RX);
 800a85e:	2218      	movs	r2, #24
 800a860:	2100      	movs	r1, #0
 800a862:	4864      	ldr	r0, [pc, #400]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a864:	f7fc f80c 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800a868:	2200      	movs	r2, #0
 800a86a:	2100      	movs	r1, #0
 800a86c:	4861      	ldr	r0, [pc, #388]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a86e:	f7fb fe7d 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_MEDIUM);
 800a872:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a876:	2100      	movs	r1, #0
 800a878:	485e      	ldr	r0, [pc, #376]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a87a:	f7fb ff77 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 800a87e:	2220      	movs	r2, #32
 800a880:	2100      	movs	r1, #0
 800a882:	485c      	ldr	r0, [pc, #368]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a884:	f7fb feb4 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 800a888:	2200      	movs	r2, #0
 800a88a:	2100      	movs	r1, #0
 800a88c:	4859      	ldr	r0, [pc, #356]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a88e:	f7fb fed5 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800a892:	2280      	movs	r2, #128	; 0x80
 800a894:	2100      	movs	r1, #0
 800a896:	4857      	ldr	r0, [pc, #348]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a898:	f7fb fef6 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800a89c:	2200      	movs	r2, #0
 800a89e:	2100      	movs	r1, #0
 800a8a0:	4854      	ldr	r0, [pc, #336]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8a2:	f7fb ff17 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	2100      	movs	r1, #0
 800a8aa:	4852      	ldr	r0, [pc, #328]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8ac:	f7fb ff38 	bl	8006720 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_USART1_TX);
 800a8b0:	2219      	movs	r2, #25
 800a8b2:	2101      	movs	r1, #1
 800a8b4:	484f      	ldr	r0, [pc, #316]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8b6:	f7fb ffe3 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800a8ba:	2210      	movs	r2, #16
 800a8bc:	2101      	movs	r1, #1
 800a8be:	484d      	ldr	r0, [pc, #308]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8c0:	f7fb fe54 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_MEDIUM);
 800a8c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a8c8:	2101      	movs	r1, #1
 800a8ca:	484a      	ldr	r0, [pc, #296]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8cc:	f7fb ff4e 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	4847      	ldr	r0, [pc, #284]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8d6:	f7fb fe8b 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800a8da:	2200      	movs	r2, #0
 800a8dc:	2101      	movs	r1, #1
 800a8de:	4845      	ldr	r0, [pc, #276]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8e0:	f7fb feac 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800a8e4:	2280      	movs	r2, #128	; 0x80
 800a8e6:	2101      	movs	r1, #1
 800a8e8:	4842      	ldr	r0, [pc, #264]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8ea:	f7fb fecd 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	2101      	movs	r1, #1
 800a8f2:	4840      	ldr	r0, [pc, #256]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8f4:	f7fb feee 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	2101      	movs	r1, #1
 800a8fc:	483d      	ldr	r0, [pc, #244]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a8fe:	f7fb ff0f 	bl	8006720 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN USART1_Init 1 */

  /* Configure the DMA functional parameters for reception */
  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_1, LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE), (uint32_t)DMA_USART1_buf,
 800a902:	2101      	movs	r1, #1
 800a904:	483c      	ldr	r0, [pc, #240]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a906:	f7fc fba0 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800a90a:	4605      	mov	r5, r0
 800a90c:	4c3b      	ldr	r4, [pc, #236]	; (800a9fc <MX_USART1_UART_Init+0x21c>)
 800a90e:	2100      	movs	r1, #0
 800a910:	4838      	ldr	r0, [pc, #224]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a912:	f7fb fe53 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800a916:	4603      	mov	r3, r0
 800a918:	9300      	str	r3, [sp, #0]
 800a91a:	4623      	mov	r3, r4
 800a91c:	462a      	mov	r2, r5
 800a91e:	2100      	movs	r1, #0
 800a920:	4834      	ldr	r0, [pc, #208]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a922:	f7fb ff6f 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1));
  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, 1);
 800a926:	2201      	movs	r2, #1
 800a928:	2100      	movs	r1, #0
 800a92a:	4832      	ldr	r0, [pc, #200]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a92c:	f7fb ff44 	bl	80067b8 <LL_DMA_SetDataLength>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_2, (uint32_t)tbuf1, LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_TRANSMIT),
 800a930:	4c33      	ldr	r4, [pc, #204]	; (800aa00 <MX_USART1_UART_Init+0x220>)
 800a932:	2100      	movs	r1, #0
 800a934:	4830      	ldr	r0, [pc, #192]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a936:	f7fc fb88 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800a93a:	4605      	mov	r5, r0
 800a93c:	2101      	movs	r1, #1
 800a93e:	482d      	ldr	r0, [pc, #180]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a940:	f7fb fe3c 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800a944:	4603      	mov	r3, r0
 800a946:	9300      	str	r3, [sp, #0]
 800a948:	462b      	mov	r3, r5
 800a94a:	4622      	mov	r2, r4
 800a94c:	2101      	movs	r1, #1
 800a94e:	4829      	ldr	r0, [pc, #164]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a950:	f7fb ff58 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2));

  /* Enable DMA transfer complete/error interrupts  */
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_1);
 800a954:	2100      	movs	r1, #0
 800a956:	4827      	ldr	r0, [pc, #156]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a958:	f7fc f832 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_1);
 800a95c:	2100      	movs	r1, #0
 800a95e:	4825      	ldr	r0, [pc, #148]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a960:	f7fc f850 	bl	8006a04 <LL_DMA_EnableIT_TE>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_2);
 800a964:	2101      	movs	r1, #1
 800a966:	4823      	ldr	r0, [pc, #140]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a968:	f7fc f82a 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_2);
 800a96c:	2101      	movs	r1, #1
 800a96e:	4821      	ldr	r0, [pc, #132]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a970:	f7fc f848 	bl	8006a04 <LL_DMA_EnableIT_TE>

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue= LL_USART_PRESCALER_DIV1;
 800a974:	2300      	movs	r3, #0
 800a976:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate=115200;
 800a978:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800a97c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth= LL_USART_DATAWIDTH_8B;
 800a97e:	2300      	movs	r3, #0
 800a980:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits= LL_USART_STOPBITS_1;
 800a982:	2300      	movs	r3, #0
 800a984:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity= LL_USART_PARITY_NONE;
 800a986:	2300      	movs	r3, #0
 800a988:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection= LL_USART_DIRECTION_TX_RX;
 800a98a:	230c      	movs	r3, #12
 800a98c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl= LL_USART_HWCONTROL_NONE;
 800a98e:	2300      	movs	r3, #0
 800a990:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling= LL_USART_OVERSAMPLING_16;
 800a992:	2300      	movs	r3, #0
 800a994:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 800a996:	f107 0318 	add.w	r3, r7, #24
 800a99a:	4619      	mov	r1, r3
 800a99c:	4816      	ldr	r0, [pc, #88]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a99e:	f009 f969 	bl	8013c74 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	4814      	ldr	r0, [pc, #80]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9a6:	f7fc fada 	bl	8006f5e <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 800a9aa:	2100      	movs	r1, #0
 800a9ac:	4812      	ldr	r0, [pc, #72]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9ae:	f7fc faea 	bl	8006f86 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 800a9b2:	4811      	ldr	r0, [pc, #68]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9b4:	f7fc fac3 	bl	8006f3e <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 800a9b8:	480f      	ldr	r0, [pc, #60]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9ba:	f7fc faf8 	bl	8006fae <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800a9be:	480e      	ldr	r0, [pc, #56]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9c0:	f7fc faad 	bl	8006f1e <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1)))|| (!(LL_USART_IsActiveFlag_REACK(USART1))))
 800a9c4:	bf00      	nop
 800a9c6:	480c      	ldr	r0, [pc, #48]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9c8:	f7fc fb07 	bl	8006fda <LL_USART_IsActiveFlag_TEACK>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d0f9      	beq.n	800a9c6 <MX_USART1_UART_Init+0x1e6>
 800a9d2:	4809      	ldr	r0, [pc, #36]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9d4:	f7fc fb15 	bl	8007002 <LL_USART_IsActiveFlag_REACK>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d0f3      	beq.n	800a9c6 <MX_USART1_UART_Init+0x1e6>
  {
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* Enable DMA RX Interrupt */
  LL_USART_EnableDMAReq_RX(USART1);
 800a9de:	4806      	ldr	r0, [pc, #24]	; (800a9f8 <MX_USART1_UART_Init+0x218>)
 800a9e0:	f7fc fb23 	bl	800702a <LL_USART_EnableDMAReq_RX>

  /* Enable DMA Channel Rx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	4803      	ldr	r0, [pc, #12]	; (800a9f4 <MX_USART1_UART_Init+0x214>)
 800a9e8:	f7fb fd7c 	bl	80064e4 <LL_DMA_EnableChannel>

  /* USER CODE END USART1_Init 2 */

}
 800a9ec:	bf00      	nop
 800a9ee:	3738      	adds	r7, #56	; 0x38
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bdb0      	pop	{r4, r5, r7, pc}
 800a9f4:	40020000 	.word	0x40020000
 800a9f8:	40013800 	.word	0x40013800
 800a9fc:	20000914 	.word	0x20000914
 800aa00:	20000860 	.word	0x20000860

0800aa04 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08e      	sub	sp, #56	; 0x38
 800aa08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct={0};
 800aa0a:	f107 0318 	add.w	r3, r7, #24
 800aa0e:	2220      	movs	r2, #32
 800aa10:	2100      	movs	r1, #0
 800aa12:	4618      	mov	r0, r3
 800aa14:	f009 fbd5 	bl	80141c2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800aa18:	463b      	mov	r3, r7
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	605a      	str	r2, [r3, #4]
 800aa20:	609a      	str	r2, [r3, #8]
 800aa22:	60da      	str	r2, [r3, #12]
 800aa24:	611a      	str	r2, [r3, #16]
 800aa26:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800aa28:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800aa2c:	f7fc f9a8 	bl	8006d80 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800aa30:	2001      	movs	r0, #1
 800aa32:	f7fc f98d 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
   PA2   ------> USART2_TX
   PA3   ------> USART2_RX
   */
  GPIO_InitStruct.Pin= Rsrv1_tx_Pin;
 800aa36:	2304      	movs	r3, #4
 800aa38:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800aa3a:	2302      	movs	r3, #2
 800aa3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800aa42:	2300      	movs	r3, #0
 800aa44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800aa46:	2300      	movs	r3, #0
 800aa48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800aa4a:	2307      	movs	r3, #7
 800aa4c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Rsrv1_tx_GPIO_Port, &GPIO_InitStruct);
 800aa4e:	463b      	mov	r3, r7
 800aa50:	4619      	mov	r1, r3
 800aa52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa56:	f008 fcf4 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= Rsrv1_rx_Pin;
 800aa5a:	2308      	movs	r3, #8
 800aa5c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800aa5e:	2302      	movs	r3, #2
 800aa60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800aa62:	2303      	movs	r3, #3
 800aa64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800aa66:	2300      	movs	r3, #0
 800aa68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800aa6e:	2307      	movs	r3, #7
 800aa70:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Rsrv1_rx_GPIO_Port, &GPIO_InitStruct);
 800aa72:	463b      	mov	r3, r7
 800aa74:	4619      	mov	r1, r3
 800aa76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa7a:	f008 fce2 	bl	8013442 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue= LL_USART_PRESCALER_DIV1;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate=115200;
 800aa82:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800aa86:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth= LL_USART_DATAWIDTH_8B;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits= LL_USART_STOPBITS_1;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity= LL_USART_PARITY_NONE;
 800aa90:	2300      	movs	r3, #0
 800aa92:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection= LL_USART_DIRECTION_TX_RX;
 800aa94:	230c      	movs	r3, #12
 800aa96:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl= LL_USART_HWCONTROL_NONE;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling= LL_USART_OVERSAMPLING_16;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800aaa0:	f107 0318 	add.w	r3, r7, #24
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4812      	ldr	r0, [pc, #72]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aaa8:	f009 f8e4 	bl	8013c74 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 800aaac:	2100      	movs	r1, #0
 800aaae:	4810      	ldr	r0, [pc, #64]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aab0:	f7fc fa55 	bl	8006f5e <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 800aab4:	2100      	movs	r1, #0
 800aab6:	480e      	ldr	r0, [pc, #56]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aab8:	f7fc fa65 	bl	8006f86 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 800aabc:	480c      	ldr	r0, [pc, #48]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aabe:	f7fc fa3e 	bl	8006f3e <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 800aac2:	480b      	ldr	r0, [pc, #44]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aac4:	f7fc fa73 	bl	8006fae <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 800aac8:	4809      	ldr	r0, [pc, #36]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aaca:	f7fc fa28 	bl	8006f1e <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2)))|| (!(LL_USART_IsActiveFlag_REACK(USART2))))
 800aace:	bf00      	nop
 800aad0:	4807      	ldr	r0, [pc, #28]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aad2:	f7fc fa82 	bl	8006fda <LL_USART_IsActiveFlag_TEACK>
 800aad6:	4603      	mov	r3, r0
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d0f9      	beq.n	800aad0 <MX_USART2_UART_Init+0xcc>
 800aadc:	4804      	ldr	r0, [pc, #16]	; (800aaf0 <MX_USART2_UART_Init+0xec>)
 800aade:	f7fc fa90 	bl	8007002 <LL_USART_IsActiveFlag_REACK>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d0f3      	beq.n	800aad0 <MX_USART2_UART_Init+0xcc>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800aae8:	bf00      	nop
 800aaea:	3738      	adds	r7, #56	; 0x38
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}
 800aaf0:	40004400 	.word	0x40004400

0800aaf4 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 800aaf4:	b5b0      	push	{r4, r5, r7, lr}
 800aaf6:	b090      	sub	sp, #64	; 0x40
 800aaf8:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct={0};
 800aafa:	f107 0318 	add.w	r3, r7, #24
 800aafe:	2220      	movs	r2, #32
 800ab00:	2100      	movs	r1, #0
 800ab02:	4618      	mov	r0, r3
 800ab04:	f009 fb5d 	bl	80141c2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800ab08:	463b      	mov	r3, r7
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	601a      	str	r2, [r3, #0]
 800ab0e:	605a      	str	r2, [r3, #4]
 800ab10:	609a      	str	r2, [r3, #8]
 800ab12:	60da      	str	r2, [r3, #12]
 800ab14:	611a      	str	r2, [r3, #16]
 800ab16:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800ab18:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800ab1c:	f7fc f930 	bl	8006d80 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800ab20:	2008      	movs	r0, #8
 800ab22:	f7fc f915 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
   PD8   ------> USART3_TX
   PD9   ------> USART3_RX
   */
  GPIO_InitStruct.Pin= PWR1_TX_Pin;
 800ab26:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ab2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800ab2c:	2302      	movs	r3, #2
 800ab2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ab30:	2303      	movs	r3, #3
 800ab32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ab34:	2300      	movs	r3, #0
 800ab36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800ab3c:	2307      	movs	r3, #7
 800ab3e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PWR1_TX_GPIO_Port, &GPIO_InitStruct);
 800ab40:	463b      	mov	r3, r7
 800ab42:	4619      	mov	r1, r3
 800ab44:	486e      	ldr	r0, [pc, #440]	; (800ad00 <MX_USART3_UART_Init+0x20c>)
 800ab46:	f008 fc7c 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= PWR1_RX_Pin;
 800ab4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab4e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800ab50:	2302      	movs	r3, #2
 800ab52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ab54:	2303      	movs	r3, #3
 800ab56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_7;
 800ab60:	2307      	movs	r3, #7
 800ab62:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PWR1_RX_GPIO_Port, &GPIO_InitStruct);
 800ab64:	463b      	mov	r3, r7
 800ab66:	4619      	mov	r1, r3
 800ab68:	4865      	ldr	r0, [pc, #404]	; (800ad00 <MX_USART3_UART_Init+0x20c>)
 800ab6a:	f008 fc6a 	bl	8013442 <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_USART3_RX);
 800ab6e:	221c      	movs	r2, #28
 800ab70:	2102      	movs	r1, #2
 800ab72:	4864      	ldr	r0, [pc, #400]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ab74:	f7fb fe84 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800ab78:	2200      	movs	r2, #0
 800ab7a:	2102      	movs	r1, #2
 800ab7c:	4861      	ldr	r0, [pc, #388]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ab7e:	f7fb fcf5 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800ab82:	2200      	movs	r2, #0
 800ab84:	2102      	movs	r1, #2
 800ab86:	485f      	ldr	r0, [pc, #380]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ab88:	f7fb fdf0 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_CIRCULAR);
 800ab8c:	2220      	movs	r2, #32
 800ab8e:	2102      	movs	r1, #2
 800ab90:	485c      	ldr	r0, [pc, #368]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ab92:	f7fb fd2d 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 800ab96:	2200      	movs	r2, #0
 800ab98:	2102      	movs	r1, #2
 800ab9a:	485a      	ldr	r0, [pc, #360]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ab9c:	f7fb fd4e 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 800aba0:	2280      	movs	r2, #128	; 0x80
 800aba2:	2102      	movs	r1, #2
 800aba4:	4857      	ldr	r0, [pc, #348]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800aba6:	f7fb fd6f 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 800abaa:	2200      	movs	r2, #0
 800abac:	2102      	movs	r1, #2
 800abae:	4855      	ldr	r0, [pc, #340]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abb0:	f7fb fd90 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 800abb4:	2200      	movs	r2, #0
 800abb6:	2102      	movs	r1, #2
 800abb8:	4852      	ldr	r0, [pc, #328]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abba:	f7fb fdb1 	bl	8006720 <LL_DMA_SetMemorySize>

  /* USART3_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_USART3_TX);
 800abbe:	221d      	movs	r2, #29
 800abc0:	2103      	movs	r1, #3
 800abc2:	4850      	ldr	r0, [pc, #320]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abc4:	f7fb fe5c 	bl	8006880 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800abc8:	2210      	movs	r2, #16
 800abca:	2103      	movs	r1, #3
 800abcc:	484d      	ldr	r0, [pc, #308]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abce:	f7fb fccd 	bl	800656c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 800abd2:	2200      	movs	r2, #0
 800abd4:	2103      	movs	r1, #3
 800abd6:	484b      	ldr	r0, [pc, #300]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abd8:	f7fb fdc8 	bl	800676c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 800abdc:	2200      	movs	r2, #0
 800abde:	2103      	movs	r1, #3
 800abe0:	4848      	ldr	r0, [pc, #288]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abe2:	f7fb fd05 	bl	80065f0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 800abe6:	2200      	movs	r2, #0
 800abe8:	2103      	movs	r1, #3
 800abea:	4846      	ldr	r0, [pc, #280]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abec:	f7fb fd26 	bl	800663c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 800abf0:	2280      	movs	r2, #128	; 0x80
 800abf2:	2103      	movs	r1, #3
 800abf4:	4843      	ldr	r0, [pc, #268]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800abf6:	f7fb fd47 	bl	8006688 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 800abfa:	2200      	movs	r2, #0
 800abfc:	2103      	movs	r1, #3
 800abfe:	4841      	ldr	r0, [pc, #260]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac00:	f7fb fd68 	bl	80066d4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 800ac04:	2200      	movs	r2, #0
 800ac06:	2103      	movs	r1, #3
 800ac08:	483e      	ldr	r0, [pc, #248]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac0a:	f7fb fd89 	bl	8006720 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN USART3_Init 1 */

  /* Configure the DMA functional parameters for reception */
  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_3, LL_USART_DMA_GetRegAddr(USART3, LL_USART_DMA_REG_DATA_RECEIVE), (uint32_t)DMA_USART3_buf,
 800ac0e:	2101      	movs	r1, #1
 800ac10:	483d      	ldr	r0, [pc, #244]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800ac12:	f7fc fa1a 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800ac16:	4605      	mov	r5, r0
 800ac18:	4c3c      	ldr	r4, [pc, #240]	; (800ad0c <MX_USART3_UART_Init+0x218>)
 800ac1a:	2102      	movs	r1, #2
 800ac1c:	4839      	ldr	r0, [pc, #228]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac1e:	f7fb fccd 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800ac22:	4603      	mov	r3, r0
 800ac24:	9300      	str	r3, [sp, #0]
 800ac26:	4623      	mov	r3, r4
 800ac28:	462a      	mov	r2, r5
 800ac2a:	2102      	movs	r1, #2
 800ac2c:	4835      	ldr	r0, [pc, #212]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac2e:	f7fb fde9 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3));
  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, 1);
 800ac32:	2201      	movs	r2, #1
 800ac34:	2102      	movs	r1, #2
 800ac36:	4833      	ldr	r0, [pc, #204]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac38:	f7fb fdbe 	bl	80067b8 <LL_DMA_SetDataLength>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_4, (uint32_t)tbuf3, LL_USART_DMA_GetRegAddr(USART3, LL_USART_DMA_REG_DATA_TRANSMIT),
 800ac3c:	4c34      	ldr	r4, [pc, #208]	; (800ad10 <MX_USART3_UART_Init+0x21c>)
 800ac3e:	2100      	movs	r1, #0
 800ac40:	4831      	ldr	r0, [pc, #196]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800ac42:	f7fc fa02 	bl	800704a <LL_USART_DMA_GetRegAddr>
 800ac46:	4605      	mov	r5, r0
 800ac48:	2103      	movs	r1, #3
 800ac4a:	482e      	ldr	r0, [pc, #184]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac4c:	f7fb fcb6 	bl	80065bc <LL_DMA_GetDataTransferDirection>
 800ac50:	4603      	mov	r3, r0
 800ac52:	9300      	str	r3, [sp, #0]
 800ac54:	462b      	mov	r3, r5
 800ac56:	4622      	mov	r2, r4
 800ac58:	2103      	movs	r1, #3
 800ac5a:	482a      	ldr	r0, [pc, #168]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac5c:	f7fb fdd2 	bl	8006804 <LL_DMA_ConfigAddresses>
    LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4));

  /* Enable DMA transfer complete/error interrupts  */
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_3);
 800ac60:	2102      	movs	r1, #2
 800ac62:	4828      	ldr	r0, [pc, #160]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac64:	f7fb feac 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_3);
 800ac68:	2102      	movs	r1, #2
 800ac6a:	4826      	ldr	r0, [pc, #152]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac6c:	f7fb feca 	bl	8006a04 <LL_DMA_EnableIT_TE>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
 800ac70:	2103      	movs	r1, #3
 800ac72:	4824      	ldr	r0, [pc, #144]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac74:	f7fb fea4 	bl	80069c0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_4);
 800ac78:	2103      	movs	r1, #3
 800ac7a:	4822      	ldr	r0, [pc, #136]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800ac7c:	f7fb fec2 	bl	8006a04 <LL_DMA_EnableIT_TE>

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue= LL_USART_PRESCALER_DIV1;
 800ac80:	2300      	movs	r3, #0
 800ac82:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate=57600;
 800ac84:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800ac88:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth= LL_USART_DATAWIDTH_8B;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits= LL_USART_STOPBITS_1;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity= LL_USART_PARITY_NONE;
 800ac92:	2300      	movs	r3, #0
 800ac94:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection= LL_USART_DIRECTION_TX_RX;
 800ac96:	230c      	movs	r3, #12
 800ac98:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl= LL_USART_HWCONTROL_NONE;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling= LL_USART_OVERSAMPLING_16;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800aca2:	f107 0318 	add.w	r3, r7, #24
 800aca6:	4619      	mov	r1, r3
 800aca8:	4817      	ldr	r0, [pc, #92]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acaa:	f008 ffe3 	bl	8013c74 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 800acae:	2100      	movs	r1, #0
 800acb0:	4815      	ldr	r0, [pc, #84]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acb2:	f7fc f954 	bl	8006f5e <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 800acb6:	2100      	movs	r1, #0
 800acb8:	4813      	ldr	r0, [pc, #76]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acba:	f7fc f964 	bl	8006f86 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 800acbe:	4812      	ldr	r0, [pc, #72]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acc0:	f7fc f93d 	bl	8006f3e <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART3);
 800acc4:	4810      	ldr	r0, [pc, #64]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acc6:	f7fc f972 	bl	8006fae <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 800acca:	480f      	ldr	r0, [pc, #60]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800accc:	f7fc f927 	bl	8006f1e <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3)))|| (!(LL_USART_IsActiveFlag_REACK(USART3))))
 800acd0:	bf00      	nop
 800acd2:	480d      	ldr	r0, [pc, #52]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acd4:	f7fc f981 	bl	8006fda <LL_USART_IsActiveFlag_TEACK>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d0f9      	beq.n	800acd2 <MX_USART3_UART_Init+0x1de>
 800acde:	480a      	ldr	r0, [pc, #40]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800ace0:	f7fc f98f 	bl	8007002 <LL_USART_IsActiveFlag_REACK>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d0f3      	beq.n	800acd2 <MX_USART3_UART_Init+0x1de>
  {
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* Enable DMA RX Interrupt */
  LL_USART_EnableDMAReq_RX(USART3);
 800acea:	4807      	ldr	r0, [pc, #28]	; (800ad08 <MX_USART3_UART_Init+0x214>)
 800acec:	f7fc f99d 	bl	800702a <LL_USART_EnableDMAReq_RX>

  /* Enable DMA Channel Rx */
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3);
 800acf0:	2102      	movs	r1, #2
 800acf2:	4804      	ldr	r0, [pc, #16]	; (800ad04 <MX_USART3_UART_Init+0x210>)
 800acf4:	f7fb fbf6 	bl	80064e4 <LL_DMA_EnableChannel>

  /* USER CODE END USART3_Init 2 */

}
 800acf8:	bf00      	nop
 800acfa:	3738      	adds	r7, #56	; 0x38
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bdb0      	pop	{r4, r5, r7, pc}
 800ad00:	48000c00 	.word	0x48000c00
 800ad04:	40020000 	.word	0x40020000
 800ad08:	40004800 	.word	0x40004800
 800ad0c:	20000a3c 	.word	0x20000a3c
 800ad10:	20000a40 	.word	0x20000a40

0800ad14 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b090      	sub	sp, #64	; 0x40
 800ad18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct={0};
 800ad1a:	f107 0318 	add.w	r3, r7, #24
 800ad1e:	2228      	movs	r2, #40	; 0x28
 800ad20:	2100      	movs	r1, #0
 800ad22:	4618      	mov	r0, r3
 800ad24:	f009 fa4d 	bl	80141c2 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800ad28:	463b      	mov	r3, r7
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	601a      	str	r2, [r3, #0]
 800ad2e:	605a      	str	r2, [r3, #4]
 800ad30:	609a      	str	r2, [r3, #8]
 800ad32:	60da      	str	r2, [r3, #12]
 800ad34:	611a      	str	r2, [r3, #16]
 800ad36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800ad38:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ad3c:	f7fc f838 	bl	8006db0 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800ad40:	2001      	movs	r0, #1
 800ad42:	f7fc f805 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
   PA5   ------> SPI1_SCK
   PA7   ------> SPI1_MOSI
   */
  GPIO_InitStruct.Pin= LL_GPIO_PIN_5;
 800ad46:	2320      	movs	r3, #32
 800ad48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800ad4a:	2302      	movs	r3, #2
 800ad4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ad4e:	2303      	movs	r3, #3
 800ad50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ad52:	2300      	movs	r3, #0
 800ad54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ad56:	2300      	movs	r3, #0
 800ad58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_5;
 800ad5a:	2305      	movs	r3, #5
 800ad5c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad5e:	463b      	mov	r3, r7
 800ad60:	4619      	mov	r1, r3
 800ad62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ad66:	f008 fb6c 	bl	8013442 <LL_GPIO_Init>

  GPIO_InitStruct.Pin= LL_GPIO_PIN_7;
 800ad6a:	2380      	movs	r3, #128	; 0x80
 800ad6c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_ALTERNATE;
 800ad6e:	2302      	movs	r3, #2
 800ad70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ad72:	2303      	movs	r3, #3
 800ad74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ad76:	2300      	movs	r3, #0
 800ad78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate= LL_GPIO_AF_5;
 800ad7e:	2305      	movs	r3, #5
 800ad80:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad82:	463b      	mov	r3, r7
 800ad84:	4619      	mov	r1, r3
 800ad86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ad8a:	f008 fb5a 	bl	8013442 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection= LL_SPI_FULL_DUPLEX;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode= LL_SPI_MODE_MASTER;
 800ad92:	f44f 7382 	mov.w	r3, #260	; 0x104
 800ad96:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth= LL_SPI_DATAWIDTH_8BIT;
 800ad98:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800ad9c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity= LL_SPI_POLARITY_LOW;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase= LL_SPI_PHASE_1EDGE;
 800ada2:	2300      	movs	r3, #0
 800ada4:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS= LL_SPI_NSS_SOFT;
 800ada6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate= LL_SPI_BAUDRATEPRESCALER_DIV16;
 800adac:	2318      	movs	r3, #24
 800adae:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder= LL_SPI_MSB_FIRST;
 800adb0:	2300      	movs	r3, #0
 800adb2:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation= LL_SPI_CRCCALCULATION_DISABLE;
 800adb4:	2300      	movs	r3, #0
 800adb6:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly=7;
 800adb8:	2307      	movs	r3, #7
 800adba:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800adbc:	f107 0318 	add.w	r3, r7, #24
 800adc0:	4619      	mov	r1, r3
 800adc2:	4808      	ldr	r0, [pc, #32]	; (800ade4 <MX_SPI1_Init+0xd0>)
 800adc4:	f008 fe65 	bl	8013a92 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800adc8:	2100      	movs	r1, #0
 800adca:	4806      	ldr	r0, [pc, #24]	; (800ade4 <MX_SPI1_Init+0xd0>)
 800adcc:	f7fc f884 	bl	8006ed8 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 800add0:	4804      	ldr	r0, [pc, #16]	; (800ade4 <MX_SPI1_Init+0xd0>)
 800add2:	f7fc f894 	bl	8006efe <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* Enable SPI1 */
  LL_SPI_Enable(SPI1);
 800add6:	4803      	ldr	r0, [pc, #12]	; (800ade4 <MX_SPI1_Init+0xd0>)
 800add8:	f7fc f86e 	bl	8006eb8 <LL_SPI_Enable>

  /* USER CODE END SPI1_Init 2 */

}
 800addc:	bf00      	nop
 800adde:	3740      	adds	r7, #64	; 0x40
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	40013000 	.word	0x40013000

0800ade8 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b09c      	sub	sp, #112	; 0x70
 800adec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  uint8_t FREQ=30;
 800adee:	231e      	movs	r3, #30
 800adf0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint32_t PRESCALER_VALUE=(SystemCoreClock/ (TIM_COUNTER_CONST* FREQ))- 1;
 800adf4:	4b52      	ldr	r3, [pc, #328]	; (800af40 <MX_TIM1_Init+0x158>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800adfc:	f64e 2160 	movw	r1, #60000	; 0xea60
 800ae00:	fb01 f202 	mul.w	r2, r1, r2
 800ae04:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	66bb      	str	r3, [r7, #104]	; 0x68
  uint32_t PERIOD_VALUE=TIM_COUNTER_CONST- 1;
 800ae0c:	f64e 235f 	movw	r3, #59999	; 0xea5f
 800ae10:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t PULSE_VALUE=(PERIOD_VALUE+ 1)* 2/ (1000/ FREQ);
 800ae12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae14:	3301      	adds	r3, #1
 800ae16:	005b      	lsls	r3, r3, #1
 800ae18:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800ae1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ae20:	fb91 f2f2 	sdiv	r2, r1, r2
 800ae24:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae28:	663b      	str	r3, [r7, #96]	; 0x60

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig={0};
 800ae2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800ae2e:	2200      	movs	r2, #0
 800ae30:	601a      	str	r2, [r3, #0]
 800ae32:	605a      	str	r2, [r3, #4]
 800ae34:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC={0};
 800ae36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	601a      	str	r2, [r3, #0]
 800ae3e:	605a      	str	r2, [r3, #4]
 800ae40:	609a      	str	r2, [r3, #8]
 800ae42:	60da      	str	r2, [r3, #12]
 800ae44:	611a      	str	r2, [r3, #16]
 800ae46:	615a      	str	r2, [r3, #20]
 800ae48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig={0};
 800ae4a:	1d3b      	adds	r3, r7, #4
 800ae4c:	2234      	movs	r2, #52	; 0x34
 800ae4e:	2100      	movs	r1, #0
 800ae50:	4618      	mov	r0, r3
 800ae52:	f009 f9b6 	bl	80141c2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance= TIM1;
 800ae56:	4b3b      	ldr	r3, [pc, #236]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae58:	4a3b      	ldr	r2, [pc, #236]	; (800af48 <MX_TIM1_Init+0x160>)
 800ae5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler=PRESCALER_VALUE;
 800ae5c:	4a39      	ldr	r2, [pc, #228]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ae60:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode= TIM_COUNTERMODE_UP;
 800ae62:	4b38      	ldr	r3, [pc, #224]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae64:	2200      	movs	r2, #0
 800ae66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period=PERIOD_VALUE;
 800ae68:	4a36      	ldr	r2, [pc, #216]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae6c:	60d3      	str	r3, [r2, #12]
  htim1.Init.ClockDivision= TIM_CLOCKDIVISION_DIV1;
 800ae6e:	4b35      	ldr	r3, [pc, #212]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae70:	2200      	movs	r2, #0
 800ae72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter=0;
 800ae74:	4b33      	ldr	r3, [pc, #204]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae76:	2200      	movs	r2, #0
 800ae78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ae7a:	4b32      	ldr	r3, [pc, #200]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_PWM_Init(&htim1)!= HAL_OK)
 800ae80:	4830      	ldr	r0, [pc, #192]	; (800af44 <MX_TIM1_Init+0x15c>)
 800ae82:	f004 ffeb 	bl	800fe5c <HAL_TIM_PWM_Init>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d001      	beq.n	800ae90 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800ae8c:	f001 fe0e 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_RESET;
 800ae90:	2300      	movs	r3, #0
 800ae92:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2= TIM_TRGO2_RESET;
 800ae94:	2300      	movs	r3, #0
 800ae96:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)!= HAL_OK)
 800ae9c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800aea0:	4619      	mov	r1, r3
 800aea2:	4828      	ldr	r0, [pc, #160]	; (800af44 <MX_TIM1_Init+0x15c>)
 800aea4:	f006 fa0c 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800aeae:	f001 fdfd 	bl	800caac <Error_Handler>
  }
  sConfigOC.OCMode= TIM_OCMODE_PWM1;
 800aeb2:	2360      	movs	r3, #96	; 0x60
 800aeb4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse=PULSE_VALUE;
 800aeb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aeb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity= TIM_OCPOLARITY_HIGH;
 800aeba:	2300      	movs	r3, #0
 800aebc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity= TIM_OCNPOLARITY_HIGH;
 800aebe:	2300      	movs	r3, #0
 800aec0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode= TIM_OCFAST_DISABLE;
 800aec2:	2300      	movs	r3, #0
 800aec4:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState= TIM_OCIDLESTATE_RESET;
 800aec6:	2300      	movs	r3, #0
 800aec8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState= TIM_OCNIDLESTATE_RESET;
 800aeca:	2300      	movs	r3, #0
 800aecc:	653b      	str	r3, [r7, #80]	; 0x50
  if(HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)!= HAL_OK)
 800aece:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800aed2:	2200      	movs	r2, #0
 800aed4:	4619      	mov	r1, r3
 800aed6:	481b      	ldr	r0, [pc, #108]	; (800af44 <MX_TIM1_Init+0x15c>)
 800aed8:	f005 fb46 	bl	8010568 <HAL_TIM_PWM_ConfigChannel>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d001      	beq.n	800aee6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800aee2:	f001 fde3 	bl	800caac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode= TIM_OSSR_DISABLE;
 800aee6:	2300      	movs	r3, #0
 800aee8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode= TIM_OSSI_DISABLE;
 800aeea:	2300      	movs	r3, #0
 800aeec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel= TIM_LOCKLEVEL_OFF;
 800aeee:	2300      	movs	r3, #0
 800aef0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime=0;
 800aef2:	2300      	movs	r3, #0
 800aef4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState= TIM_BREAK_DISABLE;
 800aef6:	2300      	movs	r3, #0
 800aef8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity= TIM_BREAKPOLARITY_HIGH;
 800aefa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aefe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter=0;
 800af00:	2300      	movs	r3, #0
 800af02:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode= TIM_BREAK_AFMODE_INPUT;
 800af04:	2300      	movs	r3, #0
 800af06:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State= TIM_BREAK2_DISABLE;
 800af08:	2300      	movs	r3, #0
 800af0a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity= TIM_BREAK2POLARITY_HIGH;
 800af0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800af10:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter=0;
 800af12:	2300      	movs	r3, #0
 800af14:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode= TIM_BREAK_AFMODE_INPUT;
 800af16:	2300      	movs	r3, #0
 800af18:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput= TIM_AUTOMATICOUTPUT_DISABLE;
 800af1a:	2300      	movs	r3, #0
 800af1c:	637b      	str	r3, [r7, #52]	; 0x34
  if(HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)!= HAL_OK)
 800af1e:	1d3b      	adds	r3, r7, #4
 800af20:	4619      	mov	r1, r3
 800af22:	4808      	ldr	r0, [pc, #32]	; (800af44 <MX_TIM1_Init+0x15c>)
 800af24:	f006 fa62 	bl	80113ec <HAL_TIMEx_ConfigBreakDeadTime>
 800af28:	4603      	mov	r3, r0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d001      	beq.n	800af32 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800af2e:	f001 fdbd 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800af32:	4804      	ldr	r0, [pc, #16]	; (800af44 <MX_TIM1_Init+0x15c>)
 800af34:	f001 ff88 	bl	800ce48 <HAL_TIM_MspPostInit>

}
 800af38:	bf00      	nop
 800af3a:	3770      	adds	r7, #112	; 0x70
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	20000024 	.word	0x20000024
 800af44:	20000d9c 	.word	0x20000d9c
 800af48:	40012c00 	.word	0x40012c00

0800af4c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b08c      	sub	sp, #48	; 0x30
 800af50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  uint32_t PRESCALER_VALUE=(SystemCoreClock/ TIM_COUNTER_CLOCK )- 1; // 170-1
 800af52:	4b36      	ldr	r3, [pc, #216]	; (800b02c <MX_TIM2_Init+0xe0>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a36      	ldr	r2, [pc, #216]	; (800b030 <MX_TIM2_Init+0xe4>)
 800af58:	fba2 2303 	umull	r2, r3, r2, r3
 800af5c:	0c9b      	lsrs	r3, r3, #18
 800af5e:	3b01      	subs	r3, #1
 800af60:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t PERIOD_VALUE=(TIM_COUNTER_CLOCK / 200)- 1; // 5000-1
 800af62:	f241 3387 	movw	r3, #4999	; 0x1387
 800af66:	62bb      	str	r3, [r7, #40]	; 0x28

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig={0};
 800af68:	f107 031c 	add.w	r3, r7, #28
 800af6c:	2200      	movs	r2, #0
 800af6e:	601a      	str	r2, [r3, #0]
 800af70:	605a      	str	r2, [r3, #4]
 800af72:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC={0};
 800af74:	463b      	mov	r3, r7
 800af76:	2200      	movs	r2, #0
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	605a      	str	r2, [r3, #4]
 800af7c:	609a      	str	r2, [r3, #8]
 800af7e:	60da      	str	r2, [r3, #12]
 800af80:	611a      	str	r2, [r3, #16]
 800af82:	615a      	str	r2, [r3, #20]
 800af84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance= TIM2;
 800af86:	4b2b      	ldr	r3, [pc, #172]	; (800b034 <MX_TIM2_Init+0xe8>)
 800af88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800af8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler=PRESCALER_VALUE;
 800af8e:	4a29      	ldr	r2, [pc, #164]	; (800b034 <MX_TIM2_Init+0xe8>)
 800af90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af92:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode= TIM_COUNTERMODE_UP;
 800af94:	4b27      	ldr	r3, [pc, #156]	; (800b034 <MX_TIM2_Init+0xe8>)
 800af96:	2200      	movs	r2, #0
 800af98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period=PERIOD_VALUE;
 800af9a:	4a26      	ldr	r2, [pc, #152]	; (800b034 <MX_TIM2_Init+0xe8>)
 800af9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af9e:	60d3      	str	r3, [r2, #12]
  htim2.Init.ClockDivision= TIM_CLOCKDIVISION_DIV1;
 800afa0:	4b24      	ldr	r3, [pc, #144]	; (800b034 <MX_TIM2_Init+0xe8>)
 800afa2:	2200      	movs	r2, #0
 800afa4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800afa6:	4b23      	ldr	r3, [pc, #140]	; (800b034 <MX_TIM2_Init+0xe8>)
 800afa8:	2200      	movs	r2, #0
 800afaa:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_PWM_Init(&htim2)!= HAL_OK)
 800afac:	4821      	ldr	r0, [pc, #132]	; (800b034 <MX_TIM2_Init+0xe8>)
 800afae:	f004 ff55 	bl	800fe5c <HAL_TIM_PWM_Init>
 800afb2:	4603      	mov	r3, r0
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d001      	beq.n	800afbc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800afb8:	f001 fd78 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_RESET;
 800afbc:	2300      	movs	r3, #0
 800afbe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800afc0:	2300      	movs	r3, #0
 800afc2:	627b      	str	r3, [r7, #36]	; 0x24
  if(HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)!= HAL_OK)
 800afc4:	f107 031c 	add.w	r3, r7, #28
 800afc8:	4619      	mov	r1, r3
 800afca:	481a      	ldr	r0, [pc, #104]	; (800b034 <MX_TIM2_Init+0xe8>)
 800afcc:	f006 f978 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d001      	beq.n	800afda <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800afd6:	f001 fd69 	bl	800caac <Error_Handler>
  }
  sConfigOC.OCMode= TIM_OCMODE_PWM1;
 800afda:	2360      	movs	r3, #96	; 0x60
 800afdc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse=0;
 800afde:	2300      	movs	r3, #0
 800afe0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity= TIM_OCPOLARITY_LOW;
 800afe2:	2302      	movs	r3, #2
 800afe4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode= TIM_OCFAST_DISABLE;
 800afe6:	2300      	movs	r3, #0
 800afe8:	613b      	str	r3, [r7, #16]
  if(HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)!= HAL_OK)
 800afea:	463b      	mov	r3, r7
 800afec:	2200      	movs	r2, #0
 800afee:	4619      	mov	r1, r3
 800aff0:	4810      	ldr	r0, [pc, #64]	; (800b034 <MX_TIM2_Init+0xe8>)
 800aff2:	f005 fab9 	bl	8010568 <HAL_TIM_PWM_ConfigChannel>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800affc:	f001 fd56 	bl	800caac <Error_Handler>
  }
  sConfigOC.Pulse=0;
 800b000:	2300      	movs	r3, #0
 800b002:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity= TIM_OCPOLARITY_HIGH;
 800b004:	2300      	movs	r3, #0
 800b006:	60bb      	str	r3, [r7, #8]
  if(HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)!= HAL_OK)
 800b008:	463b      	mov	r3, r7
 800b00a:	2204      	movs	r2, #4
 800b00c:	4619      	mov	r1, r3
 800b00e:	4809      	ldr	r0, [pc, #36]	; (800b034 <MX_TIM2_Init+0xe8>)
 800b010:	f005 faaa 	bl	8010568 <HAL_TIM_PWM_ConfigChannel>
 800b014:	4603      	mov	r3, r0
 800b016:	2b00      	cmp	r3, #0
 800b018:	d001      	beq.n	800b01e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800b01a:	f001 fd47 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800b01e:	4805      	ldr	r0, [pc, #20]	; (800b034 <MX_TIM2_Init+0xe8>)
 800b020:	f001 ff12 	bl	800ce48 <HAL_TIM_MspPostInit>

}
 800b024:	bf00      	nop
 800b026:	3730      	adds	r7, #48	; 0x30
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}
 800b02c:	20000024 	.word	0x20000024
 800b030:	431bde83 	.word	0x431bde83
 800b034:	20000e74 	.word	0x20000e74

0800b038 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b08a      	sub	sp, #40	; 0x28
 800b03c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  uint32_t PRESCALER_VALUE=68- 1;
 800b03e:	2343      	movs	r3, #67	; 0x43
 800b040:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t PERIOD_VALUE=10- 1;
 800b042:	2309      	movs	r3, #9
 800b044:	623b      	str	r3, [r7, #32]

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig={0};
 800b046:	f107 030c 	add.w	r3, r7, #12
 800b04a:	2200      	movs	r2, #0
 800b04c:	601a      	str	r2, [r3, #0]
 800b04e:	605a      	str	r2, [r3, #4]
 800b050:	609a      	str	r2, [r3, #8]
 800b052:	60da      	str	r2, [r3, #12]
 800b054:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig={0};
 800b056:	463b      	mov	r3, r7
 800b058:	2200      	movs	r2, #0
 800b05a:	601a      	str	r2, [r3, #0]
 800b05c:	605a      	str	r2, [r3, #4]
 800b05e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance= TIM3;
 800b060:	4b1d      	ldr	r3, [pc, #116]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b062:	4a1e      	ldr	r2, [pc, #120]	; (800b0dc <MX_TIM3_Init+0xa4>)
 800b064:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler=PRESCALER_VALUE;
 800b066:	4a1c      	ldr	r2, [pc, #112]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b06a:	6053      	str	r3, [r2, #4]
  htim3.Init.CounterMode= TIM_COUNTERMODE_UP;
 800b06c:	4b1a      	ldr	r3, [pc, #104]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b06e:	2200      	movs	r2, #0
 800b070:	609a      	str	r2, [r3, #8]
  htim3.Init.Period=PERIOD_VALUE;
 800b072:	4a19      	ldr	r2, [pc, #100]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b074:	6a3b      	ldr	r3, [r7, #32]
 800b076:	60d3      	str	r3, [r2, #12]
  htim3.Init.ClockDivision= TIM_CLOCKDIVISION_DIV1;
 800b078:	4b17      	ldr	r3, [pc, #92]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b07a:	2200      	movs	r2, #0
 800b07c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b07e:	4b16      	ldr	r3, [pc, #88]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b080:	2200      	movs	r2, #0
 800b082:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 800b084:	4814      	ldr	r0, [pc, #80]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b086:	f004 fda9 	bl	800fbdc <HAL_TIM_Base_Init>
 800b08a:	4603      	mov	r3, r0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d001      	beq.n	800b094 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 800b090:	f001 fd0c 	bl	800caac <Error_Handler>
  }
  sSlaveConfig.SlaveMode= TIM_SLAVEMODE_DISABLE;
 800b094:	2300      	movs	r3, #0
 800b096:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger= TIM_TS_ITR0;
 800b098:	2300      	movs	r3, #0
 800b09a:	613b      	str	r3, [r7, #16]
  if(HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig)!= HAL_OK)
 800b09c:	f107 030c 	add.w	r3, r7, #12
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	480d      	ldr	r0, [pc, #52]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b0a4:	f005 fb70 	bl	8010788 <HAL_TIM_SlaveConfigSynchro>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d001      	beq.n	800b0b2 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800b0ae:	f001 fcfd 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_UPDATE;
 800b0b2:	2320      	movs	r3, #32
 800b0b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	60bb      	str	r3, [r7, #8]
  if(HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 800b0ba:	463b      	mov	r3, r7
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4806      	ldr	r0, [pc, #24]	; (800b0d8 <MX_TIM3_Init+0xa0>)
 800b0c0:	f006 f8fe 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d001      	beq.n	800b0ce <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800b0ca:	f001 fcef 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b0ce:	bf00      	nop
 800b0d0:	3728      	adds	r7, #40	; 0x28
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	20000c78 	.word	0x20000c78
 800b0dc:	40000400 	.word	0x40000400

0800b0e0 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  uint32_t PRESCALER_VALUE=170- 1;
 800b0e6:	23a9      	movs	r3, #169	; 0xa9
 800b0e8:	617b      	str	r3, [r7, #20]
  uint32_t PERIOD_VALUE=200- 1;
 800b0ea:	23c7      	movs	r3, #199	; 0xc7
 800b0ec:	613b      	str	r3, [r7, #16]

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig={0};
 800b0ee:	1d3b      	adds	r3, r7, #4
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	601a      	str	r2, [r3, #0]
 800b0f4:	605a      	str	r2, [r3, #4]
 800b0f6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance= TIM6;
 800b0f8:	4b14      	ldr	r3, [pc, #80]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b0fa:	4a15      	ldr	r2, [pc, #84]	; (800b150 <MX_TIM6_Init+0x70>)
 800b0fc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler=PRESCALER_VALUE;
 800b0fe:	4a13      	ldr	r2, [pc, #76]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	6053      	str	r3, [r2, #4]
  htim6.Init.CounterMode= TIM_COUNTERMODE_UP;
 800b104:	4b11      	ldr	r3, [pc, #68]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b106:	2200      	movs	r2, #0
 800b108:	609a      	str	r2, [r3, #8]
  htim6.Init.Period=PERIOD_VALUE;
 800b10a:	4a10      	ldr	r2, [pc, #64]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b110:	4b0e      	ldr	r3, [pc, #56]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b112:	2200      	movs	r2, #0
 800b114:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&htim6)!= HAL_OK)
 800b116:	480d      	ldr	r0, [pc, #52]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b118:	f004 fd60 	bl	800fbdc <HAL_TIM_Base_Init>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d001      	beq.n	800b126 <MX_TIM6_Init+0x46>
  {
    Error_Handler();
 800b122:	f001 fcc3 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_RESET;
 800b126:	2300      	movs	r3, #0
 800b128:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800b12a:	2300      	movs	r3, #0
 800b12c:	60fb      	str	r3, [r7, #12]
  if(HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)!= HAL_OK)
 800b12e:	1d3b      	adds	r3, r7, #4
 800b130:	4619      	mov	r1, r3
 800b132:	4806      	ldr	r0, [pc, #24]	; (800b14c <MX_TIM6_Init+0x6c>)
 800b134:	f006 f8c4 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800b138:	4603      	mov	r3, r0
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d001      	beq.n	800b142 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800b13e:	f001 fcb5 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800b142:	bf00      	nop
 800b144:	3718      	adds	r7, #24
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	20000d50 	.word	0x20000d50
 800b150:	40001000 	.word	0x40001000

0800b154 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  uint32_t PRESCALER_VALUE=17000- 1;
 800b15a:	f244 2367 	movw	r3, #16999	; 0x4267
 800b15e:	617b      	str	r3, [r7, #20]
  uint32_t PERIOD_VALUE=10000- 1;
 800b160:	f242 730f 	movw	r3, #9999	; 0x270f
 800b164:	613b      	str	r3, [r7, #16]

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig={0};
 800b166:	1d3b      	adds	r3, r7, #4
 800b168:	2200      	movs	r2, #0
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	605a      	str	r2, [r3, #4]
 800b16e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance= TIM7;
 800b170:	4b14      	ldr	r3, [pc, #80]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b172:	4a15      	ldr	r2, [pc, #84]	; (800b1c8 <MX_TIM7_Init+0x74>)
 800b174:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler=PRESCALER_VALUE;
 800b176:	4a13      	ldr	r2, [pc, #76]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	6053      	str	r3, [r2, #4]
  htim7.Init.CounterMode= TIM_COUNTERMODE_UP;
 800b17c:	4b11      	ldr	r3, [pc, #68]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b17e:	2200      	movs	r2, #0
 800b180:	609a      	str	r2, [r3, #8]
  htim7.Init.Period=PERIOD_VALUE;
 800b182:	4a10      	ldr	r2, [pc, #64]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	60d3      	str	r3, [r2, #12]
  htim7.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b188:	4b0e      	ldr	r3, [pc, #56]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&htim7)!= HAL_OK)
 800b18e:	480d      	ldr	r0, [pc, #52]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b190:	f004 fd24 	bl	800fbdc <HAL_TIM_Base_Init>
 800b194:	4603      	mov	r3, r0
 800b196:	2b00      	cmp	r3, #0
 800b198:	d001      	beq.n	800b19e <MX_TIM7_Init+0x4a>
  {
    Error_Handler();
 800b19a:	f001 fc87 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_UPDATE;
 800b19e:	2320      	movs	r3, #32
 800b1a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	60fb      	str	r3, [r7, #12]
  if(HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)!= HAL_OK)
 800b1a6:	1d3b      	adds	r3, r7, #4
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	4806      	ldr	r0, [pc, #24]	; (800b1c4 <MX_TIM7_Init+0x70>)
 800b1ac:	f006 f888 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d001      	beq.n	800b1ba <MX_TIM7_Init+0x66>
  {
    Error_Handler();
 800b1b6:	f001 fc79 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800b1ba:	bf00      	nop
 800b1bc:	3718      	adds	r7, #24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20000ec0 	.word	0x20000ec0
 800b1c8:	40001400 	.word	0x40001400

0800b1cc <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b09c      	sub	sp, #112	; 0x70
 800b1d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  uint8_t FREQ=30;
 800b1d2:	231e      	movs	r3, #30
 800b1d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint32_t PRESCALER_VALUE=(SystemCoreClock/ (TIM_COUNTER_CONST* FREQ))- 1;
 800b1d8:	4b52      	ldr	r3, [pc, #328]	; (800b324 <MX_TIM8_Init+0x158>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800b1e0:	f64e 2160 	movw	r1, #60000	; 0xea60
 800b1e4:	fb01 f202 	mul.w	r2, r1, r2
 800b1e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	66bb      	str	r3, [r7, #104]	; 0x68
  uint32_t PERIOD_VALUE=TIM_COUNTER_CONST- 1;
 800b1f0:	f64e 235f 	movw	r3, #59999	; 0xea5f
 800b1f4:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t PULSE_VALUE=(PERIOD_VALUE+ 1)* 2/ (1000/ FREQ);
 800b1f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	005b      	lsls	r3, r3, #1
 800b1fc:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800b200:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800b204:	fb91 f2f2 	sdiv	r2, r1, r2
 800b208:	fbb3 f3f2 	udiv	r3, r3, r2
 800b20c:	663b      	str	r3, [r7, #96]	; 0x60

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig={0};
 800b20e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b212:	2200      	movs	r2, #0
 800b214:	601a      	str	r2, [r3, #0]
 800b216:	605a      	str	r2, [r3, #4]
 800b218:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC={0};
 800b21a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b21e:	2200      	movs	r2, #0
 800b220:	601a      	str	r2, [r3, #0]
 800b222:	605a      	str	r2, [r3, #4]
 800b224:	609a      	str	r2, [r3, #8]
 800b226:	60da      	str	r2, [r3, #12]
 800b228:	611a      	str	r2, [r3, #16]
 800b22a:	615a      	str	r2, [r3, #20]
 800b22c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig={0};
 800b22e:	1d3b      	adds	r3, r7, #4
 800b230:	2234      	movs	r2, #52	; 0x34
 800b232:	2100      	movs	r1, #0
 800b234:	4618      	mov	r0, r3
 800b236:	f008 ffc4 	bl	80141c2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance= TIM8;
 800b23a:	4b3b      	ldr	r3, [pc, #236]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b23c:	4a3b      	ldr	r2, [pc, #236]	; (800b32c <MX_TIM8_Init+0x160>)
 800b23e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler=PRESCALER_VALUE;
 800b240:	4a39      	ldr	r2, [pc, #228]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b242:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b244:	6053      	str	r3, [r2, #4]
  htim8.Init.CounterMode= TIM_COUNTERMODE_UP;
 800b246:	4b38      	ldr	r3, [pc, #224]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b248:	2200      	movs	r2, #0
 800b24a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period=PERIOD_VALUE;
 800b24c:	4a36      	ldr	r2, [pc, #216]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b24e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b250:	60d3      	str	r3, [r2, #12]
  htim8.Init.ClockDivision= TIM_CLOCKDIVISION_DIV1;
 800b252:	4b35      	ldr	r3, [pc, #212]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b254:	2200      	movs	r2, #0
 800b256:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter=0;
 800b258:	4b33      	ldr	r3, [pc, #204]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b25a:	2200      	movs	r2, #0
 800b25c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload= TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b25e:	4b32      	ldr	r3, [pc, #200]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b260:	2200      	movs	r2, #0
 800b262:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_PWM_Init(&htim8)!= HAL_OK)
 800b264:	4830      	ldr	r0, [pc, #192]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b266:	f004 fdf9 	bl	800fe5c <HAL_TIM_PWM_Init>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d001      	beq.n	800b274 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 800b270:	f001 fc1c 	bl	800caac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger= TIM_TRGO_RESET;
 800b274:	2300      	movs	r3, #0
 800b276:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2= TIM_TRGO2_RESET;
 800b278:	2300      	movs	r3, #0
 800b27a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode= TIM_MASTERSLAVEMODE_DISABLE;
 800b27c:	2300      	movs	r3, #0
 800b27e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)!= HAL_OK)
 800b280:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b284:	4619      	mov	r1, r3
 800b286:	4828      	ldr	r0, [pc, #160]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b288:	f006 f81a 	bl	80112c0 <HAL_TIMEx_MasterConfigSynchronization>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d001      	beq.n	800b296 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800b292:	f001 fc0b 	bl	800caac <Error_Handler>
  }
  sConfigOC.OCMode= TIM_OCMODE_PWM1;
 800b296:	2360      	movs	r3, #96	; 0x60
 800b298:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse=PULSE_VALUE;
 800b29a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b29c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity= TIM_OCPOLARITY_HIGH;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity= TIM_OCNPOLARITY_HIGH;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode= TIM_OCFAST_DISABLE;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState= TIM_OCIDLESTATE_RESET;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState= TIM_OCNIDLESTATE_RESET;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	653b      	str	r3, [r7, #80]	; 0x50
  if(HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)!= HAL_OK)
 800b2b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	481b      	ldr	r0, [pc, #108]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b2bc:	f005 f954 	bl	8010568 <HAL_TIM_PWM_ConfigChannel>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 800b2c6:	f001 fbf1 	bl	800caac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode= TIM_OSSR_DISABLE;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode= TIM_OSSI_DISABLE;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel= TIM_LOCKLEVEL_OFF;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime=0;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState= TIM_BREAK_DISABLE;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity= TIM_BREAKPOLARITY_HIGH;
 800b2de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b2e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter=0;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode= TIM_BREAK_AFMODE_INPUT;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State= TIM_BREAK2_DISABLE;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity= TIM_BREAK2POLARITY_HIGH;
 800b2f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b2f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter=0;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode= TIM_BREAK_AFMODE_INPUT;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput= TIM_AUTOMATICOUTPUT_DISABLE;
 800b2fe:	2300      	movs	r3, #0
 800b300:	637b      	str	r3, [r7, #52]	; 0x34
  if(HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)!= HAL_OK)
 800b302:	1d3b      	adds	r3, r7, #4
 800b304:	4619      	mov	r1, r3
 800b306:	4808      	ldr	r0, [pc, #32]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b308:	f006 f870 	bl	80113ec <HAL_TIMEx_ConfigBreakDeadTime>
 800b30c:	4603      	mov	r3, r0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d001      	beq.n	800b316 <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 800b312:	f001 fbcb 	bl	800caac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800b316:	4804      	ldr	r0, [pc, #16]	; (800b328 <MX_TIM8_Init+0x15c>)
 800b318:	f001 fd96 	bl	800ce48 <HAL_TIM_MspPostInit>

}
 800b31c:	bf00      	nop
 800b31e:	3770      	adds	r7, #112	; 0x70
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}
 800b324:	20000024 	.word	0x20000024
 800b328:	20000bc0 	.word	0x20000bc0
 800b32c:	40013400 	.word	0x40013400

0800b330 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 800b334:	2004      	movs	r0, #4
 800b336:	f7fb fcf3 	bl	8006d20 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800b33a:	2001      	movs	r0, #1
 800b33c:	f7fb fcf0 	bl	8006d20 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 800b340:	2002      	movs	r0, #2
 800b342:	f7fb fced 	bl	8006d20 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 3, 0));
 800b346:	f7fa fe03 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2200      	movs	r2, #0
 800b34e:	2103      	movs	r1, #3
 800b350:	4618      	mov	r0, r3
 800b352:	f7fa fe53 	bl	8005ffc <NVIC_EncodePriority>
 800b356:	4603      	mov	r3, r0
 800b358:	4619      	mov	r1, r3
 800b35a:	200b      	movs	r0, #11
 800b35c:	f7fa fe24 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800b360:	200b      	movs	r0, #11
 800b362:	f7fa fe03 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 3, 0));
 800b366:	f7fa fdf3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b36a:	4603      	mov	r3, r0
 800b36c:	2200      	movs	r2, #0
 800b36e:	2103      	movs	r1, #3
 800b370:	4618      	mov	r0, r3
 800b372:	f7fa fe43 	bl	8005ffc <NVIC_EncodePriority>
 800b376:	4603      	mov	r3, r0
 800b378:	4619      	mov	r1, r3
 800b37a:	200c      	movs	r0, #12
 800b37c:	f7fa fe14 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800b380:	200c      	movs	r0, #12
 800b382:	f7fa fdf3 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 4, 0));
 800b386:	f7fa fde3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b38a:	4603      	mov	r3, r0
 800b38c:	2200      	movs	r2, #0
 800b38e:	2104      	movs	r1, #4
 800b390:	4618      	mov	r0, r3
 800b392:	f7fa fe33 	bl	8005ffc <NVIC_EncodePriority>
 800b396:	4603      	mov	r3, r0
 800b398:	4619      	mov	r1, r3
 800b39a:	200d      	movs	r0, #13
 800b39c:	f7fa fe04 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800b3a0:	200d      	movs	r0, #13
 800b3a2:	f7fa fde3 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 4, 0));
 800b3a6:	f7fa fdd3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	2104      	movs	r1, #4
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7fa fe23 	bl	8005ffc <NVIC_EncodePriority>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	200e      	movs	r0, #14
 800b3bc:	f7fa fdf4 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800b3c0:	200e      	movs	r0, #14
 800b3c2:	f7fa fdd3 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 4, 0));
 800b3c6:	f7fa fdc3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	2104      	movs	r1, #4
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f7fa fe13 	bl	8005ffc <NVIC_EncodePriority>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	4619      	mov	r1, r3
 800b3da:	200f      	movs	r0, #15
 800b3dc:	f7fa fde4 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800b3e0:	200f      	movs	r0, #15
 800b3e2:	f7fa fdc3 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 4, 0));
 800b3e6:	f7fa fdb3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	2104      	movs	r1, #4
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f7fa fe03 	bl	8005ffc <NVIC_EncodePriority>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	2010      	movs	r0, #16
 800b3fc:	f7fa fdd4 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800b400:	2010      	movs	r0, #16
 800b402:	f7fa fdb3 	bl	8005f6c <__NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 6, 0));
 800b406:	f7fa fda3 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2200      	movs	r2, #0
 800b40e:	2106      	movs	r1, #6
 800b410:	4618      	mov	r0, r3
 800b412:	f7fa fdf3 	bl	8005ffc <NVIC_EncodePriority>
 800b416:	4603      	mov	r3, r0
 800b418:	4619      	mov	r1, r3
 800b41a:	2038      	movs	r0, #56	; 0x38
 800b41c:	f7fa fdc4 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800b420:	2038      	movs	r0, #56	; 0x38
 800b422:	f7fa fda3 	bl	8005f6c <__NVIC_EnableIRQ>

}
 800b426:	bf00      	nop
 800b428:	bd80      	pop	{r7, pc}
	...

0800b42c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b08a      	sub	sp, #40	; 0x28
 800b430:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct={0};
 800b432:	f107 031c 	add.w	r3, r7, #28
 800b436:	2200      	movs	r2, #0
 800b438:	601a      	str	r2, [r3, #0]
 800b43a:	605a      	str	r2, [r3, #4]
 800b43c:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct={0};
 800b43e:	1d3b      	adds	r3, r7, #4
 800b440:	2200      	movs	r2, #0
 800b442:	601a      	str	r2, [r3, #0]
 800b444:	605a      	str	r2, [r3, #4]
 800b446:	609a      	str	r2, [r3, #8]
 800b448:	60da      	str	r2, [r3, #12]
 800b44a:	611a      	str	r2, [r3, #16]
 800b44c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800b44e:	2010      	movs	r0, #16
 800b450:	f7fb fc7e 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800b454:	2004      	movs	r0, #4
 800b456:	f7fb fc7b 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800b45a:	2020      	movs	r0, #32
 800b45c:	f7fb fc78 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800b460:	2001      	movs	r0, #1
 800b462:	f7fb fc75 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800b466:	2002      	movs	r0, #2
 800b468:	f7fb fc72 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800b46c:	2008      	movs	r0, #8
 800b46e:	f7fb fc6f 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 800b472:	2040      	movs	r0, #64	; 0x40
 800b474:	f7fb fc6c 	bl	8006d50 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(CONTACTER_CTL_GPIO_Port, CONTACTER_CTL_Pin);
 800b478:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b47c:	48c1      	ldr	r0, [pc, #772]	; (800b784 <MX_GPIO_Init+0x358>)
 800b47e:	f7fb fea6 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Pwr_Btn_LED_GPIO_Port, Pwr_Btn_LED_Pin);
 800b482:	2104      	movs	r1, #4
 800b484:	48bf      	ldr	r0, [pc, #764]	; (800b784 <MX_GPIO_Init+0x358>)
 800b486:	f7fb fea2 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 800b48a:	2104      	movs	r1, #4
 800b48c:	48be      	ldr	r0, [pc, #760]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b48e:	f7fb fe9e 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_A_FAN_ctl_GPIO_Port, AP_A_FAN_ctl_Pin);
 800b492:	2110      	movs	r1, #16
 800b494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b498:	f7fb fe99 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Front_LED_OnOff_GPIO_Port, Front_LED_OnOff_Pin);
 800b49c:	2120      	movs	r1, #32
 800b49e:	48b9      	ldr	r0, [pc, #740]	; (800b784 <MX_GPIO_Init+0x358>)
 800b4a0:	f7fb fe95 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SYS_FAN_CTL_GPIO_Port, SYS_FAN_CTL_Pin);
 800b4a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b4a8:	48b8      	ldr	r0, [pc, #736]	; (800b78c <MX_GPIO_Init+0x360>)
 800b4aa:	f7fb fe90 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 800b4ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b4b2:	48b7      	ldr	r0, [pc, #732]	; (800b790 <MX_GPIO_Init+0x364>)
 800b4b4:	f7fb fe8b 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_B_LED1_GPIO_Port, AP_B_LED1_Pin);
 800b4b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b4bc:	48b4      	ldr	r0, [pc, #720]	; (800b790 <MX_GPIO_Init+0x364>)
 800b4be:	f7fb fe86 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_B_LED2_GPIO_Port, AP_B_LED2_Pin);
 800b4c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b4c6:	48b2      	ldr	r0, [pc, #712]	; (800b790 <MX_GPIO_Init+0x364>)
 800b4c8:	f7fb fe81 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_B_LED3_GPIO_Port, AP_B_LED3_Pin);
 800b4cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b4d0:	48af      	ldr	r0, [pc, #700]	; (800b790 <MX_GPIO_Init+0x364>)
 800b4d2:	f7fb fe7c 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_B_FAN_ctl_GPIO_Port, AP_B_FAN_ctl_Pin);
 800b4d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b4da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b4de:	f7fb fe76 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD4_GPIO_Port, LD4_Pin);
 800b4e2:	2140      	movs	r1, #64	; 0x40
 800b4e4:	48a8      	ldr	r0, [pc, #672]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b4e6:	f7fb fe72 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD1_GPIO_Port, LD1_Pin);
 800b4ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b4ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b4f2:	f7fb fe6c 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(PC_brd_SW_GPIO_Port, PC_brd_SW_Pin);
 800b4f6:	2102      	movs	r1, #2
 800b4f8:	48a5      	ldr	r0, [pc, #660]	; (800b790 <MX_GPIO_Init+0x364>)
 800b4fa:	f7fb fe68 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_A_LED1_GPIO_Port, AP_A_LED1_Pin);
 800b4fe:	2120      	movs	r1, #32
 800b500:	48a3      	ldr	r0, [pc, #652]	; (800b790 <MX_GPIO_Init+0x364>)
 800b502:	f7fb fe64 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_A_LED2_GPIO_Port, AP_A_LED2_Pin);
 800b506:	2140      	movs	r1, #64	; 0x40
 800b508:	48a1      	ldr	r0, [pc, #644]	; (800b790 <MX_GPIO_Init+0x364>)
 800b50a:	f7fb fe60 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(AP_A_LED3_GPIO_Port, AP_A_LED3_Pin);
 800b50e:	2180      	movs	r1, #128	; 0x80
 800b510:	489f      	ldr	r0, [pc, #636]	; (800b790 <MX_GPIO_Init+0x364>)
 800b512:	f7fb fe5c 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 800b516:	2108      	movs	r1, #8
 800b518:	489e      	ldr	r0, [pc, #632]	; (800b794 <MX_GPIO_Init+0x368>)
 800b51a:	f7fb fe58 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BUZZER_GPIO_Port, BUZZER_Pin);
 800b51e:	2120      	movs	r1, #32
 800b520:	489c      	ldr	r0, [pc, #624]	; (800b794 <MX_GPIO_Init+0x368>)
 800b522:	f7fb fe54 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(REMOTE_DATA_GPIO_Port, REMOTE_DATA_Pin);
 800b526:	2180      	movs	r1, #128	; 0x80
 800b528:	489a      	ldr	r0, [pc, #616]	; (800b794 <MX_GPIO_Init+0x368>)
 800b52a:	f7fb fe50 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(REMOTE_CTL_GPIO_Port, REMOTE_CTL_Pin);
 800b52e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b532:	4898      	ldr	r0, [pc, #608]	; (800b794 <MX_GPIO_Init+0x368>)
 800b534:	f7fb fe4b 	bl	80071ce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(READY_A_GPIO_Port, READY_A_Pin);
 800b538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b53c:	4893      	ldr	r0, [pc, #588]	; (800b78c <MX_GPIO_Init+0x360>)
 800b53e:	f7fb fe38 	bl	80071b2 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(READY_B_GPIO_Port, READY_B_Pin);
 800b542:	2180      	movs	r1, #128	; 0x80
 800b544:	488f      	ldr	r0, [pc, #572]	; (800b784 <MX_GPIO_Init+0x358>)
 800b546:	f7fb fe34 	bl	80071b2 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MCP4922_CS_GPIO_Port, MCP4922_CS_Pin);
 800b54a:	2140      	movs	r1, #64	; 0x40
 800b54c:	4891      	ldr	r0, [pc, #580]	; (800b794 <MX_GPIO_Init+0x368>)
 800b54e:	f7fb fe30 	bl	80071b2 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_2;
 800b552:	2304      	movs	r3, #4
 800b554:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b556:	2300      	movs	r3, #0
 800b558:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b55a:	2300      	movs	r3, #0
 800b55c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b55e:	1d3b      	adds	r3, r7, #4
 800b560:	4619      	mov	r1, r3
 800b562:	488a      	ldr	r0, [pc, #552]	; (800b78c <MX_GPIO_Init+0x360>)
 800b564:	f007 ff6d 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_3;
 800b568:	2308      	movs	r3, #8
 800b56a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b56c:	2300      	movs	r3, #0
 800b56e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b570:	2300      	movs	r3, #0
 800b572:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b574:	1d3b      	adds	r3, r7, #4
 800b576:	4619      	mov	r1, r3
 800b578:	4884      	ldr	r0, [pc, #528]	; (800b78c <MX_GPIO_Init+0x360>)
 800b57a:	f007 ff62 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_4;
 800b57e:	2310      	movs	r3, #16
 800b580:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b582:	2300      	movs	r3, #0
 800b584:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b586:	2300      	movs	r3, #0
 800b588:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b58a:	1d3b      	adds	r3, r7, #4
 800b58c:	4619      	mov	r1, r3
 800b58e:	487f      	ldr	r0, [pc, #508]	; (800b78c <MX_GPIO_Init+0x360>)
 800b590:	f007 ff57 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_5;
 800b594:	2320      	movs	r3, #32
 800b596:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b598:	2300      	movs	r3, #0
 800b59a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b59c:	2300      	movs	r3, #0
 800b59e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b5a0:	1d3b      	adds	r3, r7, #4
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	4879      	ldr	r0, [pc, #484]	; (800b78c <MX_GPIO_Init+0x360>)
 800b5a6:	f007 ff4c 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_6;
 800b5aa:	2340      	movs	r3, #64	; 0x40
 800b5ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b5b6:	1d3b      	adds	r3, r7, #4
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	4874      	ldr	r0, [pc, #464]	; (800b78c <MX_GPIO_Init+0x360>)
 800b5bc:	f007 ff41 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= CONTACTER_CTL_Pin;
 800b5c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b5c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_LOW;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CONTACTER_CTL_GPIO_Port, &GPIO_InitStruct);
 800b5d6:	1d3b      	adds	r3, r7, #4
 800b5d8:	4619      	mov	r1, r3
 800b5da:	486a      	ldr	r0, [pc, #424]	; (800b784 <MX_GPIO_Init+0x358>)
 800b5dc:	f007 ff31 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_3;
 800b5e0:	2308      	movs	r3, #8
 800b5e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b5ec:	1d3b      	adds	r3, r7, #4
 800b5ee:	4619      	mov	r1, r3
 800b5f0:	4865      	ldr	r0, [pc, #404]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b5f2:	f007 ff26 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_4;
 800b5f6:	2310      	movs	r3, #16
 800b5f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b5fe:	2300      	movs	r3, #0
 800b600:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b602:	1d3b      	adds	r3, r7, #4
 800b604:	4619      	mov	r1, r3
 800b606:	4860      	ldr	r0, [pc, #384]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b608:	f007 ff1b 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_5;
 800b60c:	2320      	movs	r3, #32
 800b60e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b610:	2300      	movs	r3, #0
 800b612:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b614:	2300      	movs	r3, #0
 800b616:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b618:	1d3b      	adds	r3, r7, #4
 800b61a:	4619      	mov	r1, r3
 800b61c:	485a      	ldr	r0, [pc, #360]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b61e:	f007 ff10 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_7;
 800b622:	2380      	movs	r3, #128	; 0x80
 800b624:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b626:	2300      	movs	r3, #0
 800b628:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b62a:	2300      	movs	r3, #0
 800b62c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b62e:	1d3b      	adds	r3, r7, #4
 800b630:	4619      	mov	r1, r3
 800b632:	4855      	ldr	r0, [pc, #340]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b634:	f007 ff05 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_8;
 800b638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b63c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b63e:	2300      	movs	r3, #0
 800b640:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b642:	2300      	movs	r3, #0
 800b644:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b646:	1d3b      	adds	r3, r7, #4
 800b648:	4619      	mov	r1, r3
 800b64a:	484f      	ldr	r0, [pc, #316]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b64c:	f007 fef9 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_9;
 800b650:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b654:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b656:	2300      	movs	r3, #0
 800b658:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b65a:	2300      	movs	r3, #0
 800b65c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b65e:	1d3b      	adds	r3, r7, #4
 800b660:	4619      	mov	r1, r3
 800b662:	4849      	ldr	r0, [pc, #292]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b664:	f007 feed 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_10;
 800b668:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b66c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b66e:	2300      	movs	r3, #0
 800b670:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b672:	2300      	movs	r3, #0
 800b674:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b676:	1d3b      	adds	r3, r7, #4
 800b678:	4619      	mov	r1, r3
 800b67a:	4843      	ldr	r0, [pc, #268]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b67c:	f007 fee1 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Pwr_Btn_LED_Pin;
 800b680:	2304      	movs	r3, #4
 800b682:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b684:	2301      	movs	r3, #1
 800b686:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b688:	2303      	movs	r3, #3
 800b68a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b68c:	2300      	movs	r3, #0
 800b68e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b690:	2300      	movs	r3, #0
 800b692:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Pwr_Btn_LED_GPIO_Port, &GPIO_InitStruct);
 800b694:	1d3b      	adds	r3, r7, #4
 800b696:	4619      	mov	r1, r3
 800b698:	483a      	ldr	r0, [pc, #232]	; (800b784 <MX_GPIO_Init+0x358>)
 800b69a:	f007 fed2 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Door_interlock_R_Pin;
 800b69e:	2308      	movs	r3, #8
 800b6a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Door_interlock_R_GPIO_Port, &GPIO_InitStruct);
 800b6aa:	1d3b      	adds	r3, r7, #4
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	4835      	ldr	r0, [pc, #212]	; (800b784 <MX_GPIO_Init+0x358>)
 800b6b0:	f007 fec7 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LD3_Pin;
 800b6b4:	2304      	movs	r3, #4
 800b6b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b6bc:	2303      	movs	r3, #3
 800b6be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800b6c8:	1d3b      	adds	r3, r7, #4
 800b6ca:	4619      	mov	r1, r3
 800b6cc:	482e      	ldr	r0, [pc, #184]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b6ce:	f007 feb8 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_A_FAN_ctl_Pin;
 800b6d2:	2310      	movs	r3, #16
 800b6d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b6da:	2303      	movs	r3, #3
 800b6dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_A_FAN_ctl_GPIO_Port, &GPIO_InitStruct);
 800b6e6:	1d3b      	adds	r3, r7, #4
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b6ee:	f007 fea8 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Jog_encoder_A_Pin;
 800b6f2:	2340      	movs	r3, #64	; 0x40
 800b6f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Jog_encoder_A_GPIO_Port, &GPIO_InitStruct);
 800b6fe:	1d3b      	adds	r3, r7, #4
 800b700:	4619      	mov	r1, r3
 800b702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b706:	f007 fe9c 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Door_interlock_L_Pin;
 800b70a:	2310      	movs	r3, #16
 800b70c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b70e:	2300      	movs	r3, #0
 800b710:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b712:	2300      	movs	r3, #0
 800b714:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Door_interlock_L_GPIO_Port, &GPIO_InitStruct);
 800b716:	1d3b      	adds	r3, r7, #4
 800b718:	4619      	mov	r1, r3
 800b71a:	481a      	ldr	r0, [pc, #104]	; (800b784 <MX_GPIO_Init+0x358>)
 800b71c:	f007 fe91 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Front_LED_OnOff_Pin;
 800b720:	2320      	movs	r3, #32
 800b722:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b724:	2301      	movs	r3, #1
 800b726:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b728:	2303      	movs	r3, #3
 800b72a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b72c:	2300      	movs	r3, #0
 800b72e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b730:	2300      	movs	r3, #0
 800b732:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Front_LED_OnOff_GPIO_Port, &GPIO_InitStruct);
 800b734:	1d3b      	adds	r3, r7, #4
 800b736:	4619      	mov	r1, r3
 800b738:	4812      	ldr	r0, [pc, #72]	; (800b784 <MX_GPIO_Init+0x358>)
 800b73a:	f007 fe82 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_11;
 800b73e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b742:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b744:	2300      	movs	r3, #0
 800b746:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b748:	2300      	movs	r3, #0
 800b74a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b74c:	1d3b      	adds	r3, r7, #4
 800b74e:	4619      	mov	r1, r3
 800b750:	480d      	ldr	r0, [pc, #52]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b752:	f007 fe76 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_12;
 800b756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b75a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b75c:	2300      	movs	r3, #0
 800b75e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b760:	2300      	movs	r3, #0
 800b762:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b764:	1d3b      	adds	r3, r7, #4
 800b766:	4619      	mov	r1, r3
 800b768:	4807      	ldr	r0, [pc, #28]	; (800b788 <MX_GPIO_Init+0x35c>)
 800b76a:	f007 fe6a 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_13;
 800b76e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b772:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b774:	2300      	movs	r3, #0
 800b776:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b778:	2300      	movs	r3, #0
 800b77a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b77c:	1d3b      	adds	r3, r7, #4
 800b77e:	4619      	mov	r1, r3
 800b780:	e00a      	b.n	800b798 <MX_GPIO_Init+0x36c>
 800b782:	bf00      	nop
 800b784:	48000800 	.word	0x48000800
 800b788:	48001400 	.word	0x48001400
 800b78c:	48001000 	.word	0x48001000
 800b790:	48000c00 	.word	0x48000c00
 800b794:	48000400 	.word	0x48000400
 800b798:	48bc      	ldr	r0, [pc, #752]	; (800ba8c <MX_GPIO_Init+0x660>)
 800b79a:	f007 fe52 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_14;
 800b79e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b7a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b7ac:	1d3b      	adds	r3, r7, #4
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	48b6      	ldr	r0, [pc, #728]	; (800ba8c <MX_GPIO_Init+0x660>)
 800b7b2:	f007 fe46 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_15;
 800b7b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b7c4:	1d3b      	adds	r3, r7, #4
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	48b0      	ldr	r0, [pc, #704]	; (800ba8c <MX_GPIO_Init+0x660>)
 800b7ca:	f007 fe3a 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= READY_A_Pin;
 800b7ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(READY_A_GPIO_Port, &GPIO_InitStruct);
 800b7e4:	1d3b      	adds	r3, r7, #4
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	48a9      	ldr	r0, [pc, #676]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b7ea:	f007 fe2a 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= SYS_FAN_sense_Pin;
 800b7ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b7f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SYS_FAN_sense_GPIO_Port, &GPIO_InitStruct);
 800b7fc:	1d3b      	adds	r3, r7, #4
 800b7fe:	4619      	mov	r1, r3
 800b800:	48a3      	ldr	r0, [pc, #652]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b802:	f007 fe1e 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_12;
 800b806:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b80a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b80c:	2300      	movs	r3, #0
 800b80e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b810:	2300      	movs	r3, #0
 800b812:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b814:	1d3b      	adds	r3, r7, #4
 800b816:	4619      	mov	r1, r3
 800b818:	489d      	ldr	r0, [pc, #628]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b81a:	f007 fe12 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_13;
 800b81e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b822:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b824:	2300      	movs	r3, #0
 800b826:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b828:	2300      	movs	r3, #0
 800b82a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b82c:	1d3b      	adds	r3, r7, #4
 800b82e:	4619      	mov	r1, r3
 800b830:	4897      	ldr	r0, [pc, #604]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b832:	f007 fe06 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_14;
 800b836:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b83a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b83c:	2300      	movs	r3, #0
 800b83e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b840:	2300      	movs	r3, #0
 800b842:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b844:	1d3b      	adds	r3, r7, #4
 800b846:	4619      	mov	r1, r3
 800b848:	4891      	ldr	r0, [pc, #580]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b84a:	f007 fdfa 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= SYS_FAN_CTL_Pin;
 800b84e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b854:	2301      	movs	r3, #1
 800b856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b858:	2303      	movs	r3, #3
 800b85a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b85c:	2300      	movs	r3, #0
 800b85e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b860:	2300      	movs	r3, #0
 800b862:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SYS_FAN_CTL_GPIO_Port, &GPIO_InitStruct);
 800b864:	1d3b      	adds	r3, r7, #4
 800b866:	4619      	mov	r1, r3
 800b868:	4889      	ldr	r0, [pc, #548]	; (800ba90 <MX_GPIO_Init+0x664>)
 800b86a:	f007 fdea 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= KEY_CHECK_Pin;
 800b86e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b872:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b874:	2300      	movs	r3, #0
 800b876:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b878:	2300      	movs	r3, #0
 800b87a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(KEY_CHECK_GPIO_Port, &GPIO_InitStruct);
 800b87c:	1d3b      	adds	r3, r7, #4
 800b87e:	4619      	mov	r1, r3
 800b880:	4884      	ldr	r0, [pc, #528]	; (800ba94 <MX_GPIO_Init+0x668>)
 800b882:	f007 fdde 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_13;
 800b886:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b88a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b88c:	2300      	movs	r3, #0
 800b88e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b890:	2300      	movs	r3, #0
 800b892:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b894:	1d3b      	adds	r3, r7, #4
 800b896:	4619      	mov	r1, r3
 800b898:	487e      	ldr	r0, [pc, #504]	; (800ba94 <MX_GPIO_Init+0x668>)
 800b89a:	f007 fdd2 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_14;
 800b89e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b8a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8ac:	1d3b      	adds	r3, r7, #4
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	4878      	ldr	r0, [pc, #480]	; (800ba94 <MX_GPIO_Init+0x668>)
 800b8b2:	f007 fdc6 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_15;
 800b8b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b8ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b8c4:	1d3b      	adds	r3, r7, #4
 800b8c6:	4619      	mov	r1, r3
 800b8c8:	4872      	ldr	r0, [pc, #456]	; (800ba94 <MX_GPIO_Init+0x668>)
 800b8ca:	f007 fdba 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_A_CONNECT_Pin;
 800b8ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_A_CONNECT_GPIO_Port, &GPIO_InitStruct);
 800b8dc:	1d3b      	adds	r3, r7, #4
 800b8de:	4619      	mov	r1, r3
 800b8e0:	486d      	ldr	r0, [pc, #436]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b8e2:	f007 fdae 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_B_CONNECT_Pin;
 800b8e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b8ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_B_CONNECT_GPIO_Port, &GPIO_InitStruct);
 800b8f4:	1d3b      	adds	r3, r7, #4
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	4867      	ldr	r0, [pc, #412]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b8fa:	f007 fda2 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LD2_Pin;
 800b8fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b902:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b904:	2301      	movs	r3, #1
 800b906:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b908:	2303      	movs	r3, #3
 800b90a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b90c:	2300      	movs	r3, #0
 800b90e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b910:	2300      	movs	r3, #0
 800b912:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800b914:	1d3b      	adds	r3, r7, #4
 800b916:	4619      	mov	r1, r3
 800b918:	485f      	ldr	r0, [pc, #380]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b91a:	f007 fd92 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_B_LED1_Pin;
 800b91e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b922:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b924:	2301      	movs	r3, #1
 800b926:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b928:	2303      	movs	r3, #3
 800b92a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b92c:	2300      	movs	r3, #0
 800b92e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b930:	2300      	movs	r3, #0
 800b932:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_B_LED1_GPIO_Port, &GPIO_InitStruct);
 800b934:	1d3b      	adds	r3, r7, #4
 800b936:	4619      	mov	r1, r3
 800b938:	4857      	ldr	r0, [pc, #348]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b93a:	f007 fd82 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_B_LED2_Pin;
 800b93e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b942:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b944:	2301      	movs	r3, #1
 800b946:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b948:	2303      	movs	r3, #3
 800b94a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b94c:	2300      	movs	r3, #0
 800b94e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b950:	2300      	movs	r3, #0
 800b952:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_B_LED2_GPIO_Port, &GPIO_InitStruct);
 800b954:	1d3b      	adds	r3, r7, #4
 800b956:	4619      	mov	r1, r3
 800b958:	484f      	ldr	r0, [pc, #316]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b95a:	f007 fd72 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_B_LED3_Pin;
 800b95e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b962:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b964:	2301      	movs	r3, #1
 800b966:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b968:	2303      	movs	r3, #3
 800b96a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b96c:	2300      	movs	r3, #0
 800b96e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b970:	2300      	movs	r3, #0
 800b972:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_B_LED3_GPIO_Port, &GPIO_InitStruct);
 800b974:	1d3b      	adds	r3, r7, #4
 800b976:	4619      	mov	r1, r3
 800b978:	4847      	ldr	r0, [pc, #284]	; (800ba98 <MX_GPIO_Init+0x66c>)
 800b97a:	f007 fd62 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= READY_B_Pin;
 800b97e:	2380      	movs	r3, #128	; 0x80
 800b980:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800b982:	2301      	movs	r3, #1
 800b984:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800b986:	2303      	movs	r3, #3
 800b988:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800b98a:	2300      	movs	r3, #0
 800b98c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b98e:	2300      	movs	r3, #0
 800b990:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(READY_B_GPIO_Port, &GPIO_InitStruct);
 800b992:	1d3b      	adds	r3, r7, #4
 800b994:	4619      	mov	r1, r3
 800b996:	4841      	ldr	r0, [pc, #260]	; (800ba9c <MX_GPIO_Init+0x670>)
 800b998:	f007 fd53 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_0;
 800b99c:	2301      	movs	r3, #1
 800b99e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b9a8:	1d3b      	adds	r3, r7, #4
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	483c      	ldr	r0, [pc, #240]	; (800baa0 <MX_GPIO_Init+0x674>)
 800b9ae:	f007 fd48 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_1;
 800b9b2:	2302      	movs	r3, #2
 800b9b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b9be:	1d3b      	adds	r3, r7, #4
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	4837      	ldr	r0, [pc, #220]	; (800baa0 <MX_GPIO_Init+0x674>)
 800b9c4:	f007 fd3d 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_2;
 800b9c8:	2304      	movs	r3, #4
 800b9ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b9d4:	1d3b      	adds	r3, r7, #4
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	4831      	ldr	r0, [pc, #196]	; (800baa0 <MX_GPIO_Init+0x674>)
 800b9da:	f007 fd32 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_3;
 800b9de:	2308      	movs	r3, #8
 800b9e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b9ea:	1d3b      	adds	r3, r7, #4
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	482c      	ldr	r0, [pc, #176]	; (800baa0 <MX_GPIO_Init+0x674>)
 800b9f0:	f007 fd27 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_4;
 800b9f4:	2310      	movs	r3, #16
 800b9f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ba00:	1d3b      	adds	r3, r7, #4
 800ba02:	4619      	mov	r1, r3
 800ba04:	4826      	ldr	r0, [pc, #152]	; (800baa0 <MX_GPIO_Init+0x674>)
 800ba06:	f007 fd1c 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Jog_encoder_B_Pin;
 800ba0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ba0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800ba10:	2300      	movs	r3, #0
 800ba12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ba14:	2300      	movs	r3, #0
 800ba16:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Jog_encoder_B_GPIO_Port, &GPIO_InitStruct);
 800ba18:	1d3b      	adds	r3, r7, #4
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba20:	f007 fd0f 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_B_FAN_ctl_Pin;
 800ba24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ba28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ba2e:	2303      	movs	r3, #3
 800ba30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ba32:	2300      	movs	r3, #0
 800ba34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ba36:	2300      	movs	r3, #0
 800ba38:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_B_FAN_ctl_GPIO_Port, &GPIO_InitStruct);
 800ba3a:	1d3b      	adds	r3, r7, #4
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba42:	f007 fcfe 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= Jog_PushButton_Pin;
 800ba46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba4a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ba50:	2300      	movs	r3, #0
 800ba52:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(Jog_PushButton_GPIO_Port, &GPIO_InitStruct);
 800ba54:	1d3b      	adds	r3, r7, #4
 800ba56:	4619      	mov	r1, r3
 800ba58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba5c:	f007 fcf1 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LD4_Pin;
 800ba60:	2340      	movs	r3, #64	; 0x40
 800ba62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800ba64:	2301      	movs	r3, #1
 800ba66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ba68:	2303      	movs	r3, #3
 800ba6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800ba70:	2300      	movs	r3, #0
 800ba72:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 800ba74:	1d3b      	adds	r3, r7, #4
 800ba76:	4619      	mov	r1, r3
 800ba78:	4804      	ldr	r0, [pc, #16]	; (800ba8c <MX_GPIO_Init+0x660>)
 800ba7a:	f007 fce2 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LD1_Pin;
 800ba7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800ba84:	2301      	movs	r3, #1
 800ba86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ba88:	2303      	movs	r3, #3
 800ba8a:	e00b      	b.n	800baa4 <MX_GPIO_Init+0x678>
 800ba8c:	48001400 	.word	0x48001400
 800ba90:	48001000 	.word	0x48001000
 800ba94:	48000400 	.word	0x48000400
 800ba98:	48000c00 	.word	0x48000c00
 800ba9c:	48000800 	.word	0x48000800
 800baa0:	48001800 	.word	0x48001800
 800baa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800baa6:	2300      	movs	r3, #0
 800baa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800baaa:	2300      	movs	r3, #0
 800baac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 800baae:	1d3b      	adds	r3, r7, #4
 800bab0:	4619      	mov	r1, r3
 800bab2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bab6:	f007 fcc4 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_5;
 800baba:	2320      	movs	r3, #32
 800babc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800babe:	2300      	movs	r3, #0
 800bac0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bac2:	2300      	movs	r3, #0
 800bac4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bac6:	1d3b      	adds	r3, r7, #4
 800bac8:	4619      	mov	r1, r3
 800baca:	48bb      	ldr	r0, [pc, #748]	; (800bdb8 <MX_GPIO_Init+0x98c>)
 800bacc:	f007 fcb9 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_6;
 800bad0:	2340      	movs	r3, #64	; 0x40
 800bad2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bad4:	2300      	movs	r3, #0
 800bad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bad8:	2300      	movs	r3, #0
 800bada:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800badc:	1d3b      	adds	r3, r7, #4
 800bade:	4619      	mov	r1, r3
 800bae0:	48b5      	ldr	r0, [pc, #724]	; (800bdb8 <MX_GPIO_Init+0x98c>)
 800bae2:	f007 fcae 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_7;
 800bae6:	2380      	movs	r3, #128	; 0x80
 800bae8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800baea:	2300      	movs	r3, #0
 800baec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800baee:	2300      	movs	r3, #0
 800baf0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800baf2:	1d3b      	adds	r3, r7, #4
 800baf4:	4619      	mov	r1, r3
 800baf6:	48b0      	ldr	r0, [pc, #704]	; (800bdb8 <MX_GPIO_Init+0x98c>)
 800baf8:	f007 fca3 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_8;
 800bafc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bb02:	2300      	movs	r3, #0
 800bb04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb06:	2300      	movs	r3, #0
 800bb08:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bb0a:	1d3b      	adds	r3, r7, #4
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	48aa      	ldr	r0, [pc, #680]	; (800bdb8 <MX_GPIO_Init+0x98c>)
 800bb10:	f007 fc97 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_9;
 800bb14:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bb22:	1d3b      	adds	r3, r7, #4
 800bb24:	4619      	mov	r1, r3
 800bb26:	48a4      	ldr	r0, [pc, #656]	; (800bdb8 <MX_GPIO_Init+0x98c>)
 800bb28:	f007 fc8b 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AC_STATE_CHECK_Pin;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bb30:	2300      	movs	r3, #0
 800bb32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AC_STATE_CHECK_GPIO_Port, &GPIO_InitStruct);
 800bb38:	1d3b      	adds	r3, r7, #4
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	489f      	ldr	r0, [pc, #636]	; (800bdbc <MX_GPIO_Init+0x990>)
 800bb3e:	f007 fc80 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= PC_brd_SW_Pin;
 800bb42:	2302      	movs	r3, #2
 800bb44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bb46:	2301      	movs	r3, #1
 800bb48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bb4a:	2303      	movs	r3, #3
 800bb4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb52:	2300      	movs	r3, #0
 800bb54:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PC_brd_SW_GPIO_Port, &GPIO_InitStruct);
 800bb56:	1d3b      	adds	r3, r7, #4
 800bb58:	4619      	mov	r1, r3
 800bb5a:	4898      	ldr	r0, [pc, #608]	; (800bdbc <MX_GPIO_Init+0x990>)
 800bb5c:	f007 fc71 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_A_LED1_Pin;
 800bb60:	2320      	movs	r3, #32
 800bb62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bb64:	2301      	movs	r3, #1
 800bb66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb70:	2300      	movs	r3, #0
 800bb72:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_A_LED1_GPIO_Port, &GPIO_InitStruct);
 800bb74:	1d3b      	adds	r3, r7, #4
 800bb76:	4619      	mov	r1, r3
 800bb78:	4890      	ldr	r0, [pc, #576]	; (800bdbc <MX_GPIO_Init+0x990>)
 800bb7a:	f007 fc62 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_A_LED2_Pin;
 800bb7e:	2340      	movs	r3, #64	; 0x40
 800bb80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bb82:	2301      	movs	r3, #1
 800bb84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bb86:	2303      	movs	r3, #3
 800bb88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_A_LED2_GPIO_Port, &GPIO_InitStruct);
 800bb92:	1d3b      	adds	r3, r7, #4
 800bb94:	4619      	mov	r1, r3
 800bb96:	4889      	ldr	r0, [pc, #548]	; (800bdbc <MX_GPIO_Init+0x990>)
 800bb98:	f007 fc53 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= AP_A_LED3_Pin;
 800bb9c:	2380      	movs	r3, #128	; 0x80
 800bb9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bba0:	2301      	movs	r3, #1
 800bba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bba4:	2303      	movs	r3, #3
 800bba6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bbac:	2300      	movs	r3, #0
 800bbae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(AP_A_LED3_GPIO_Port, &GPIO_InitStruct);
 800bbb0:	1d3b      	adds	r3, r7, #4
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	4881      	ldr	r0, [pc, #516]	; (800bdbc <MX_GPIO_Init+0x990>)
 800bbb6:	f007 fc44 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_3;
 800bbba:	2308      	movs	r3, #8
 800bbbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bbc2:	2303      	movs	r3, #3
 800bbc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bbce:	1d3b      	adds	r3, r7, #4
 800bbd0:	4619      	mov	r1, r3
 800bbd2:	487b      	ldr	r0, [pc, #492]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bbd4:	f007 fc35 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_4;
 800bbd8:	2310      	movs	r3, #16
 800bbda:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_UP;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bbe4:	1d3b      	adds	r3, r7, #4
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	4875      	ldr	r0, [pc, #468]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bbea:	f007 fc2a 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= BUZZER_Pin;
 800bbee:	2320      	movs	r3, #32
 800bbf0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bbf6:	2303      	movs	r3, #3
 800bbf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bbfe:	2300      	movs	r3, #0
 800bc00:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800bc02:	1d3b      	adds	r3, r7, #4
 800bc04:	4619      	mov	r1, r3
 800bc06:	486e      	ldr	r0, [pc, #440]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bc08:	f007 fc1b 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= MCP4922_CS_Pin;
 800bc0c:	2340      	movs	r3, #64	; 0x40
 800bc0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bc10:	2301      	movs	r3, #1
 800bc12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bc14:	2303      	movs	r3, #3
 800bc16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(MCP4922_CS_GPIO_Port, &GPIO_InitStruct);
 800bc20:	1d3b      	adds	r3, r7, #4
 800bc22:	4619      	mov	r1, r3
 800bc24:	4866      	ldr	r0, [pc, #408]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bc26:	f007 fc0c 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= REMOTE_DATA_Pin;
 800bc2a:	2380      	movs	r3, #128	; 0x80
 800bc2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bc32:	2303      	movs	r3, #3
 800bc34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bc36:	2300      	movs	r3, #0
 800bc38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(REMOTE_DATA_GPIO_Port, &GPIO_InitStruct);
 800bc3e:	1d3b      	adds	r3, r7, #4
 800bc40:	4619      	mov	r1, r3
 800bc42:	485f      	ldr	r0, [pc, #380]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bc44:	f007 fbfd 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= REMOTE_CTL_Pin;
 800bc48:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_OUTPUT;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed= LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800bc52:	2303      	movs	r3, #3
 800bc54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType= LL_GPIO_OUTPUT_PUSHPULL;
 800bc56:	2300      	movs	r3, #0
 800bc58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(REMOTE_CTL_GPIO_Port, &GPIO_InitStruct);
 800bc5e:	1d3b      	adds	r3, r7, #4
 800bc60:	4619      	mov	r1, r3
 800bc62:	4857      	ldr	r0, [pc, #348]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bc64:	f007 fbed 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_0;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bc70:	2300      	movs	r3, #0
 800bc72:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800bc74:	1d3b      	adds	r3, r7, #4
 800bc76:	4619      	mov	r1, r3
 800bc78:	4852      	ldr	r0, [pc, #328]	; (800bdc4 <MX_GPIO_Init+0x998>)
 800bc7a:	f007 fbe2 	bl	8013442 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin= LL_GPIO_PIN_1;
 800bc7e:	2302      	movs	r3, #2
 800bc80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode= LL_GPIO_MODE_INPUT;
 800bc82:	2300      	movs	r3, #0
 800bc84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull= LL_GPIO_PULL_NO;
 800bc86:	2300      	movs	r3, #0
 800bc88:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800bc8a:	1d3b      	adds	r3, r7, #4
 800bc8c:	4619      	mov	r1, r3
 800bc8e:	484d      	ldr	r0, [pc, #308]	; (800bdc4 <MX_GPIO_Init+0x998>)
 800bc90:	f007 fbd7 	bl	8013442 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 800bc94:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800bc98:	2001      	movs	r0, #1
 800bc9a:	f7fb f8a1 	bl	8006de0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE1);
 800bc9e:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 800bca2:	2001      	movs	r0, #1
 800bca4:	f7fb f89c 	bl	8006de0 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE2);
 800bca8:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800bcac:	2001      	movs	r0, #1
 800bcae:	f7fb f897 	bl	8006de0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31= LL_EXTI_LINE_0;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand=ENABLE;
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode= LL_EXTI_MODE_IT;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger= LL_EXTI_TRIGGER_RISING_FALLING;
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800bcc8:	f107 031c 	add.w	r3, r7, #28
 800bccc:	4618      	mov	r0, r3
 800bcce:	f007 f97f 	bl	8012fd0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31= LL_EXTI_LINE_1;
 800bcd2:	2302      	movs	r3, #2
 800bcd4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand=ENABLE;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode= LL_EXTI_MODE_IT;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger= LL_EXTI_TRIGGER_RISING_FALLING;
 800bce2:	2303      	movs	r3, #3
 800bce4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800bce8:	f107 031c 	add.w	r3, r7, #28
 800bcec:	4618      	mov	r0, r3
 800bcee:	f007 f96f 	bl	8012fd0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31= LL_EXTI_LINE_2;
 800bcf2:	2304      	movs	r3, #4
 800bcf4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand=ENABLE;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode= LL_EXTI_MODE_IT;
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger= LL_EXTI_TRIGGER_FALLING;
 800bd02:	2302      	movs	r3, #2
 800bd04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800bd08:	f107 031c 	add.w	r3, r7, #28
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f007 f95f 	bl	8012fd0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(Q_pulse_A_in_GPIO_Port, Q_pulse_A_in_Pin, LL_GPIO_PULL_NO);
 800bd12:	2200      	movs	r2, #0
 800bd14:	2101      	movs	r1, #1
 800bd16:	482a      	ldr	r0, [pc, #168]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd18:	f7fb f9f9 	bl	800710e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(Q_pulse_B_in_GPIO_Port, Q_pulse_B_in_Pin, LL_GPIO_PULL_NO);
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	2102      	movs	r1, #2
 800bd20:	4827      	ldr	r0, [pc, #156]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd22:	f7fb f9f4 	bl	800710e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(Patient_interlock_GPIO_Port, Patient_interlock_Pin, LL_GPIO_PULL_NO);
 800bd26:	2200      	movs	r2, #0
 800bd28:	2104      	movs	r1, #4
 800bd2a:	4825      	ldr	r0, [pc, #148]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd2c:	f7fb f9ef 	bl	800710e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(Q_pulse_A_in_GPIO_Port, Q_pulse_A_in_Pin, LL_GPIO_MODE_INPUT);
 800bd30:	2200      	movs	r2, #0
 800bd32:	2101      	movs	r1, #1
 800bd34:	4822      	ldr	r0, [pc, #136]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd36:	f7fb f9ad 	bl	8007094 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(Q_pulse_B_in_GPIO_Port, Q_pulse_B_in_Pin, LL_GPIO_MODE_INPUT);
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	2102      	movs	r1, #2
 800bd3e:	4820      	ldr	r0, [pc, #128]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd40:	f7fb f9a8 	bl	8007094 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(Patient_interlock_GPIO_Port, Patient_interlock_Pin, LL_GPIO_MODE_INPUT);
 800bd44:	2200      	movs	r2, #0
 800bd46:	2104      	movs	r1, #4
 800bd48:	481d      	ldr	r0, [pc, #116]	; (800bdc0 <MX_GPIO_Init+0x994>)
 800bd4a:	f7fb f9a3 	bl	8007094 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 1));
 800bd4e:	f7fa f8ff 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2201      	movs	r2, #1
 800bd56:	2102      	movs	r1, #2
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f7fa f94f 	bl	8005ffc <NVIC_EncodePriority>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	4619      	mov	r1, r3
 800bd62:	2006      	movs	r0, #6
 800bd64:	f7fa f920 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 800bd68:	2006      	movs	r0, #6
 800bd6a:	f7fa f8ff 	bl	8005f6c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 1));
 800bd6e:	f7fa f8ef 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2201      	movs	r2, #1
 800bd76:	2102      	movs	r1, #2
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7fa f93f 	bl	8005ffc <NVIC_EncodePriority>
 800bd7e:	4603      	mov	r3, r0
 800bd80:	4619      	mov	r1, r3
 800bd82:	2007      	movs	r0, #7
 800bd84:	f7fa f910 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 800bd88:	2007      	movs	r0, #7
 800bd8a:	f7fa f8ef 	bl	8005f6c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
 800bd8e:	f7fa f8df 	bl	8005f50 <__NVIC_GetPriorityGrouping>
 800bd92:	4603      	mov	r3, r0
 800bd94:	2200      	movs	r2, #0
 800bd96:	2101      	movs	r1, #1
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f7fa f92f 	bl	8005ffc <NVIC_EncodePriority>
 800bd9e:	4603      	mov	r3, r0
 800bda0:	4619      	mov	r1, r3
 800bda2:	2008      	movs	r0, #8
 800bda4:	f7fa f900 	bl	8005fa8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 800bda8:	2008      	movs	r0, #8
 800bdaa:	f7fa f8df 	bl	8005f6c <__NVIC_EnableIRQ>

}
 800bdae:	bf00      	nop
 800bdb0:	3728      	adds	r7, #40	; 0x28
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	48001800 	.word	0x48001800
 800bdbc:	48000c00 	.word	0x48000c00
 800bdc0:	48000400 	.word	0x48000400
 800bdc4:	48001000 	.word	0x48001000

0800bdc8 <Activate_ADC>:
 *                 after this function
 * @param  None
 * @retval None
 */
void Activate_ADC()
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index=0U;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	607b      	str	r3, [r7, #4]
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if(LL_ADC_IsEnabled(ADC1)== 0)
 800bdd2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800bdd6:	f7fa fa97 	bl	8006308 <LL_ADC_IsEnabled>
 800bdda:	4603      	mov	r3, r0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d141      	bne.n	800be64 <Activate_ADC+0x9c>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    LL_ADC_DisableDeepPowerDown(ADC1);
 800bde0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800bde4:	f7fa fa56 	bl	8006294 <LL_ADC_DisableDeepPowerDown>

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC1);
 800bde8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800bdec:	f7fa fa64 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 800bdf0:	4b60      	ldr	r3, [pc, #384]	; (800bf74 <Activate_ADC+0x1ac>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	099b      	lsrs	r3, r3, #6
 800bdf6:	4a60      	ldr	r2, [pc, #384]	; (800bf78 <Activate_ADC+0x1b0>)
 800bdf8:	fba2 2303 	umull	r2, r3, r2, r3
 800bdfc:	099a      	lsrs	r2, r3, #6
 800bdfe:	4613      	mov	r3, r2
 800be00:	009b      	lsls	r3, r3, #2
 800be02:	4413      	add	r3, r2
 800be04:	005b      	lsls	r3, r3, #1
 800be06:	461a      	mov	r2, r3
 800be08:	4b5c      	ldr	r3, [pc, #368]	; (800bf7c <Activate_ADC+0x1b4>)
 800be0a:	fba3 2302 	umull	r2, r3, r3, r2
 800be0e:	08db      	lsrs	r3, r3, #3
 800be10:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800be12:	e002      	b.n	800be1a <Activate_ADC+0x52>
    {
      wait_loop_index--;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	3b01      	subs	r3, #1
 800be18:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1f9      	bne.n	800be14 <Activate_ADC+0x4c>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 800be20:	217f      	movs	r1, #127	; 0x7f
 800be22:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800be26:	f7fa fa95 	bl	8006354 <LL_ADC_StartCalibration>
    /* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
        Timeout = ADC_CALIBRATION_TIMEOUT_MS;
        #endif /* USE_TIMEOUT */

    while(LL_ADC_IsCalibrationOnGoing(ADC1)!= 0)
 800be2a:	bf00      	nop
 800be2c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800be30:	f7fa faa9 	bl	8006386 <LL_ADC_IsCalibrationOnGoing>
 800be34:	4603      	mov	r3, r0
 800be36:	2b00      	cmp	r3, #0
 800be38:	d1f8      	bne.n	800be2c <Activate_ADC+0x64>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index=(ADC_DELAY_CALIB_ENABLE_CPU_CYCLES>> 1);
 800be3a:	2340      	movs	r3, #64	; 0x40
 800be3c:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800be3e:	e002      	b.n	800be46 <Activate_ADC+0x7e>
    {
      wait_loop_index--;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	3b01      	subs	r3, #1
 800be44:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d1f9      	bne.n	800be40 <Activate_ADC+0x78>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC1);
 800be4c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800be50:	f7fa fa46 	bl	80062e0 <LL_ADC_Enable>
    /* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
        Timeout = ADC_ENABLE_TIMEOUT_MS;
        #endif /* USE_TIMEOUT */

    while(LL_ADC_IsActiveFlag_ADRDY(ADC1)== 0)
 800be54:	bf00      	nop
 800be56:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800be5a:	f7fa faf0 	bl	800643e <LL_ADC_IsActiveFlag_ADRDY>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d0f8      	beq.n	800be56 <Activate_ADC+0x8e>
          }
        #endif /* USE_TIMEOUT */
    }
  }

  if(LL_ADC_IsEnabled(ADC2)== 0)
 800be64:	4846      	ldr	r0, [pc, #280]	; (800bf80 <Activate_ADC+0x1b8>)
 800be66:	f7fa fa4f 	bl	8006308 <LL_ADC_IsEnabled>
 800be6a:	4603      	mov	r3, r0
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d13b      	bne.n	800bee8 <Activate_ADC+0x120>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    LL_ADC_DisableDeepPowerDown(ADC2);
 800be70:	4843      	ldr	r0, [pc, #268]	; (800bf80 <Activate_ADC+0x1b8>)
 800be72:	f7fa fa0f 	bl	8006294 <LL_ADC_DisableDeepPowerDown>

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC2);
 800be76:	4842      	ldr	r0, [pc, #264]	; (800bf80 <Activate_ADC+0x1b8>)
 800be78:	f7fa fa1e 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 800be7c:	4b3d      	ldr	r3, [pc, #244]	; (800bf74 <Activate_ADC+0x1ac>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	099b      	lsrs	r3, r3, #6
 800be82:	4a3d      	ldr	r2, [pc, #244]	; (800bf78 <Activate_ADC+0x1b0>)
 800be84:	fba2 2303 	umull	r2, r3, r2, r3
 800be88:	099a      	lsrs	r2, r3, #6
 800be8a:	4613      	mov	r3, r2
 800be8c:	009b      	lsls	r3, r3, #2
 800be8e:	4413      	add	r3, r2
 800be90:	005b      	lsls	r3, r3, #1
 800be92:	461a      	mov	r2, r3
 800be94:	4b39      	ldr	r3, [pc, #228]	; (800bf7c <Activate_ADC+0x1b4>)
 800be96:	fba3 2302 	umull	r2, r3, r3, r2
 800be9a:	08db      	lsrs	r3, r3, #3
 800be9c:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800be9e:	e002      	b.n	800bea6 <Activate_ADC+0xde>
    {
      wait_loop_index--;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	3b01      	subs	r3, #1
 800bea4:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d1f9      	bne.n	800bea0 <Activate_ADC+0xd8>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC2, LL_ADC_SINGLE_ENDED);
 800beac:	217f      	movs	r1, #127	; 0x7f
 800beae:	4834      	ldr	r0, [pc, #208]	; (800bf80 <Activate_ADC+0x1b8>)
 800beb0:	f7fa fa50 	bl	8006354 <LL_ADC_StartCalibration>
    /* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
      Timeout = ADC_CALIBRATION_TIMEOUT_MS;
      #endif /* USE_TIMEOUT */

    while(LL_ADC_IsCalibrationOnGoing(ADC2)!= 0)
 800beb4:	bf00      	nop
 800beb6:	4832      	ldr	r0, [pc, #200]	; (800bf80 <Activate_ADC+0x1b8>)
 800beb8:	f7fa fa65 	bl	8006386 <LL_ADC_IsCalibrationOnGoing>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1f9      	bne.n	800beb6 <Activate_ADC+0xee>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index=(ADC_DELAY_CALIB_ENABLE_CPU_CYCLES>> 1);
 800bec2:	2340      	movs	r3, #64	; 0x40
 800bec4:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bec6:	e002      	b.n	800bece <Activate_ADC+0x106>
    {
      wait_loop_index--;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	3b01      	subs	r3, #1
 800becc:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d1f9      	bne.n	800bec8 <Activate_ADC+0x100>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC2);
 800bed4:	482a      	ldr	r0, [pc, #168]	; (800bf80 <Activate_ADC+0x1b8>)
 800bed6:	f7fa fa03 	bl	80062e0 <LL_ADC_Enable>
    /* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
      Timeout = ADC_ENABLE_TIMEOUT_MS;
      #endif /* USE_TIMEOUT */

    while(LL_ADC_IsActiveFlag_ADRDY(ADC2)== 0)
 800beda:	bf00      	nop
 800bedc:	4828      	ldr	r0, [pc, #160]	; (800bf80 <Activate_ADC+0x1b8>)
 800bede:	f7fa faae 	bl	800643e <LL_ADC_IsActiveFlag_ADRDY>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d0f9      	beq.n	800bedc <Activate_ADC+0x114>
        }
      #endif /* USE_TIMEOUT */
    }
  }

  if(LL_ADC_IsEnabled(ADC5)== 0)
 800bee8:	4826      	ldr	r0, [pc, #152]	; (800bf84 <Activate_ADC+0x1bc>)
 800beea:	f7fa fa0d 	bl	8006308 <LL_ADC_IsEnabled>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d13b      	bne.n	800bf6c <Activate_ADC+0x1a4>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    LL_ADC_DisableDeepPowerDown(ADC5);
 800bef4:	4823      	ldr	r0, [pc, #140]	; (800bf84 <Activate_ADC+0x1bc>)
 800bef6:	f7fa f9cd 	bl	8006294 <LL_ADC_DisableDeepPowerDown>

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC5);
 800befa:	4822      	ldr	r0, [pc, #136]	; (800bf84 <Activate_ADC+0x1bc>)
 800befc:	f7fa f9dc 	bl	80062b8 <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index=((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US* (SystemCoreClock/ (100000* 2)))/ 10);
 800bf00:	4b1c      	ldr	r3, [pc, #112]	; (800bf74 <Activate_ADC+0x1ac>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	099b      	lsrs	r3, r3, #6
 800bf06:	4a1c      	ldr	r2, [pc, #112]	; (800bf78 <Activate_ADC+0x1b0>)
 800bf08:	fba2 2303 	umull	r2, r3, r2, r3
 800bf0c:	099a      	lsrs	r2, r3, #6
 800bf0e:	4613      	mov	r3, r2
 800bf10:	009b      	lsls	r3, r3, #2
 800bf12:	4413      	add	r3, r2
 800bf14:	005b      	lsls	r3, r3, #1
 800bf16:	461a      	mov	r2, r3
 800bf18:	4b18      	ldr	r3, [pc, #96]	; (800bf7c <Activate_ADC+0x1b4>)
 800bf1a:	fba3 2302 	umull	r2, r3, r3, r2
 800bf1e:	08db      	lsrs	r3, r3, #3
 800bf20:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bf22:	e002      	b.n	800bf2a <Activate_ADC+0x162>
    {
      wait_loop_index--;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	3b01      	subs	r3, #1
 800bf28:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d1f9      	bne.n	800bf24 <Activate_ADC+0x15c>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC5, LL_ADC_SINGLE_ENDED);
 800bf30:	217f      	movs	r1, #127	; 0x7f
 800bf32:	4814      	ldr	r0, [pc, #80]	; (800bf84 <Activate_ADC+0x1bc>)
 800bf34:	f7fa fa0e 	bl	8006354 <LL_ADC_StartCalibration>
    /* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
        Timeout = ADC_CALIBRATION_TIMEOUT_MS;
        #endif /* USE_TIMEOUT */

    while(LL_ADC_IsCalibrationOnGoing(ADC5)!= 0)
 800bf38:	bf00      	nop
 800bf3a:	4812      	ldr	r0, [pc, #72]	; (800bf84 <Activate_ADC+0x1bc>)
 800bf3c:	f7fa fa23 	bl	8006386 <LL_ADC_IsCalibrationOnGoing>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d1f9      	bne.n	800bf3a <Activate_ADC+0x172>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index=(ADC_DELAY_CALIB_ENABLE_CPU_CYCLES>> 1);
 800bf46:	2340      	movs	r3, #64	; 0x40
 800bf48:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bf4a:	e002      	b.n	800bf52 <Activate_ADC+0x18a>
    {
      wait_loop_index--;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	607b      	str	r3, [r7, #4]
    while(wait_loop_index!= 0)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d1f9      	bne.n	800bf4c <Activate_ADC+0x184>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC5);
 800bf58:	480a      	ldr	r0, [pc, #40]	; (800bf84 <Activate_ADC+0x1bc>)
 800bf5a:	f7fa f9c1 	bl	80062e0 <LL_ADC_Enable>
    /* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
        Timeout = ADC_ENABLE_TIMEOUT_MS;
        #endif /* USE_TIMEOUT */

    while(LL_ADC_IsActiveFlag_ADRDY(ADC5)== 0)
 800bf5e:	bf00      	nop
 800bf60:	4808      	ldr	r0, [pc, #32]	; (800bf84 <Activate_ADC+0x1bc>)
 800bf62:	f7fa fa6c 	bl	800643e <LL_ADC_IsActiveFlag_ADRDY>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d0f9      	beq.n	800bf60 <Activate_ADC+0x198>
            }
          }
        #endif /* USE_TIMEOUT */
    }
  }
}
 800bf6c:	bf00      	nop
 800bf6e:	3708      	adds	r7, #8
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	20000024 	.word	0x20000024
 800bf78:	053e2d63 	.word	0x053e2d63
 800bf7c:	cccccccd 	.word	0xcccccccd
 800bf80:	50000100 	.word	0x50000100
 800bf84:	50000600 	.word	0x50000600

0800bf88 <DMA2_Channel1_ConvCplt_Callback>:

void DMA2_Channel1_ConvCplt_Callback()
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
//  TEST_A_OFF;
  LL_ADC_REG_StopConversion(ADC2);
 800bf8e:	484b      	ldr	r0, [pc, #300]	; (800c0bc <DMA2_Channel1_ConvCplt_Callback+0x134>)
 800bf90:	f7fa fa21 	bl	80063d6 <LL_ADC_REG_StopConversion>

  for(int i=0; i< ADC_COUNT; i++)
 800bf94:	2300      	movs	r3, #0
 800bf96:	607b      	str	r3, [r7, #4]
 800bf98:	e033      	b.n	800c002 <DMA2_Channel1_ConvCplt_Callback+0x7a>
  {
    adc2ValA[i]=__LL_ADC_CALC_DATA_TO_VOLTAGE(adc5Val[0], DMA_ADC2_Buf[i* 2], LL_ADC_RESOLUTION_12B);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	4a48      	ldr	r2, [pc, #288]	; (800c0c0 <DMA2_Channel1_ConvCplt_Callback+0x138>)
 800bfa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfa4:	b29b      	uxth	r3, r3
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	4b46      	ldr	r3, [pc, #280]	; (800c0c4 <DMA2_Channel1_ConvCplt_Callback+0x13c>)
 800bfaa:	881b      	ldrh	r3, [r3, #0]
 800bfac:	fb03 f302 	mul.w	r3, r3, r2
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	4b45      	ldr	r3, [pc, #276]	; (800c0c8 <DMA2_Channel1_ConvCplt_Callback+0x140>)
 800bfb4:	fba3 1302 	umull	r1, r3, r3, r2
 800bfb8:	1ad2      	subs	r2, r2, r3
 800bfba:	0852      	lsrs	r2, r2, #1
 800bfbc:	4413      	add	r3, r2
 800bfbe:	0adb      	lsrs	r3, r3, #11
 800bfc0:	b299      	uxth	r1, r3
 800bfc2:	4a42      	ldr	r2, [pc, #264]	; (800c0cc <DMA2_Channel1_ConvCplt_Callback+0x144>)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    adc2ValB[i]=__LL_ADC_CALC_DATA_TO_VOLTAGE(adc5Val[0], DMA_ADC2_Buf[i* 2+ 1], LL_ADC_RESOLUTION_12B);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	005b      	lsls	r3, r3, #1
 800bfce:	3301      	adds	r3, #1
 800bfd0:	4a3b      	ldr	r2, [pc, #236]	; (800c0c0 <DMA2_Channel1_ConvCplt_Callback+0x138>)
 800bfd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	461a      	mov	r2, r3
 800bfda:	4b3a      	ldr	r3, [pc, #232]	; (800c0c4 <DMA2_Channel1_ConvCplt_Callback+0x13c>)
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	fb03 f302 	mul.w	r3, r3, r2
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	4b38      	ldr	r3, [pc, #224]	; (800c0c8 <DMA2_Channel1_ConvCplt_Callback+0x140>)
 800bfe6:	fba3 1302 	umull	r1, r3, r3, r2
 800bfea:	1ad2      	subs	r2, r2, r3
 800bfec:	0852      	lsrs	r2, r2, #1
 800bfee:	4413      	add	r3, r2
 800bff0:	0adb      	lsrs	r3, r3, #11
 800bff2:	b299      	uxth	r1, r3
 800bff4:	4a36      	ldr	r2, [pc, #216]	; (800c0d0 <DMA2_Channel1_ConvCplt_Callback+0x148>)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0; i< ADC_COUNT; i++)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3301      	adds	r3, #1
 800c000:	607b      	str	r3, [r7, #4]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2b7c      	cmp	r3, #124	; 0x7c
 800c006:	ddc8      	ble.n	800bf9a <DMA2_Channel1_ConvCplt_Callback+0x12>
  }

  if(CH_LEFT== RUN_MODE)
 800c008:	4b32      	ldr	r3, [pc, #200]	; (800c0d4 <DMA2_Channel1_ConvCplt_Callback+0x14c>)
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	2b02      	cmp	r3, #2
 800c010:	d125      	bne.n	800c05e <DMA2_Channel1_ConvCplt_Callback+0xd6>
  {
    if((pmr.mode!= TWIST)|| ((pmr.mode== TWIST)&& phase_2A_flag))
 800c012:	4b31      	ldr	r3, [pc, #196]	; (800c0d8 <DMA2_Channel1_ConvCplt_Callback+0x150>)
 800c014:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d108      	bne.n	800c02e <DMA2_Channel1_ConvCplt_Callback+0xa6>
 800c01c:	4b2e      	ldr	r3, [pc, #184]	; (800c0d8 <DMA2_Channel1_ConvCplt_Callback+0x150>)
 800c01e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c022:	2b01      	cmp	r3, #1
 800c024:	d11b      	bne.n	800c05e <DMA2_Channel1_ConvCplt_Callback+0xd6>
 800c026:	4b2d      	ldr	r3, [pc, #180]	; (800c0dc <DMA2_Channel1_ConvCplt_Callback+0x154>)
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d017      	beq.n	800c05e <DMA2_Channel1_ConvCplt_Callback+0xd6>
    {
      if(hallA_cnt< HALL_COUNT)
 800c02e:	4b2c      	ldr	r3, [pc, #176]	; (800c0e0 <DMA2_Channel1_ConvCplt_Callback+0x158>)
 800c030:	881b      	ldrh	r3, [r3, #0]
 800c032:	2bc7      	cmp	r3, #199	; 0xc7
 800c034:	d813      	bhi.n	800c05e <DMA2_Channel1_ConvCplt_Callback+0xd6>
      {
        qsort(adc2ValA, ADC_COUNT, sizeof(uint16_t), compare);
 800c036:	4b2b      	ldr	r3, [pc, #172]	; (800c0e4 <DMA2_Channel1_ConvCplt_Callback+0x15c>)
 800c038:	2202      	movs	r2, #2
 800c03a:	217d      	movs	r1, #125	; 0x7d
 800c03c:	4823      	ldr	r0, [pc, #140]	; (800c0cc <DMA2_Channel1_ConvCplt_Callback+0x144>)
 800c03e:	f008 fa39 	bl	80144b4 <qsort>
        hallA_low[hallA_cnt]=adc2ValA[0];
 800c042:	4b27      	ldr	r3, [pc, #156]	; (800c0e0 <DMA2_Channel1_ConvCplt_Callback+0x158>)
 800c044:	881b      	ldrh	r3, [r3, #0]
 800c046:	461a      	mov	r2, r3
 800c048:	4b20      	ldr	r3, [pc, #128]	; (800c0cc <DMA2_Channel1_ConvCplt_Callback+0x144>)
 800c04a:	8819      	ldrh	r1, [r3, #0]
 800c04c:	4b26      	ldr	r3, [pc, #152]	; (800c0e8 <DMA2_Channel1_ConvCplt_Callback+0x160>)
 800c04e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        hallA_cnt++;
 800c052:	4b23      	ldr	r3, [pc, #140]	; (800c0e0 <DMA2_Channel1_ConvCplt_Callback+0x158>)
 800c054:	881b      	ldrh	r3, [r3, #0]
 800c056:	3301      	adds	r3, #1
 800c058:	b29a      	uxth	r2, r3
 800c05a:	4b21      	ldr	r3, [pc, #132]	; (800c0e0 <DMA2_Channel1_ConvCplt_Callback+0x158>)
 800c05c:	801a      	strh	r2, [r3, #0]
      }
    }
  }

  if(CH_RIGHT== RUN_MODE)
 800c05e:	4b23      	ldr	r3, [pc, #140]	; (800c0ec <DMA2_Channel1_ConvCplt_Callback+0x164>)
 800c060:	781b      	ldrb	r3, [r3, #0]
 800c062:	b2db      	uxtb	r3, r3
 800c064:	2b02      	cmp	r3, #2
 800c066:	d125      	bne.n	800c0b4 <DMA2_Channel1_ConvCplt_Callback+0x12c>
  {
    if((pmr.mode!= TWIST)|| ((pmr.mode== TWIST)&& phase_2B_flag))
 800c068:	4b1b      	ldr	r3, [pc, #108]	; (800c0d8 <DMA2_Channel1_ConvCplt_Callback+0x150>)
 800c06a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c06e:	2b01      	cmp	r3, #1
 800c070:	d108      	bne.n	800c084 <DMA2_Channel1_ConvCplt_Callback+0xfc>
 800c072:	4b19      	ldr	r3, [pc, #100]	; (800c0d8 <DMA2_Channel1_ConvCplt_Callback+0x150>)
 800c074:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c078:	2b01      	cmp	r3, #1
 800c07a:	d11b      	bne.n	800c0b4 <DMA2_Channel1_ConvCplt_Callback+0x12c>
 800c07c:	4b1c      	ldr	r3, [pc, #112]	; (800c0f0 <DMA2_Channel1_ConvCplt_Callback+0x168>)
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d017      	beq.n	800c0b4 <DMA2_Channel1_ConvCplt_Callback+0x12c>
    {
      if(hallB_cnt< HALL_COUNT)
 800c084:	4b1b      	ldr	r3, [pc, #108]	; (800c0f4 <DMA2_Channel1_ConvCplt_Callback+0x16c>)
 800c086:	881b      	ldrh	r3, [r3, #0]
 800c088:	2bc7      	cmp	r3, #199	; 0xc7
 800c08a:	d813      	bhi.n	800c0b4 <DMA2_Channel1_ConvCplt_Callback+0x12c>
      {
        qsort(adc2ValB, ADC_COUNT, sizeof(uint16_t), compare);
 800c08c:	4b15      	ldr	r3, [pc, #84]	; (800c0e4 <DMA2_Channel1_ConvCplt_Callback+0x15c>)
 800c08e:	2202      	movs	r2, #2
 800c090:	217d      	movs	r1, #125	; 0x7d
 800c092:	480f      	ldr	r0, [pc, #60]	; (800c0d0 <DMA2_Channel1_ConvCplt_Callback+0x148>)
 800c094:	f008 fa0e 	bl	80144b4 <qsort>
        hallB_low[hallB_cnt]=adc2ValB[0];
 800c098:	4b16      	ldr	r3, [pc, #88]	; (800c0f4 <DMA2_Channel1_ConvCplt_Callback+0x16c>)
 800c09a:	881b      	ldrh	r3, [r3, #0]
 800c09c:	461a      	mov	r2, r3
 800c09e:	4b0c      	ldr	r3, [pc, #48]	; (800c0d0 <DMA2_Channel1_ConvCplt_Callback+0x148>)
 800c0a0:	8819      	ldrh	r1, [r3, #0]
 800c0a2:	4b15      	ldr	r3, [pc, #84]	; (800c0f8 <DMA2_Channel1_ConvCplt_Callback+0x170>)
 800c0a4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        hallB_cnt++;
 800c0a8:	4b12      	ldr	r3, [pc, #72]	; (800c0f4 <DMA2_Channel1_ConvCplt_Callback+0x16c>)
 800c0aa:	881b      	ldrh	r3, [r3, #0]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	b29a      	uxth	r2, r3
 800c0b0:	4b10      	ldr	r3, [pc, #64]	; (800c0f4 <DMA2_Channel1_ConvCplt_Callback+0x16c>)
 800c0b2:	801a      	strh	r2, [r3, #0]
      }
    }
  }
}
 800c0b4:	bf00      	nop
 800c0b6:	3708      	adds	r7, #8
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}
 800c0bc:	50000100 	.word	0x50000100
 800c0c0:	200000d0 	.word	0x200000d0
 800c0c4:	200007ec 	.word	0x200007ec
 800c0c8:	00100101 	.word	0x00100101
 800c0cc:	200002c4 	.word	0x200002c4
 800c0d0:	200003c0 	.word	0x200003c0
 800c0d4:	20000956 	.word	0x20000956
 800c0d8:	20000a60 	.word	0x20000a60
 800c0dc:	2000080e 	.word	0x2000080e
 800c0e0:	200007dc 	.word	0x200007dc
 800c0e4:	08007251 	.word	0x08007251
 800c0e8:	200004bc 	.word	0x200004bc
 800c0ec:	20000a9c 	.word	0x20000a9c
 800c0f0:	2000088c 	.word	0x2000088c
 800c0f4:	200007de 	.word	0x200007de
 800c0f8:	2000064c 	.word	0x2000064c

0800c0fc <AdcGrpRegularUnitaryConvComplete_Callback1>:

void AdcGrpRegularUnitaryConvComplete_Callback1()
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af00      	add	r7, sp, #0
  uint16_t adcVal1=LL_ADC_REG_ReadConversionData12(ADC1);
 800c102:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800c106:	f7fa f98d 	bl	8006424 <LL_ADC_REG_ReadConversionData12>
 800c10a:	4603      	mov	r3, r0
 800c10c:	80fb      	strh	r3, [r7, #6]

  adc1Val[adc1Ch]=__LL_ADC_CALC_DATA_TO_VOLTAGE(adc5Val[0], adcVal1, LL_ADC_RESOLUTION_12B);
 800c10e:	88fb      	ldrh	r3, [r7, #6]
 800c110:	4a13      	ldr	r2, [pc, #76]	; (800c160 <AdcGrpRegularUnitaryConvComplete_Callback1+0x64>)
 800c112:	8812      	ldrh	r2, [r2, #0]
 800c114:	fb02 f303 	mul.w	r3, r2, r3
 800c118:	461a      	mov	r2, r3
 800c11a:	4b12      	ldr	r3, [pc, #72]	; (800c164 <AdcGrpRegularUnitaryConvComplete_Callback1+0x68>)
 800c11c:	fba3 1302 	umull	r1, r3, r3, r2
 800c120:	1ad2      	subs	r2, r2, r3
 800c122:	0852      	lsrs	r2, r2, #1
 800c124:	4413      	add	r3, r2
 800c126:	0ad9      	lsrs	r1, r3, #11
 800c128:	4b0f      	ldr	r3, [pc, #60]	; (800c168 <AdcGrpRegularUnitaryConvComplete_Callback1+0x6c>)
 800c12a:	781b      	ldrb	r3, [r3, #0]
 800c12c:	461a      	mov	r2, r3
 800c12e:	b289      	uxth	r1, r1
 800c130:	4b0e      	ldr	r3, [pc, #56]	; (800c16c <AdcGrpRegularUnitaryConvComplete_Callback1+0x70>)
 800c132:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

  adc1Ch++;
 800c136:	4b0c      	ldr	r3, [pc, #48]	; (800c168 <AdcGrpRegularUnitaryConvComplete_Callback1+0x6c>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	3301      	adds	r3, #1
 800c13c:	b2da      	uxtb	r2, r3
 800c13e:	4b0a      	ldr	r3, [pc, #40]	; (800c168 <AdcGrpRegularUnitaryConvComplete_Callback1+0x6c>)
 800c140:	701a      	strb	r2, [r3, #0]
  if(adc1Ch>= 2)
 800c142:	4b09      	ldr	r3, [pc, #36]	; (800c168 <AdcGrpRegularUnitaryConvComplete_Callback1+0x6c>)
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	2b01      	cmp	r3, #1
 800c148:	d905      	bls.n	800c156 <AdcGrpRegularUnitaryConvComplete_Callback1+0x5a>
  {
    adc1Ch=0;
 800c14a:	4b07      	ldr	r3, [pc, #28]	; (800c168 <AdcGrpRegularUnitaryConvComplete_Callback1+0x6c>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	701a      	strb	r2, [r3, #0]
    adc1Done=1;
 800c150:	4b07      	ldr	r3, [pc, #28]	; (800c170 <AdcGrpRegularUnitaryConvComplete_Callback1+0x74>)
 800c152:	2201      	movs	r2, #1
 800c154:	701a      	strb	r2, [r3, #0]
  }
}
 800c156:	bf00      	nop
 800c158:	3708      	adds	r7, #8
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	200007ec 	.word	0x200007ec
 800c164:	00100101 	.word	0x00100101
 800c168:	200007e8 	.word	0x200007e8
 800c16c:	200007e4 	.word	0x200007e4
 800c170:	200007e9 	.word	0x200007e9

0800c174 <AdcGrpRegularUnitaryConvComplete_Callback5>:

void AdcGrpRegularUnitaryConvComplete_Callback5()
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
  uint16_t adcVal5=LL_ADC_REG_ReadConversionData12(ADC5);
 800c17a:	4829      	ldr	r0, [pc, #164]	; (800c220 <AdcGrpRegularUnitaryConvComplete_Callback5+0xac>)
 800c17c:	f7fa f952 	bl	8006424 <LL_ADC_REG_ReadConversionData12>
 800c180:	4603      	mov	r3, r0
 800c182:	80fb      	strh	r3, [r7, #6]

  if(adc5Ch== 0) adc5Val[adc5Ch]=__LL_ADC_CALC_VREFANALOG_VOLTAGE(adcVal5, LL_ADC_RESOLUTION_12B);
 800c184:	4b27      	ldr	r3, [pc, #156]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d111      	bne.n	800c1b0 <AdcGrpRegularUnitaryConvComplete_Callback5+0x3c>
 800c18c:	4b26      	ldr	r3, [pc, #152]	; (800c228 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb4>)
 800c18e:	881b      	ldrh	r3, [r3, #0]
 800c190:	461a      	mov	r2, r3
 800c192:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800c196:	fb03 f202 	mul.w	r2, r3, r2
 800c19a:	88fb      	ldrh	r3, [r7, #6]
 800c19c:	fbb2 f1f3 	udiv	r1, r2, r3
 800c1a0:	4b20      	ldr	r3, [pc, #128]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	461a      	mov	r2, r3
 800c1a6:	b289      	uxth	r1, r1
 800c1a8:	4b20      	ldr	r3, [pc, #128]	; (800c22c <AdcGrpRegularUnitaryConvComplete_Callback5+0xb8>)
 800c1aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800c1ae:	e022      	b.n	800c1f6 <AdcGrpRegularUnitaryConvComplete_Callback5+0x82>
  else
  {
    adc5Val[adc5Ch]=__LL_ADC_CALC_TEMPERATURE(adc5Val[0], adcVal5, LL_ADC_RESOLUTION_12B);
 800c1b0:	88fb      	ldrh	r3, [r7, #6]
 800c1b2:	4a1e      	ldr	r2, [pc, #120]	; (800c22c <AdcGrpRegularUnitaryConvComplete_Callback5+0xb8>)
 800c1b4:	8812      	ldrh	r2, [r2, #0]
 800c1b6:	fb02 f303 	mul.w	r3, r2, r3
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	4b1c      	ldr	r3, [pc, #112]	; (800c230 <AdcGrpRegularUnitaryConvComplete_Callback5+0xbc>)
 800c1be:	fba3 2302 	umull	r2, r3, r3, r2
 800c1c2:	099b      	lsrs	r3, r3, #6
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	4b1b      	ldr	r3, [pc, #108]	; (800c234 <AdcGrpRegularUnitaryConvComplete_Callback5+0xc0>)
 800c1c8:	881b      	ldrh	r3, [r3, #0]
 800c1ca:	1ad2      	subs	r2, r2, r3
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	4413      	add	r3, r2
 800c1d2:	011b      	lsls	r3, r3, #4
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	4b18      	ldr	r3, [pc, #96]	; (800c238 <AdcGrpRegularUnitaryConvComplete_Callback5+0xc4>)
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	4619      	mov	r1, r3
 800c1dc:	4b15      	ldr	r3, [pc, #84]	; (800c234 <AdcGrpRegularUnitaryConvComplete_Callback5+0xc0>)
 800c1de:	881b      	ldrh	r3, [r3, #0]
 800c1e0:	1acb      	subs	r3, r1, r3
 800c1e2:	fb92 f3f3 	sdiv	r3, r2, r3
 800c1e6:	b29b      	uxth	r3, r3
 800c1e8:	4a0e      	ldr	r2, [pc, #56]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c1ea:	7812      	ldrb	r2, [r2, #0]
 800c1ec:	331e      	adds	r3, #30
 800c1ee:	b299      	uxth	r1, r3
 800c1f0:	4b0e      	ldr	r3, [pc, #56]	; (800c22c <AdcGrpRegularUnitaryConvComplete_Callback5+0xb8>)
 800c1f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  }

  adc5Ch++;
 800c1f6:	4b0b      	ldr	r3, [pc, #44]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	3301      	adds	r3, #1
 800c1fc:	b2da      	uxtb	r2, r3
 800c1fe:	4b09      	ldr	r3, [pc, #36]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c200:	701a      	strb	r2, [r3, #0]
  if(adc5Ch>= 2)
 800c202:	4b08      	ldr	r3, [pc, #32]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	2b01      	cmp	r3, #1
 800c208:	d905      	bls.n	800c216 <AdcGrpRegularUnitaryConvComplete_Callback5+0xa2>
  {
    adc5Ch=0;
 800c20a:	4b06      	ldr	r3, [pc, #24]	; (800c224 <AdcGrpRegularUnitaryConvComplete_Callback5+0xb0>)
 800c20c:	2200      	movs	r2, #0
 800c20e:	701a      	strb	r2, [r3, #0]
    adc5Done=1;
 800c210:	4b0a      	ldr	r3, [pc, #40]	; (800c23c <AdcGrpRegularUnitaryConvComplete_Callback5+0xc8>)
 800c212:	2201      	movs	r2, #1
 800c214:	701a      	strb	r2, [r3, #0]
  }
}
 800c216:	bf00      	nop
 800c218:	3708      	adds	r7, #8
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	50000600 	.word	0x50000600
 800c224:	200007f0 	.word	0x200007f0
 800c228:	1fff75aa 	.word	0x1fff75aa
 800c22c:	200007ec 	.word	0x200007ec
 800c230:	057619f1 	.word	0x057619f1
 800c234:	1fff75a8 	.word	0x1fff75a8
 800c238:	1fff75ca 	.word	0x1fff75ca
 800c23c:	200007f1 	.word	0x200007f1

0800c240 <AdcGrpRegularOverrunError_Callback1>:

void AdcGrpRegularOverrunError_Callback1()
{
 800c240:	b580      	push	{r7, lr}
 800c242:	af00      	add	r7, sp, #0
  /* Disable ADC group regular overrun interruption */
  LL_ADC_DisableIT_OVR(ADC1);
 800c244:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800c248:	f7fa f93c 	bl	80064c4 <LL_ADC_DisableIT_OVR>

  /* Error from ADC */
  LOG_PRINT("ADC1 ERROR\r\n");
 800c24c:	4805      	ldr	r0, [pc, #20]	; (800c264 <AdcGrpRegularOverrunError_Callback1+0x24>)
 800c24e:	f008 f8f1 	bl	8014434 <puts>
 800c252:	4b05      	ldr	r3, [pc, #20]	; (800c268 <AdcGrpRegularOverrunError_Callback1+0x28>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	689b      	ldr	r3, [r3, #8]
 800c258:	4618      	mov	r0, r3
 800c25a:	f007 fea7 	bl	8013fac <fflush>
}
 800c25e:	bf00      	nop
 800c260:	bd80      	pop	{r7, pc}
 800c262:	bf00      	nop
 800c264:	08015c58 	.word	0x08015c58
 800c268:	20000030 	.word	0x20000030

0800c26c <AdcGrpRegularOverrunError_Callback5>:

void AdcGrpRegularOverrunError_Callback5()
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	af00      	add	r7, sp, #0
  /* Disable ADC group regular overrun interruption */
  LL_ADC_DisableIT_OVR(ADC5);
 800c270:	4806      	ldr	r0, [pc, #24]	; (800c28c <AdcGrpRegularOverrunError_Callback5+0x20>)
 800c272:	f7fa f927 	bl	80064c4 <LL_ADC_DisableIT_OVR>

  /* Error from ADC */
  LOG_PRINT("ADC5 ERROR\r\n");
 800c276:	4806      	ldr	r0, [pc, #24]	; (800c290 <AdcGrpRegularOverrunError_Callback5+0x24>)
 800c278:	f008 f8dc 	bl	8014434 <puts>
 800c27c:	4b05      	ldr	r3, [pc, #20]	; (800c294 <AdcGrpRegularOverrunError_Callback5+0x28>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	689b      	ldr	r3, [r3, #8]
 800c282:	4618      	mov	r0, r3
 800c284:	f007 fe92 	bl	8013fac <fflush>
}
 800c288:	bf00      	nop
 800c28a:	bd80      	pop	{r7, pc}
 800c28c:	50000600 	.word	0x50000600
 800c290:	08015c64 	.word	0x08015c64
 800c294:	20000030 	.word	0x20000030

0800c298 <ADC2_TransferError_Callback>:

void ADC2_TransferError_Callback()
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	af00      	add	r7, sp, #0
  /* Error from ADC */
  LOG_PRINT("ADC2 ERROR\r\n");
 800c29c:	4805      	ldr	r0, [pc, #20]	; (800c2b4 <ADC2_TransferError_Callback+0x1c>)
 800c29e:	f008 f8c9 	bl	8014434 <puts>
 800c2a2:	4b05      	ldr	r3, [pc, #20]	; (800c2b8 <ADC2_TransferError_Callback+0x20>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	689b      	ldr	r3, [r3, #8]
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f007 fe7f 	bl	8013fac <fflush>
}
 800c2ae:	bf00      	nop
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	08015c70 	.word	0x08015c70
 800c2b8:	20000030 	.word	0x20000030

0800c2bc <QR_Pulse_A_Callback>:
#endif

void QR_Pulse_A_Callback()
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	af00      	add	r7, sp, #0
  if(LL_GPIO_IsInputPinSet(Q_pulse_A_in_GPIO_Port, Q_pulse_A_in_Pin))
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	488a      	ldr	r0, [pc, #552]	; (800c4ec <QR_Pulse_A_Callback+0x230>)
 800c2c4:	f7fa ff60 	bl	8007188 <LL_GPIO_IsInputPinSet>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	f000 8106 	beq.w	800c4dc <QR_Pulse_A_Callback+0x220>
  {
    // rising
    READY_A_LOW;
 800c2d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c2d4:	4886      	ldr	r0, [pc, #536]	; (800c4f0 <QR_Pulse_A_Callback+0x234>)
 800c2d6:	f7fa ff7a 	bl	80071ce <LL_GPIO_ResetOutputPin>

    if(phase_1A_flag)
 800c2da:	4b86      	ldr	r3, [pc, #536]	; (800c4f4 <QR_Pulse_A_Callback+0x238>)
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d050      	beq.n	800c384 <QR_Pulse_A_Callback+0xc8>
    {
      phase_1A_count++;
 800c2e2:	4b85      	ldr	r3, [pc, #532]	; (800c4f8 <QR_Pulse_A_Callback+0x23c>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	4a83      	ldr	r2, [pc, #524]	; (800c4f8 <QR_Pulse_A_Callback+0x23c>)
 800c2ea:	6013      	str	r3, [r2, #0]
      chA_DA+=chA_uStep;
 800c2ec:	4b83      	ldr	r3, [pc, #524]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	4b83      	ldr	r3, [pc, #524]	; (800c500 <QR_Pulse_A_Callback+0x244>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4413      	add	r3, r2
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	4b80      	ldr	r3, [pc, #512]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c2fc:	601a      	str	r2, [r3, #0]
      if(chA_DA> pmr.intenA) chA_DA=pmr.intenA;
 800c2fe:	4b81      	ldr	r3, [pc, #516]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c300:	691b      	ldr	r3, [r3, #16]
 800c302:	4a7e      	ldr	r2, [pc, #504]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c304:	6812      	ldr	r2, [r2, #0]
 800c306:	4293      	cmp	r3, r2
 800c308:	d204      	bcs.n	800c314 <QR_Pulse_A_Callback+0x58>
 800c30a:	4b7e      	ldr	r3, [pc, #504]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c30c:	691b      	ldr	r3, [r3, #16]
 800c30e:	461a      	mov	r2, r3
 800c310:	4b7a      	ldr	r3, [pc, #488]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c312:	601a      	str	r2, [r3, #0]

      if(phase_1A_count>= uStep)
 800c314:	4b78      	ldr	r3, [pc, #480]	; (800c4f8 <QR_Pulse_A_Callback+0x23c>)
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	4b7b      	ldr	r3, [pc, #492]	; (800c508 <QR_Pulse_A_Callback+0x24c>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d32e      	bcc.n	800c37e <QR_Pulse_A_Callback+0xc2>
      {
        changedFreqA=0;
 800c320:	4b7a      	ldr	r3, [pc, #488]	; (800c50c <QR_Pulse_A_Callback+0x250>)
 800c322:	2200      	movs	r2, #0
 800c324:	701a      	strb	r2, [r3, #0]
        phase_1A_count=0;
 800c326:	4b74      	ldr	r3, [pc, #464]	; (800c4f8 <QR_Pulse_A_Callback+0x23c>)
 800c328:	2200      	movs	r2, #0
 800c32a:	601a      	str	r2, [r3, #0]
        phase_1A_flag=0;
 800c32c:	4b71      	ldr	r3, [pc, #452]	; (800c4f4 <QR_Pulse_A_Callback+0x238>)
 800c32e:	2200      	movs	r2, #0
 800c330:	701a      	strb	r2, [r3, #0]
        phase_2A_count=0;
 800c332:	4b77      	ldr	r3, [pc, #476]	; (800c510 <QR_Pulse_A_Callback+0x254>)
 800c334:	2200      	movs	r2, #0
 800c336:	601a      	str	r2, [r3, #0]
        phase_2A_flag=1;
 800c338:	4b76      	ldr	r3, [pc, #472]	; (800c514 <QR_Pulse_A_Callback+0x258>)
 800c33a:	2201      	movs	r2, #1
 800c33c:	701a      	strb	r2, [r3, #0]
        chA_DA=pmr.intenA;
 800c33e:	4b71      	ldr	r3, [pc, #452]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c340:	691b      	ldr	r3, [r3, #16]
 800c342:	461a      	mov	r2, r3
 800c344:	4b6d      	ldr	r3, [pc, #436]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c346:	601a      	str	r2, [r3, #0]
#if 1
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 800c348:	4b6e      	ldr	r3, [pc, #440]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c34a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c34e:	2b03      	cmp	r3, #3
 800c350:	d004      	beq.n	800c35c <QR_Pulse_A_Callback+0xa0>
 800c352:	4b6c      	ldr	r3, [pc, #432]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c354:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c358:	2b04      	cmp	r3, #4
 800c35a:	d10d      	bne.n	800c378 <QR_Pulse_A_Callback+0xbc>
        {
          if(pmr.freq1!= pmr.freq0)
 800c35c:	4b69      	ldr	r3, [pc, #420]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c35e:	785a      	ldrb	r2, [r3, #1]
 800c360:	4b68      	ldr	r3, [pc, #416]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c362:	781b      	ldrb	r3, [r3, #0]
 800c364:	429a      	cmp	r2, r3
 800c366:	d007      	beq.n	800c378 <QR_Pulse_A_Callback+0xbc>
          {
            Q_change_A(pmr.freq1);
 800c368:	4b66      	ldr	r3, [pc, #408]	; (800c504 <QR_Pulse_A_Callback+0x248>)
 800c36a:	785b      	ldrb	r3, [r3, #1]
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7f4 ffef 	bl	8001350 <Q_change_A>
            changedFreqA=1;
 800c372:	4b66      	ldr	r3, [pc, #408]	; (800c50c <QR_Pulse_A_Callback+0x250>)
 800c374:	2201      	movs	r2, #1
 800c376:	701a      	strb	r2, [r3, #0]
          }
        }
#endif
        hallA_cnt=0;
 800c378:	4b67      	ldr	r3, [pc, #412]	; (800c518 <QR_Pulse_A_Callback+0x25c>)
 800c37a:	2200      	movs	r2, #0
 800c37c:	801a      	strh	r2, [r3, #0]
      }
      DA_update_A_flag=1;
 800c37e:	4b67      	ldr	r3, [pc, #412]	; (800c51c <QR_Pulse_A_Callback+0x260>)
 800c380:	2201      	movs	r2, #1
 800c382:	701a      	strb	r2, [r3, #0]
    }

    if(phase_3A_flag)
 800c384:	4b66      	ldr	r3, [pc, #408]	; (800c520 <QR_Pulse_A_Callback+0x264>)
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d033      	beq.n	800c3f4 <QR_Pulse_A_Callback+0x138>
    {
      phase_3A_count++;
 800c38c:	4b65      	ldr	r3, [pc, #404]	; (800c524 <QR_Pulse_A_Callback+0x268>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	3301      	adds	r3, #1
 800c392:	4a64      	ldr	r2, [pc, #400]	; (800c524 <QR_Pulse_A_Callback+0x268>)
 800c394:	6013      	str	r3, [r2, #0]
      chA_DA-=chA_dStep;
 800c396:	4b59      	ldr	r3, [pc, #356]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	461a      	mov	r2, r3
 800c39c:	4b62      	ldr	r3, [pc, #392]	; (800c528 <QR_Pulse_A_Callback+0x26c>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	1ad3      	subs	r3, r2, r3
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	4b55      	ldr	r3, [pc, #340]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c3a6:	601a      	str	r2, [r3, #0]
      if(chA_DA< CONSTANT_DA) chA_DA=CONSTANT_DA;
 800c3a8:	4b54      	ldr	r3, [pc, #336]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f240 5245 	movw	r2, #1349	; 0x545
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	dc03      	bgt.n	800c3bc <QR_Pulse_A_Callback+0x100>
 800c3b4:	4b51      	ldr	r3, [pc, #324]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c3b6:	f240 5246 	movw	r2, #1350	; 0x546
 800c3ba:	601a      	str	r2, [r3, #0]

      if(phase_3A_count>= dStep)
 800c3bc:	4b59      	ldr	r3, [pc, #356]	; (800c524 <QR_Pulse_A_Callback+0x268>)
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	4b5a      	ldr	r3, [pc, #360]	; (800c52c <QR_Pulse_A_Callback+0x270>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d312      	bcc.n	800c3ee <QR_Pulse_A_Callback+0x132>
      {
        phase_3A_count=0;
 800c3c8:	4b56      	ldr	r3, [pc, #344]	; (800c524 <QR_Pulse_A_Callback+0x268>)
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	601a      	str	r2, [r3, #0]
        phase_3A_flag=0;
 800c3ce:	4b54      	ldr	r3, [pc, #336]	; (800c520 <QR_Pulse_A_Callback+0x264>)
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	701a      	strb	r2, [r3, #0]
        phase_4A_count=0;
 800c3d4:	4b56      	ldr	r3, [pc, #344]	; (800c530 <QR_Pulse_A_Callback+0x274>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	601a      	str	r2, [r3, #0]
        phase_4A_flag=1;
 800c3da:	4b56      	ldr	r3, [pc, #344]	; (800c534 <QR_Pulse_A_Callback+0x278>)
 800c3dc:	2201      	movs	r2, #1
 800c3de:	701a      	strb	r2, [r3, #0]
        once_A_flag=1;
 800c3e0:	4b55      	ldr	r3, [pc, #340]	; (800c538 <QR_Pulse_A_Callback+0x27c>)
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	701a      	strb	r2, [r3, #0]
        chA_DA=CONSTANT_DA;
 800c3e6:	4b45      	ldr	r3, [pc, #276]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c3e8:	f240 5246 	movw	r2, #1350	; 0x546
 800c3ec:	601a      	str	r2, [r3, #0]
      }
      DA_update_A_flag=1;
 800c3ee:	4b4b      	ldr	r3, [pc, #300]	; (800c51c <QR_Pulse_A_Callback+0x260>)
 800c3f0:	2201      	movs	r2, #1
 800c3f2:	701a      	strb	r2, [r3, #0]
    }

    if(phase_5A_flag)
 800c3f4:	4b51      	ldr	r3, [pc, #324]	; (800c53c <QR_Pulse_A_Callback+0x280>)
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d055      	beq.n	800c4a8 <QR_Pulse_A_Callback+0x1ec>
    {
      phase_5A_count++;
 800c3fc:	4b50      	ldr	r3, [pc, #320]	; (800c540 <QR_Pulse_A_Callback+0x284>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	3301      	adds	r3, #1
 800c402:	4a4f      	ldr	r2, [pc, #316]	; (800c540 <QR_Pulse_A_Callback+0x284>)
 800c404:	6013      	str	r3, [r2, #0]
      chA_DA-=chA_dStep5;
 800c406:	4b3d      	ldr	r3, [pc, #244]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	461a      	mov	r2, r3
 800c40c:	4b4d      	ldr	r3, [pc, #308]	; (800c544 <QR_Pulse_A_Callback+0x288>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	1ad3      	subs	r3, r2, r3
 800c412:	461a      	mov	r2, r3
 800c414:	4b39      	ldr	r3, [pc, #228]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c416:	601a      	str	r2, [r3, #0]
      if(operation_flag== 3)
 800c418:	4b4b      	ldr	r3, [pc, #300]	; (800c548 <QR_Pulse_A_Callback+0x28c>)
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	2b03      	cmp	r3, #3
 800c41e:	d10a      	bne.n	800c436 <QR_Pulse_A_Callback+0x17a>
      {
        if(chA_DA< CONSTANT_DA) chA_DA=CONSTANT_DA;
 800c420:	4b36      	ldr	r3, [pc, #216]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f240 5245 	movw	r2, #1349	; 0x545
 800c428:	4293      	cmp	r3, r2
 800c42a:	dc0b      	bgt.n	800c444 <QR_Pulse_A_Callback+0x188>
 800c42c:	4b33      	ldr	r3, [pc, #204]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c42e:	f240 5246 	movw	r2, #1350	; 0x546
 800c432:	601a      	str	r2, [r3, #0]
 800c434:	e006      	b.n	800c444 <QR_Pulse_A_Callback+0x188>
      }
      else
      {
        if(chA_DA< 0) chA_DA=0;
 800c436:	4b31      	ldr	r3, [pc, #196]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	da02      	bge.n	800c444 <QR_Pulse_A_Callback+0x188>
 800c43e:	4b2f      	ldr	r3, [pc, #188]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c440:	2200      	movs	r2, #0
 800c442:	601a      	str	r2, [r3, #0]
      }

      if((phase_5A_count>= dStep5)|| ((operation_flag== 3)&& (chA_DA== CONSTANT_DA))|| (chA_DA== 0))
 800c444:	4b3e      	ldr	r3, [pc, #248]	; (800c540 <QR_Pulse_A_Callback+0x284>)
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	4b40      	ldr	r3, [pc, #256]	; (800c54c <QR_Pulse_A_Callback+0x290>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d20d      	bcs.n	800c46c <QR_Pulse_A_Callback+0x1b0>
 800c450:	4b3d      	ldr	r3, [pc, #244]	; (800c548 <QR_Pulse_A_Callback+0x28c>)
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	2b03      	cmp	r3, #3
 800c456:	d105      	bne.n	800c464 <QR_Pulse_A_Callback+0x1a8>
 800c458:	4b28      	ldr	r3, [pc, #160]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f240 5246 	movw	r2, #1350	; 0x546
 800c460:	4293      	cmp	r3, r2
 800c462:	d003      	beq.n	800c46c <QR_Pulse_A_Callback+0x1b0>
 800c464:	4b25      	ldr	r3, [pc, #148]	; (800c4fc <QR_Pulse_A_Callback+0x240>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d11a      	bne.n	800c4a2 <QR_Pulse_A_Callback+0x1e6>
      {
        phase_5A_count=0;
 800c46c:	4b34      	ldr	r3, [pc, #208]	; (800c540 <QR_Pulse_A_Callback+0x284>)
 800c46e:	2200      	movs	r2, #0
 800c470:	601a      	str	r2, [r3, #0]
        phase_5A_flag=0;
 800c472:	4b32      	ldr	r3, [pc, #200]	; (800c53c <QR_Pulse_A_Callback+0x280>)
 800c474:	2200      	movs	r2, #0
 800c476:	701a      	strb	r2, [r3, #0]

        if(intenA_Zero)
 800c478:	4b35      	ldr	r3, [pc, #212]	; (800c550 <QR_Pulse_A_Callback+0x294>)
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d006      	beq.n	800c48e <QR_Pulse_A_Callback+0x1d2>
        {
          intenA_Zero=0;
 800c480:	4b33      	ldr	r3, [pc, #204]	; (800c550 <QR_Pulse_A_Callback+0x294>)
 800c482:	2200      	movs	r2, #0
 800c484:	701a      	strb	r2, [r3, #0]
          RunToPause(CHANNEL_L);
 800c486:	2001      	movs	r0, #1
 800c488:	f7fb fa5e 	bl	8007948 <RunToPause>
 800c48c:	e009      	b.n	800c4a2 <QR_Pulse_A_Callback+0x1e6>
        }
        else
        {
          if(operation_flag== 3) RunToRest(CHANNEL_L);
 800c48e:	4b2e      	ldr	r3, [pc, #184]	; (800c548 <QR_Pulse_A_Callback+0x28c>)
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	2b03      	cmp	r3, #3
 800c494:	d103      	bne.n	800c49e <QR_Pulse_A_Callback+0x1e2>
 800c496:	2001      	movs	r0, #1
 800c498:	f7fb fb2a 	bl	8007af0 <RunToRest>
 800c49c:	e001      	b.n	800c4a2 <QR_Pulse_A_Callback+0x1e6>
          else RunToStopA();
 800c49e:	f7fb f951 	bl	8007744 <RunToStopA>
        }
      }
      DA_update_A_flag=1;
 800c4a2:	4b1e      	ldr	r3, [pc, #120]	; (800c51c <QR_Pulse_A_Callback+0x260>)
 800c4a4:	2201      	movs	r2, #1
 800c4a6:	701a      	strb	r2, [r3, #0]
    }

    if(phase_2A_flag)
 800c4a8:	4b1a      	ldr	r3, [pc, #104]	; (800c514 <QR_Pulse_A_Callback+0x258>)
 800c4aa:	781b      	ldrb	r3, [r3, #0]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d01a      	beq.n	800c4e6 <QR_Pulse_A_Callback+0x22a>
    {
      if((LL_ADC_IsEnabled(ADC2)== 1)&& (LL_ADC_IsDisableOngoing(ADC2)== 0)&& (LL_ADC_REG_IsConversionOngoing(ADC2)== 0))
 800c4b0:	4828      	ldr	r0, [pc, #160]	; (800c554 <QR_Pulse_A_Callback+0x298>)
 800c4b2:	f7f9 ff29 	bl	8006308 <LL_ADC_IsEnabled>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d114      	bne.n	800c4e6 <QR_Pulse_A_Callback+0x22a>
 800c4bc:	4825      	ldr	r0, [pc, #148]	; (800c554 <QR_Pulse_A_Callback+0x298>)
 800c4be:	f7f9 ff36 	bl	800632e <LL_ADC_IsDisableOngoing>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d10e      	bne.n	800c4e6 <QR_Pulse_A_Callback+0x22a>
 800c4c8:	4822      	ldr	r0, [pc, #136]	; (800c554 <QR_Pulse_A_Callback+0x298>)
 800c4ca:	f7f9 ff98 	bl	80063fe <LL_ADC_REG_IsConversionOngoing>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d108      	bne.n	800c4e6 <QR_Pulse_A_Callback+0x22a>
      {
        LL_ADC_REG_StartConversion(ADC2);
 800c4d4:	481f      	ldr	r0, [pc, #124]	; (800c554 <QR_Pulse_A_Callback+0x298>)
 800c4d6:	f7f9 ff6a 	bl	80063ae <LL_ADC_REG_StartConversion>
  else
  {
    // falling
    READY_A_HIGH;
  }
}
 800c4da:	e004      	b.n	800c4e6 <QR_Pulse_A_Callback+0x22a>
    READY_A_HIGH;
 800c4dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c4e0:	4803      	ldr	r0, [pc, #12]	; (800c4f0 <QR_Pulse_A_Callback+0x234>)
 800c4e2:	f7fa fe66 	bl	80071b2 <LL_GPIO_SetOutputPin>
}
 800c4e6:	bf00      	nop
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	48000400 	.word	0x48000400
 800c4f0:	48001000 	.word	0x48001000
 800c4f4:	200008ae 	.word	0x200008ae
 800c4f8:	20000a54 	.word	0x20000a54
 800c4fc:	20000a58 	.word	0x20000a58
 800c500:	20000a98 	.word	0x20000a98
 800c504:	20000a60 	.word	0x20000a60
 800c508:	20000884 	.word	0x20000884
 800c50c:	20000909 	.word	0x20000909
 800c510:	20000b20 	.word	0x20000b20
 800c514:	2000080e 	.word	0x2000080e
 800c518:	200007dc 	.word	0x200007dc
 800c51c:	200008ac 	.word	0x200008ac
 800c520:	20000ad0 	.word	0x20000ad0
 800c524:	20000b0c 	.word	0x20000b0c
 800c528:	20000a30 	.word	0x20000a30
 800c52c:	20000b60 	.word	0x20000b60
 800c530:	20000ad4 	.word	0x20000ad4
 800c534:	20000aa7 	.word	0x20000aa7
 800c538:	20000a2d 	.word	0x20000a2d
 800c53c:	20000b11 	.word	0x20000b11
 800c540:	2000094c 	.word	0x2000094c
 800c544:	200008a8 	.word	0x200008a8
 800c548:	2000083d 	.word	0x2000083d
 800c54c:	20000b28 	.word	0x20000b28
 800c550:	20000ab1 	.word	0x20000ab1
 800c554:	50000100 	.word	0x50000100

0800c558 <QR_Pulse_B_Callback>:

void QR_Pulse_B_Callback()
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	af00      	add	r7, sp, #0
  if(LL_GPIO_IsInputPinSet(Q_pulse_B_in_GPIO_Port, Q_pulse_B_in_Pin))
 800c55c:	2102      	movs	r1, #2
 800c55e:	4889      	ldr	r0, [pc, #548]	; (800c784 <QR_Pulse_B_Callback+0x22c>)
 800c560:	f7fa fe12 	bl	8007188 <LL_GPIO_IsInputPinSet>
 800c564:	4603      	mov	r3, r0
 800c566:	2b00      	cmp	r3, #0
 800c568:	f000 8105 	beq.w	800c776 <QR_Pulse_B_Callback+0x21e>
  {
    // rising
    READY_B_LOW;
 800c56c:	2180      	movs	r1, #128	; 0x80
 800c56e:	4886      	ldr	r0, [pc, #536]	; (800c788 <QR_Pulse_B_Callback+0x230>)
 800c570:	f7fa fe2d 	bl	80071ce <LL_GPIO_ResetOutputPin>

    if(phase_1B_flag)
 800c574:	4b85      	ldr	r3, [pc, #532]	; (800c78c <QR_Pulse_B_Callback+0x234>)
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d050      	beq.n	800c61e <QR_Pulse_B_Callback+0xc6>
    {
      phase_1B_count++;
 800c57c:	4b84      	ldr	r3, [pc, #528]	; (800c790 <QR_Pulse_B_Callback+0x238>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	3301      	adds	r3, #1
 800c582:	4a83      	ldr	r2, [pc, #524]	; (800c790 <QR_Pulse_B_Callback+0x238>)
 800c584:	6013      	str	r3, [r2, #0]
      chB_DA+=chB_uStep;
 800c586:	4b83      	ldr	r3, [pc, #524]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	461a      	mov	r2, r3
 800c58c:	4b82      	ldr	r3, [pc, #520]	; (800c798 <QR_Pulse_B_Callback+0x240>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	4413      	add	r3, r2
 800c592:	461a      	mov	r2, r3
 800c594:	4b7f      	ldr	r3, [pc, #508]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c596:	601a      	str	r2, [r3, #0]
      if(chB_DA> pmr.intenB) chB_DA=pmr.intenB;
 800c598:	4b80      	ldr	r3, [pc, #512]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c59a:	699b      	ldr	r3, [r3, #24]
 800c59c:	4a7d      	ldr	r2, [pc, #500]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c59e:	6812      	ldr	r2, [r2, #0]
 800c5a0:	4293      	cmp	r3, r2
 800c5a2:	d204      	bcs.n	800c5ae <QR_Pulse_B_Callback+0x56>
 800c5a4:	4b7d      	ldr	r3, [pc, #500]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5a6:	699b      	ldr	r3, [r3, #24]
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	4b7a      	ldr	r3, [pc, #488]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c5ac:	601a      	str	r2, [r3, #0]

      if(phase_1B_count>= uStep)
 800c5ae:	4b78      	ldr	r3, [pc, #480]	; (800c790 <QR_Pulse_B_Callback+0x238>)
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	4b7b      	ldr	r3, [pc, #492]	; (800c7a0 <QR_Pulse_B_Callback+0x248>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d32e      	bcc.n	800c618 <QR_Pulse_B_Callback+0xc0>
      {
        changedFreqB=0;
 800c5ba:	4b7a      	ldr	r3, [pc, #488]	; (800c7a4 <QR_Pulse_B_Callback+0x24c>)
 800c5bc:	2200      	movs	r2, #0
 800c5be:	701a      	strb	r2, [r3, #0]
        phase_1B_count=0;
 800c5c0:	4b73      	ldr	r3, [pc, #460]	; (800c790 <QR_Pulse_B_Callback+0x238>)
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	601a      	str	r2, [r3, #0]
        phase_1B_flag=0;
 800c5c6:	4b71      	ldr	r3, [pc, #452]	; (800c78c <QR_Pulse_B_Callback+0x234>)
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	701a      	strb	r2, [r3, #0]
        phase_2B_count=0;
 800c5cc:	4b76      	ldr	r3, [pc, #472]	; (800c7a8 <QR_Pulse_B_Callback+0x250>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	601a      	str	r2, [r3, #0]
        phase_2B_flag=1;
 800c5d2:	4b76      	ldr	r3, [pc, #472]	; (800c7ac <QR_Pulse_B_Callback+0x254>)
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	701a      	strb	r2, [r3, #0]
        chB_DA=pmr.intenB;
 800c5d8:	4b70      	ldr	r3, [pc, #448]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5da:	699b      	ldr	r3, [r3, #24]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	4b6d      	ldr	r3, [pc, #436]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c5e0:	601a      	str	r2, [r3, #0]
#if 1
        if((pmr.mode== GRIP)|| (pmr.mode== TAP))
 800c5e2:	4b6e      	ldr	r3, [pc, #440]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c5e8:	2b03      	cmp	r3, #3
 800c5ea:	d004      	beq.n	800c5f6 <QR_Pulse_B_Callback+0x9e>
 800c5ec:	4b6b      	ldr	r3, [pc, #428]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c5f2:	2b04      	cmp	r3, #4
 800c5f4:	d10d      	bne.n	800c612 <QR_Pulse_B_Callback+0xba>
        {
          if(pmr.freq1!= pmr.freq0)
 800c5f6:	4b69      	ldr	r3, [pc, #420]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5f8:	785a      	ldrb	r2, [r3, #1]
 800c5fa:	4b68      	ldr	r3, [pc, #416]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c5fc:	781b      	ldrb	r3, [r3, #0]
 800c5fe:	429a      	cmp	r2, r3
 800c600:	d007      	beq.n	800c612 <QR_Pulse_B_Callback+0xba>
          {
            Q_change_B(pmr.freq1);
 800c602:	4b66      	ldr	r3, [pc, #408]	; (800c79c <QR_Pulse_B_Callback+0x244>)
 800c604:	785b      	ldrb	r3, [r3, #1]
 800c606:	4618      	mov	r0, r3
 800c608:	f7f4 fef8 	bl	80013fc <Q_change_B>
            changedFreqB=1;
 800c60c:	4b65      	ldr	r3, [pc, #404]	; (800c7a4 <QR_Pulse_B_Callback+0x24c>)
 800c60e:	2201      	movs	r2, #1
 800c610:	701a      	strb	r2, [r3, #0]
          }
        }
#endif
        hallB_cnt=0;
 800c612:	4b67      	ldr	r3, [pc, #412]	; (800c7b0 <QR_Pulse_B_Callback+0x258>)
 800c614:	2200      	movs	r2, #0
 800c616:	801a      	strh	r2, [r3, #0]
      }
      DA_update_B_flag=1;
 800c618:	4b66      	ldr	r3, [pc, #408]	; (800c7b4 <QR_Pulse_B_Callback+0x25c>)
 800c61a:	2201      	movs	r2, #1
 800c61c:	701a      	strb	r2, [r3, #0]
    }

    if(phase_3B_flag)
 800c61e:	4b66      	ldr	r3, [pc, #408]	; (800c7b8 <QR_Pulse_B_Callback+0x260>)
 800c620:	781b      	ldrb	r3, [r3, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d033      	beq.n	800c68e <QR_Pulse_B_Callback+0x136>
    {
      phase_3B_count++;
 800c626:	4b65      	ldr	r3, [pc, #404]	; (800c7bc <QR_Pulse_B_Callback+0x264>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	3301      	adds	r3, #1
 800c62c:	4a63      	ldr	r2, [pc, #396]	; (800c7bc <QR_Pulse_B_Callback+0x264>)
 800c62e:	6013      	str	r3, [r2, #0]
      chB_DA-=chB_dStep;
 800c630:	4b58      	ldr	r3, [pc, #352]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	461a      	mov	r2, r3
 800c636:	4b62      	ldr	r3, [pc, #392]	; (800c7c0 <QR_Pulse_B_Callback+0x268>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	461a      	mov	r2, r3
 800c63e:	4b55      	ldr	r3, [pc, #340]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c640:	601a      	str	r2, [r3, #0]
      if(chB_DA< CONSTANT_DA) chB_DA=CONSTANT_DA;
 800c642:	4b54      	ldr	r3, [pc, #336]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f240 5245 	movw	r2, #1349	; 0x545
 800c64a:	4293      	cmp	r3, r2
 800c64c:	dc03      	bgt.n	800c656 <QR_Pulse_B_Callback+0xfe>
 800c64e:	4b51      	ldr	r3, [pc, #324]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c650:	f240 5246 	movw	r2, #1350	; 0x546
 800c654:	601a      	str	r2, [r3, #0]

      if(phase_3B_count>= dStep)
 800c656:	4b59      	ldr	r3, [pc, #356]	; (800c7bc <QR_Pulse_B_Callback+0x264>)
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	4b5a      	ldr	r3, [pc, #360]	; (800c7c4 <QR_Pulse_B_Callback+0x26c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d312      	bcc.n	800c688 <QR_Pulse_B_Callback+0x130>
      {
        phase_3B_count=0;
 800c662:	4b56      	ldr	r3, [pc, #344]	; (800c7bc <QR_Pulse_B_Callback+0x264>)
 800c664:	2200      	movs	r2, #0
 800c666:	601a      	str	r2, [r3, #0]
        phase_3B_flag=0;
 800c668:	4b53      	ldr	r3, [pc, #332]	; (800c7b8 <QR_Pulse_B_Callback+0x260>)
 800c66a:	2200      	movs	r2, #0
 800c66c:	701a      	strb	r2, [r3, #0]
        phase_4B_count=0;
 800c66e:	4b56      	ldr	r3, [pc, #344]	; (800c7c8 <QR_Pulse_B_Callback+0x270>)
 800c670:	2200      	movs	r2, #0
 800c672:	601a      	str	r2, [r3, #0]
        phase_4B_flag=1;
 800c674:	4b55      	ldr	r3, [pc, #340]	; (800c7cc <QR_Pulse_B_Callback+0x274>)
 800c676:	2201      	movs	r2, #1
 800c678:	701a      	strb	r2, [r3, #0]
        once_B_flag=1;
 800c67a:	4b55      	ldr	r3, [pc, #340]	; (800c7d0 <QR_Pulse_B_Callback+0x278>)
 800c67c:	2201      	movs	r2, #1
 800c67e:	701a      	strb	r2, [r3, #0]
        chB_DA=CONSTANT_DA;
 800c680:	4b44      	ldr	r3, [pc, #272]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c682:	f240 5246 	movw	r2, #1350	; 0x546
 800c686:	601a      	str	r2, [r3, #0]
      }
      DA_update_B_flag=1;
 800c688:	4b4a      	ldr	r3, [pc, #296]	; (800c7b4 <QR_Pulse_B_Callback+0x25c>)
 800c68a:	2201      	movs	r2, #1
 800c68c:	701a      	strb	r2, [r3, #0]
    }

    if(phase_5B_flag)
 800c68e:	4b51      	ldr	r3, [pc, #324]	; (800c7d4 <QR_Pulse_B_Callback+0x27c>)
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d055      	beq.n	800c742 <QR_Pulse_B_Callback+0x1ea>
    {
      phase_5B_count++;
 800c696:	4b50      	ldr	r3, [pc, #320]	; (800c7d8 <QR_Pulse_B_Callback+0x280>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	3301      	adds	r3, #1
 800c69c:	4a4e      	ldr	r2, [pc, #312]	; (800c7d8 <QR_Pulse_B_Callback+0x280>)
 800c69e:	6013      	str	r3, [r2, #0]
      chB_DA-=chB_dStep5;
 800c6a0:	4b3c      	ldr	r3, [pc, #240]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	461a      	mov	r2, r3
 800c6a6:	4b4d      	ldr	r3, [pc, #308]	; (800c7dc <QR_Pulse_B_Callback+0x284>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	1ad3      	subs	r3, r2, r3
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	4b39      	ldr	r3, [pc, #228]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6b0:	601a      	str	r2, [r3, #0]
      if(operation_flag== 3)
 800c6b2:	4b4b      	ldr	r3, [pc, #300]	; (800c7e0 <QR_Pulse_B_Callback+0x288>)
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	2b03      	cmp	r3, #3
 800c6b8:	d10a      	bne.n	800c6d0 <QR_Pulse_B_Callback+0x178>
      {
        if(chB_DA< CONSTANT_DA) chB_DA=CONSTANT_DA;
 800c6ba:	4b36      	ldr	r3, [pc, #216]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f240 5245 	movw	r2, #1349	; 0x545
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	dc0b      	bgt.n	800c6de <QR_Pulse_B_Callback+0x186>
 800c6c6:	4b33      	ldr	r3, [pc, #204]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6c8:	f240 5246 	movw	r2, #1350	; 0x546
 800c6cc:	601a      	str	r2, [r3, #0]
 800c6ce:	e006      	b.n	800c6de <QR_Pulse_B_Callback+0x186>
      }
      else
      {
        if(chB_DA< 0) chB_DA=0;
 800c6d0:	4b30      	ldr	r3, [pc, #192]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	da02      	bge.n	800c6de <QR_Pulse_B_Callback+0x186>
 800c6d8:	4b2e      	ldr	r3, [pc, #184]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6da:	2200      	movs	r2, #0
 800c6dc:	601a      	str	r2, [r3, #0]
      }

      if((phase_5B_count>= dStep5)|| ((operation_flag== 3)&& (chB_DA== CONSTANT_DA))|| (chB_DA== 0))
 800c6de:	4b3e      	ldr	r3, [pc, #248]	; (800c7d8 <QR_Pulse_B_Callback+0x280>)
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	4b40      	ldr	r3, [pc, #256]	; (800c7e4 <QR_Pulse_B_Callback+0x28c>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d20d      	bcs.n	800c706 <QR_Pulse_B_Callback+0x1ae>
 800c6ea:	4b3d      	ldr	r3, [pc, #244]	; (800c7e0 <QR_Pulse_B_Callback+0x288>)
 800c6ec:	781b      	ldrb	r3, [r3, #0]
 800c6ee:	2b03      	cmp	r3, #3
 800c6f0:	d105      	bne.n	800c6fe <QR_Pulse_B_Callback+0x1a6>
 800c6f2:	4b28      	ldr	r3, [pc, #160]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f240 5246 	movw	r2, #1350	; 0x546
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d003      	beq.n	800c706 <QR_Pulse_B_Callback+0x1ae>
 800c6fe:	4b25      	ldr	r3, [pc, #148]	; (800c794 <QR_Pulse_B_Callback+0x23c>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d11a      	bne.n	800c73c <QR_Pulse_B_Callback+0x1e4>
      {
        phase_5B_count=0;
 800c706:	4b34      	ldr	r3, [pc, #208]	; (800c7d8 <QR_Pulse_B_Callback+0x280>)
 800c708:	2200      	movs	r2, #0
 800c70a:	601a      	str	r2, [r3, #0]
        phase_5B_flag=0;
 800c70c:	4b31      	ldr	r3, [pc, #196]	; (800c7d4 <QR_Pulse_B_Callback+0x27c>)
 800c70e:	2200      	movs	r2, #0
 800c710:	701a      	strb	r2, [r3, #0]

        if(intenB_Zero)
 800c712:	4b35      	ldr	r3, [pc, #212]	; (800c7e8 <QR_Pulse_B_Callback+0x290>)
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d006      	beq.n	800c728 <QR_Pulse_B_Callback+0x1d0>
        {
          intenB_Zero=0;
 800c71a:	4b33      	ldr	r3, [pc, #204]	; (800c7e8 <QR_Pulse_B_Callback+0x290>)
 800c71c:	2200      	movs	r2, #0
 800c71e:	701a      	strb	r2, [r3, #0]
          RunToPause(CHANNEL_R);
 800c720:	2002      	movs	r0, #2
 800c722:	f7fb f911 	bl	8007948 <RunToPause>
 800c726:	e009      	b.n	800c73c <QR_Pulse_B_Callback+0x1e4>
        }
        else
        {
          if(operation_flag== 3) RunToRest(CHANNEL_R);
 800c728:	4b2d      	ldr	r3, [pc, #180]	; (800c7e0 <QR_Pulse_B_Callback+0x288>)
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	2b03      	cmp	r3, #3
 800c72e:	d103      	bne.n	800c738 <QR_Pulse_B_Callback+0x1e0>
 800c730:	2002      	movs	r0, #2
 800c732:	f7fb f9dd 	bl	8007af0 <RunToRest>
 800c736:	e001      	b.n	800c73c <QR_Pulse_B_Callback+0x1e4>
          else RunToStopB();
 800c738:	f7fb f868 	bl	800780c <RunToStopB>
        }
      }
      DA_update_B_flag=1;
 800c73c:	4b1d      	ldr	r3, [pc, #116]	; (800c7b4 <QR_Pulse_B_Callback+0x25c>)
 800c73e:	2201      	movs	r2, #1
 800c740:	701a      	strb	r2, [r3, #0]
    }

    if(phase_2B_flag)
 800c742:	4b1a      	ldr	r3, [pc, #104]	; (800c7ac <QR_Pulse_B_Callback+0x254>)
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d019      	beq.n	800c77e <QR_Pulse_B_Callback+0x226>
    {
      if((LL_ADC_IsEnabled(ADC2)== 1)&& (LL_ADC_IsDisableOngoing(ADC2)== 0)&& (LL_ADC_REG_IsConversionOngoing(ADC2)== 0))
 800c74a:	4828      	ldr	r0, [pc, #160]	; (800c7ec <QR_Pulse_B_Callback+0x294>)
 800c74c:	f7f9 fddc 	bl	8006308 <LL_ADC_IsEnabled>
 800c750:	4603      	mov	r3, r0
 800c752:	2b01      	cmp	r3, #1
 800c754:	d113      	bne.n	800c77e <QR_Pulse_B_Callback+0x226>
 800c756:	4825      	ldr	r0, [pc, #148]	; (800c7ec <QR_Pulse_B_Callback+0x294>)
 800c758:	f7f9 fde9 	bl	800632e <LL_ADC_IsDisableOngoing>
 800c75c:	4603      	mov	r3, r0
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d10d      	bne.n	800c77e <QR_Pulse_B_Callback+0x226>
 800c762:	4822      	ldr	r0, [pc, #136]	; (800c7ec <QR_Pulse_B_Callback+0x294>)
 800c764:	f7f9 fe4b 	bl	80063fe <LL_ADC_REG_IsConversionOngoing>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d107      	bne.n	800c77e <QR_Pulse_B_Callback+0x226>
      {
        LL_ADC_REG_StartConversion(ADC2);
 800c76e:	481f      	ldr	r0, [pc, #124]	; (800c7ec <QR_Pulse_B_Callback+0x294>)
 800c770:	f7f9 fe1d 	bl	80063ae <LL_ADC_REG_StartConversion>
  else
  {
    // falling
    READY_B_HIGH;
  }
}
 800c774:	e003      	b.n	800c77e <QR_Pulse_B_Callback+0x226>
    READY_B_HIGH;
 800c776:	2180      	movs	r1, #128	; 0x80
 800c778:	4803      	ldr	r0, [pc, #12]	; (800c788 <QR_Pulse_B_Callback+0x230>)
 800c77a:	f7fa fd1a 	bl	80071b2 <LL_GPIO_SetOutputPin>
}
 800c77e:	bf00      	nop
 800c780:	bd80      	pop	{r7, pc}
 800c782:	bf00      	nop
 800c784:	48000400 	.word	0x48000400
 800c788:	48000800 	.word	0x48000800
 800c78c:	20000aa4 	.word	0x20000aa4
 800c790:	20000950 	.word	0x20000950
 800c794:	20000a28 	.word	0x20000a28
 800c798:	20000b14 	.word	0x20000b14
 800c79c:	20000a60 	.word	0x20000a60
 800c7a0:	20000884 	.word	0x20000884
 800c7a4:	2000080d 	.word	0x2000080d
 800c7a8:	20000944 	.word	0x20000944
 800c7ac:	2000088c 	.word	0x2000088c
 800c7b0:	200007de 	.word	0x200007de
 800c7b4:	200008b4 	.word	0x200008b4
 800c7b8:	20000b10 	.word	0x20000b10
 800c7bc:	20000b08 	.word	0x20000b08
 800c7c0:	20000a94 	.word	0x20000a94
 800c7c4:	20000b60 	.word	0x20000b60
 800c7c8:	20000948 	.word	0x20000948
 800c7cc:	20000923 	.word	0x20000923
 800c7d0:	2000080c 	.word	0x2000080c
 800c7d4:	20000a24 	.word	0x20000a24
 800c7d8:	20000b30 	.word	0x20000b30
 800c7dc:	20000b00 	.word	0x20000b00
 800c7e0:	2000083d 	.word	0x2000083d
 800c7e4:	20000b28 	.word	0x20000b28
 800c7e8:	20000af4 	.word	0x20000af4
 800c7ec:	50000100 	.word	0x50000100

0800c7f0 <Patient_SW_Callback>:

void Patient_SW_Callback()
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	af00      	add	r7, sp, #0
//
//  Ready2Standby(CHANNEL_L+ CHANNEL_R);
//
//  SEND_1BYTE(CMD_RUN, 1);

  SEND_1BYTE(CMD_EVENT, 0);
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	204e      	movs	r0, #78	; 0x4e
 800c7f8:	f7f6 f8a0 	bl	800293c <SEND_1BYTE>
}
 800c7fc:	bf00      	nop
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int __io_putchar(int ch)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
#ifdef USE_LPUART
  HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, TX_TIMEOUT);
#else
  HAL_UART_Transmit(&huart4, (uint8_t*)&ch, 1, TX_TIMEOUT);
 800c808:	1d39      	adds	r1, r7, #4
 800c80a:	2301      	movs	r3, #1
 800c80c:	2201      	movs	r2, #1
 800c80e:	4804      	ldr	r0, [pc, #16]	; (800c820 <__io_putchar+0x20>)
 800c810:	f004 ff34 	bl	801167c <HAL_UART_Transmit>
#endif

  return ch;
 800c814:	687b      	ldr	r3, [r7, #4]
}
 800c816:	4618      	mov	r0, r3
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	20000de8 	.word	0x20000de8

0800c824 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b082      	sub	sp, #8
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
    }

    HAL_UART_Receive_IT(&hlpuart1, LP_RX_Buffer, 1);
  }
#else
  if(UartHandle->Instance== UART4)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4a49      	ldr	r2, [pc, #292]	; (800c958 <HAL_UART_RxCpltCallback+0x134>)
 800c832:	4293      	cmp	r3, r2
 800c834:	f040 808c 	bne.w	800c950 <HAL_UART_RxCpltCallback+0x12c>
  {
    if(RX4_Buffer[0]== '0')
 800c838:	4b48      	ldr	r3, [pc, #288]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c83a:	781b      	ldrb	r3, [r3, #0]
 800c83c:	2b30      	cmp	r3, #48	; 0x30
 800c83e:	d10c      	bne.n	800c85a <HAL_UART_RxCpltCallback+0x36>
    {
      use_debug=1;
 800c840:	4b47      	ldr	r3, [pc, #284]	; (800c960 <HAL_UART_RxCpltCallback+0x13c>)
 800c842:	2201      	movs	r2, #1
 800c844:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- Debugging Message ON --\r\n");
 800c846:	4847      	ldr	r0, [pc, #284]	; (800c964 <HAL_UART_RxCpltCallback+0x140>)
 800c848:	f007 fdf4 	bl	8014434 <puts>
 800c84c:	4b46      	ldr	r3, [pc, #280]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	689b      	ldr	r3, [r3, #8]
 800c852:	4618      	mov	r0, r3
 800c854:	f007 fbaa 	bl	8013fac <fflush>
 800c858:	e075      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '1')
 800c85a:	4b40      	ldr	r3, [pc, #256]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	2b31      	cmp	r3, #49	; 0x31
 800c860:	d10c      	bne.n	800c87c <HAL_UART_RxCpltCallback+0x58>
    {
      use_debug=0;
 800c862:	4b3f      	ldr	r3, [pc, #252]	; (800c960 <HAL_UART_RxCpltCallback+0x13c>)
 800c864:	2200      	movs	r2, #0
 800c866:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- Debugging Message OFF --\r\n");
 800c868:	4840      	ldr	r0, [pc, #256]	; (800c96c <HAL_UART_RxCpltCallback+0x148>)
 800c86a:	f007 fde3 	bl	8014434 <puts>
 800c86e:	4b3e      	ldr	r3, [pc, #248]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	689b      	ldr	r3, [r3, #8]
 800c874:	4618      	mov	r0, r3
 800c876:	f007 fb99 	bl	8013fac <fflush>
 800c87a:	e064      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '2')
 800c87c:	4b37      	ldr	r3, [pc, #220]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c87e:	781b      	ldrb	r3, [r3, #0]
 800c880:	2b32      	cmp	r3, #50	; 0x32
 800c882:	d10c      	bne.n	800c89e <HAL_UART_RxCpltCallback+0x7a>
    {
      use_debug2=1;
 800c884:	4b3a      	ldr	r3, [pc, #232]	; (800c970 <HAL_UART_RxCpltCallback+0x14c>)
 800c886:	2201      	movs	r2, #1
 800c888:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- Temperature Message ON --\r\n");
 800c88a:	483a      	ldr	r0, [pc, #232]	; (800c974 <HAL_UART_RxCpltCallback+0x150>)
 800c88c:	f007 fdd2 	bl	8014434 <puts>
 800c890:	4b35      	ldr	r3, [pc, #212]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	4618      	mov	r0, r3
 800c898:	f007 fb88 	bl	8013fac <fflush>
 800c89c:	e053      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '3')
 800c89e:	4b2f      	ldr	r3, [pc, #188]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	2b33      	cmp	r3, #51	; 0x33
 800c8a4:	d10c      	bne.n	800c8c0 <HAL_UART_RxCpltCallback+0x9c>
    {
      use_debug2=0;
 800c8a6:	4b32      	ldr	r3, [pc, #200]	; (800c970 <HAL_UART_RxCpltCallback+0x14c>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- Temperature Message OFF --\r\n");
 800c8ac:	4832      	ldr	r0, [pc, #200]	; (800c978 <HAL_UART_RxCpltCallback+0x154>)
 800c8ae:	f007 fdc1 	bl	8014434 <puts>
 800c8b2:	4b2d      	ldr	r3, [pc, #180]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	689b      	ldr	r3, [r3, #8]
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f007 fb77 	bl	8013fac <fflush>
 800c8be:	e042      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '4')
 800c8c0:	4b26      	ldr	r3, [pc, #152]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	2b34      	cmp	r3, #52	; 0x34
 800c8c6:	d10c      	bne.n	800c8e2 <HAL_UART_RxCpltCallback+0xbe>
    {
      use_debug3=1;
 800c8c8:	4b2c      	ldr	r3, [pc, #176]	; (800c97c <HAL_UART_RxCpltCallback+0x158>)
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- HallSensor Message ON --\r\n");
 800c8ce:	482c      	ldr	r0, [pc, #176]	; (800c980 <HAL_UART_RxCpltCallback+0x15c>)
 800c8d0:	f007 fdb0 	bl	8014434 <puts>
 800c8d4:	4b24      	ldr	r3, [pc, #144]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	689b      	ldr	r3, [r3, #8]
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f007 fb66 	bl	8013fac <fflush>
 800c8e0:	e031      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '5')
 800c8e2:	4b1e      	ldr	r3, [pc, #120]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c8e4:	781b      	ldrb	r3, [r3, #0]
 800c8e6:	2b35      	cmp	r3, #53	; 0x35
 800c8e8:	d10c      	bne.n	800c904 <HAL_UART_RxCpltCallback+0xe0>
    {
      use_debug3=0;
 800c8ea:	4b24      	ldr	r3, [pc, #144]	; (800c97c <HAL_UART_RxCpltCallback+0x158>)
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- HallSensor Message OFF --\r\n");
 800c8f0:	4824      	ldr	r0, [pc, #144]	; (800c984 <HAL_UART_RxCpltCallback+0x160>)
 800c8f2:	f007 fd9f 	bl	8014434 <puts>
 800c8f6:	4b1c      	ldr	r3, [pc, #112]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	689b      	ldr	r3, [r3, #8]
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f007 fb55 	bl	8013fac <fflush>
 800c902:	e020      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '6')
 800c904:	4b15      	ldr	r3, [pc, #84]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c906:	781b      	ldrb	r3, [r3, #0]
 800c908:	2b36      	cmp	r3, #54	; 0x36
 800c90a:	d10c      	bne.n	800c926 <HAL_UART_RxCpltCallback+0x102>
    {
      use_debug4=1;
 800c90c:	4b1e      	ldr	r3, [pc, #120]	; (800c988 <HAL_UART_RxCpltCallback+0x164>)
 800c90e:	2201      	movs	r2, #1
 800c910:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- JogDial Message ON --\r\n");
 800c912:	481e      	ldr	r0, [pc, #120]	; (800c98c <HAL_UART_RxCpltCallback+0x168>)
 800c914:	f007 fd8e 	bl	8014434 <puts>
 800c918:	4b13      	ldr	r3, [pc, #76]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	4618      	mov	r0, r3
 800c920:	f007 fb44 	bl	8013fac <fflush>
 800c924:	e00f      	b.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    }
    else if(RX4_Buffer[0]== '7')
 800c926:	4b0d      	ldr	r3, [pc, #52]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c928:	781b      	ldrb	r3, [r3, #0]
 800c92a:	2b37      	cmp	r3, #55	; 0x37
 800c92c:	d10b      	bne.n	800c946 <HAL_UART_RxCpltCallback+0x122>
    {
      use_debug4=0;
 800c92e:	4b16      	ldr	r3, [pc, #88]	; (800c988 <HAL_UART_RxCpltCallback+0x164>)
 800c930:	2200      	movs	r2, #0
 800c932:	701a      	strb	r2, [r3, #0]
      LOG_PRINT("-- JogDial Message OFF --\r\n");
 800c934:	4816      	ldr	r0, [pc, #88]	; (800c990 <HAL_UART_RxCpltCallback+0x16c>)
 800c936:	f007 fd7d 	bl	8014434 <puts>
 800c93a:	4b0b      	ldr	r3, [pc, #44]	; (800c968 <HAL_UART_RxCpltCallback+0x144>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	4618      	mov	r0, r3
 800c942:	f007 fb33 	bl	8013fac <fflush>
    }

    HAL_UART_Receive_IT(&huart4, RX4_Buffer, 1);
 800c946:	2201      	movs	r2, #1
 800c948:	4904      	ldr	r1, [pc, #16]	; (800c95c <HAL_UART_RxCpltCallback+0x138>)
 800c94a:	4812      	ldr	r0, [pc, #72]	; (800c994 <HAL_UART_RxCpltCallback+0x170>)
 800c94c:	f004 ff2c 	bl	80117a8 <HAL_UART_Receive_IT>
  }
#endif
}
 800c950:	bf00      	nop
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	40004c00 	.word	0x40004c00
 800c95c:	200000c8 	.word	0x200000c8
 800c960:	20000aa6 	.word	0x20000aa6
 800c964:	08015c7c 	.word	0x08015c7c
 800c968:	20000030 	.word	0x20000030
 800c96c:	08015c98 	.word	0x08015c98
 800c970:	2000091d 	.word	0x2000091d
 800c974:	08015cb8 	.word	0x08015cb8
 800c978:	08015cd8 	.word	0x08015cd8
 800c97c:	20000ac9 	.word	0x20000ac9
 800c980:	08015cf8 	.word	0x08015cf8
 800c984:	08015d18 	.word	0x08015d18
 800c988:	20000910 	.word	0x20000910
 800c98c:	08015d38 	.word	0x08015d38
 800c990:	08015d54 	.word	0x08015d54
 800c994:	20000de8 	.word	0x20000de8

0800c998 <USART1_TransferError_Callback>:
 * @brief  Function called in case of error detected in USART IT Handler
 * @param  None
 * @retval None
 */
void USART1_TransferError_Callback()
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	af00      	add	r7, sp, #0
  if(LL_DMA_IsActiveFlag_TE1(DMA1))
 800c99c:	4811      	ldr	r0, [pc, #68]	; (800c9e4 <USART1_TransferError_Callback+0x4c>)
 800c99e:	f7f9 ff99 	bl	80068d4 <LL_DMA_IsActiveFlag_TE1>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00a      	beq.n	800c9be <USART1_TransferError_Callback+0x26>
  {
    /* Disable DMA1 Rx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_1);
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	480e      	ldr	r0, [pc, #56]	; (800c9e4 <USART1_TransferError_Callback+0x4c>)
 800c9ac:	f7f9 fdbc 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("USART1 - DMA Rx error\r\n");
 800c9b0:	4b0d      	ldr	r3, [pc, #52]	; (800c9e8 <USART1_TransferError_Callback+0x50>)
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d002      	beq.n	800c9be <USART1_TransferError_Callback+0x26>
 800c9b8:	480c      	ldr	r0, [pc, #48]	; (800c9ec <USART1_TransferError_Callback+0x54>)
 800c9ba:	f007 fd3b 	bl	8014434 <puts>
  }

  if(LL_DMA_IsActiveFlag_TE2(DMA1))
 800c9be:	4809      	ldr	r0, [pc, #36]	; (800c9e4 <USART1_TransferError_Callback+0x4c>)
 800c9c0:	f7f9 ff9b 	bl	80068fa <LL_DMA_IsActiveFlag_TE2>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d00a      	beq.n	800c9e0 <USART1_TransferError_Callback+0x48>
  {
    /* Disable DMA1 Tx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_2);
 800c9ca:	2101      	movs	r1, #1
 800c9cc:	4805      	ldr	r0, [pc, #20]	; (800c9e4 <USART1_TransferError_Callback+0x4c>)
 800c9ce:	f7f9 fdab 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("USART1 - DMA Tx error\r\n");
 800c9d2:	4b05      	ldr	r3, [pc, #20]	; (800c9e8 <USART1_TransferError_Callback+0x50>)
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d002      	beq.n	800c9e0 <USART1_TransferError_Callback+0x48>
 800c9da:	4805      	ldr	r0, [pc, #20]	; (800c9f0 <USART1_TransferError_Callback+0x58>)
 800c9dc:	f007 fd2a 	bl	8014434 <puts>
  }
}
 800c9e0:	bf00      	nop
 800c9e2:	bd80      	pop	{r7, pc}
 800c9e4:	40020000 	.word	0x40020000
 800c9e8:	20000aa6 	.word	0x20000aa6
 800c9ec:	08015d70 	.word	0x08015d70
 800c9f0:	08015d88 	.word	0x08015d88

0800c9f4 <USART3_TransferError_Callback>:

void USART3_TransferError_Callback()
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	af00      	add	r7, sp, #0
  if(LL_DMA_IsActiveFlag_TE3(DMA1))
 800c9f8:	4811      	ldr	r0, [pc, #68]	; (800ca40 <USART3_TransferError_Callback+0x4c>)
 800c9fa:	f7f9 ff91 	bl	8006920 <LL_DMA_IsActiveFlag_TE3>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d00a      	beq.n	800ca1a <USART3_TransferError_Callback+0x26>
  {
    /* Disable DMA1 Rx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_3);
 800ca04:	2102      	movs	r1, #2
 800ca06:	480e      	ldr	r0, [pc, #56]	; (800ca40 <USART3_TransferError_Callback+0x4c>)
 800ca08:	f7f9 fd8e 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("USART3 - DMA Rx error\r\n");
 800ca0c:	4b0d      	ldr	r3, [pc, #52]	; (800ca44 <USART3_TransferError_Callback+0x50>)
 800ca0e:	781b      	ldrb	r3, [r3, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <USART3_TransferError_Callback+0x26>
 800ca14:	480c      	ldr	r0, [pc, #48]	; (800ca48 <USART3_TransferError_Callback+0x54>)
 800ca16:	f007 fd0d 	bl	8014434 <puts>
  }

  if(LL_DMA_IsActiveFlag_TE4(DMA1))
 800ca1a:	4809      	ldr	r0, [pc, #36]	; (800ca40 <USART3_TransferError_Callback+0x4c>)
 800ca1c:	f7f9 ff94 	bl	8006948 <LL_DMA_IsActiveFlag_TE4>
 800ca20:	4603      	mov	r3, r0
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d00a      	beq.n	800ca3c <USART3_TransferError_Callback+0x48>
  {
    /* Disable DMA1 Tx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
 800ca26:	2103      	movs	r1, #3
 800ca28:	4805      	ldr	r0, [pc, #20]	; (800ca40 <USART3_TransferError_Callback+0x4c>)
 800ca2a:	f7f9 fd7d 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("USART3 - DMA Tx error\r\n");
 800ca2e:	4b05      	ldr	r3, [pc, #20]	; (800ca44 <USART3_TransferError_Callback+0x50>)
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d002      	beq.n	800ca3c <USART3_TransferError_Callback+0x48>
 800ca36:	4805      	ldr	r0, [pc, #20]	; (800ca4c <USART3_TransferError_Callback+0x58>)
 800ca38:	f007 fcfc 	bl	8014434 <puts>
  }
}
 800ca3c:	bf00      	nop
 800ca3e:	bd80      	pop	{r7, pc}
 800ca40:	40020000 	.word	0x40020000
 800ca44:	20000aa6 	.word	0x20000aa6
 800ca48:	08015da0 	.word	0x08015da0
 800ca4c:	08015db8 	.word	0x08015db8

0800ca50 <UART5_TransferError_Callback>:

void UART5_TransferError_Callback()
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	af00      	add	r7, sp, #0
  if(LL_DMA_IsActiveFlag_TE5(DMA1))
 800ca54:	4811      	ldr	r0, [pc, #68]	; (800ca9c <UART5_TransferError_Callback+0x4c>)
 800ca56:	f7f9 ff8b 	bl	8006970 <LL_DMA_IsActiveFlag_TE5>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d00a      	beq.n	800ca76 <UART5_TransferError_Callback+0x26>
  {
    /* Disable DMA1 Rx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_5);
 800ca60:	2104      	movs	r1, #4
 800ca62:	480e      	ldr	r0, [pc, #56]	; (800ca9c <UART5_TransferError_Callback+0x4c>)
 800ca64:	f7f9 fd60 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("UART5 - DMA Rx error\r\n");
 800ca68:	4b0d      	ldr	r3, [pc, #52]	; (800caa0 <UART5_TransferError_Callback+0x50>)
 800ca6a:	781b      	ldrb	r3, [r3, #0]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d002      	beq.n	800ca76 <UART5_TransferError_Callback+0x26>
 800ca70:	480c      	ldr	r0, [pc, #48]	; (800caa4 <UART5_TransferError_Callback+0x54>)
 800ca72:	f007 fcdf 	bl	8014434 <puts>
  }

  if(LL_DMA_IsActiveFlag_TE6(DMA1))
 800ca76:	4809      	ldr	r0, [pc, #36]	; (800ca9c <UART5_TransferError_Callback+0x4c>)
 800ca78:	f7f9 ff8e 	bl	8006998 <LL_DMA_IsActiveFlag_TE6>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d00a      	beq.n	800ca98 <UART5_TransferError_Callback+0x48>
  {
    /* Disable DMA1 Tx Channel */
    LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 800ca82:	2105      	movs	r1, #5
 800ca84:	4805      	ldr	r0, [pc, #20]	; (800ca9c <UART5_TransferError_Callback+0x4c>)
 800ca86:	f7f9 fd4f 	bl	8006528 <LL_DMA_DisableChannel>
    if(use_debug) DBG_PRINT("UART5 - DMA Tx error\r\n");
 800ca8a:	4b05      	ldr	r3, [pc, #20]	; (800caa0 <UART5_TransferError_Callback+0x50>)
 800ca8c:	781b      	ldrb	r3, [r3, #0]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d002      	beq.n	800ca98 <UART5_TransferError_Callback+0x48>
 800ca92:	4805      	ldr	r0, [pc, #20]	; (800caa8 <UART5_TransferError_Callback+0x58>)
 800ca94:	f007 fcce 	bl	8014434 <puts>
  }
}
 800ca98:	bf00      	nop
 800ca9a:	bd80      	pop	{r7, pc}
 800ca9c:	40020000 	.word	0x40020000
 800caa0:	20000aa6 	.word	0x20000aa6
 800caa4:	08015dd0 	.word	0x08015dd0
 800caa8:	08015de8 	.word	0x08015de8

0800caac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800caac:	b480      	push	{r7}
 800caae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800cab0:	bf00      	nop
 800cab2:	46bd      	mov	sp, r7
 800cab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab8:	4770      	bx	lr
	...

0800cabc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b082      	sub	sp, #8
 800cac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cac2:	4b10      	ldr	r3, [pc, #64]	; (800cb04 <HAL_MspInit+0x48>)
 800cac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cac6:	4a0f      	ldr	r2, [pc, #60]	; (800cb04 <HAL_MspInit+0x48>)
 800cac8:	f043 0301 	orr.w	r3, r3, #1
 800cacc:	6613      	str	r3, [r2, #96]	; 0x60
 800cace:	4b0d      	ldr	r3, [pc, #52]	; (800cb04 <HAL_MspInit+0x48>)
 800cad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cad2:	f003 0301 	and.w	r3, r3, #1
 800cad6:	607b      	str	r3, [r7, #4]
 800cad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cada:	4b0a      	ldr	r3, [pc, #40]	; (800cb04 <HAL_MspInit+0x48>)
 800cadc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cade:	4a09      	ldr	r2, [pc, #36]	; (800cb04 <HAL_MspInit+0x48>)
 800cae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cae4:	6593      	str	r3, [r2, #88]	; 0x58
 800cae6:	4b07      	ldr	r3, [pc, #28]	; (800cb04 <HAL_MspInit+0x48>)
 800cae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800caea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800caee:	603b      	str	r3, [r7, #0]
 800caf0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800caf2:	2004      	movs	r0, #4
 800caf4:	f002 f860 	bl	800ebb8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800caf8:	f002 ffc6 	bl	800fa88 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cafc:	bf00      	nop
 800cafe:	3708      	adds	r7, #8
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}
 800cb04:	40021000 	.word	0x40021000

0800cb08 <HAL_ADC_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b084      	sub	sp, #16
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance== ADC5)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a11      	ldr	r2, [pc, #68]	; (800cb5c <HAL_ADC_MspInit+0x54>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d11c      	bne.n	800cb54 <HAL_ADC_MspInit+0x4c>
  {
    /* USER CODE BEGIN ADC5_MspInit 0 */

    /* USER CODE END ADC5_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC345_CLK_ENABLED++;
 800cb1a:	4b11      	ldr	r3, [pc, #68]	; (800cb60 <HAL_ADC_MspInit+0x58>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	3301      	adds	r3, #1
 800cb20:	4a0f      	ldr	r2, [pc, #60]	; (800cb60 <HAL_ADC_MspInit+0x58>)
 800cb22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED== 1)
 800cb24:	4b0e      	ldr	r3, [pc, #56]	; (800cb60 <HAL_ADC_MspInit+0x58>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	2b01      	cmp	r3, #1
 800cb2a:	d10b      	bne.n	800cb44 <HAL_ADC_MspInit+0x3c>
    {
      __HAL_RCC_ADC345_CLK_ENABLE();
 800cb2c:	4b0d      	ldr	r3, [pc, #52]	; (800cb64 <HAL_ADC_MspInit+0x5c>)
 800cb2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb30:	4a0c      	ldr	r2, [pc, #48]	; (800cb64 <HAL_ADC_MspInit+0x5c>)
 800cb32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cb36:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cb38:	4b0a      	ldr	r3, [pc, #40]	; (800cb64 <HAL_ADC_MspInit+0x5c>)
 800cb3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cb40:	60fb      	str	r3, [r7, #12]
 800cb42:	68fb      	ldr	r3, [r7, #12]
    }
    /* ADC5 interrupt Init */
    HAL_NVIC_SetPriority(ADC5_IRQn, 5, 0);
 800cb44:	2200      	movs	r2, #0
 800cb46:	2105      	movs	r1, #5
 800cb48:	203e      	movs	r0, #62	; 0x3e
 800cb4a:	f002 f840 	bl	800ebce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC5_IRQn);
 800cb4e:	203e      	movs	r0, #62	; 0x3e
 800cb50:	f002 f857 	bl	800ec02 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC5_MspInit 1 */

    /* USER CODE END ADC5_MspInit 1 */
  }

}
 800cb54:	bf00      	nop
 800cb56:	3710      	adds	r7, #16
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	50000600 	.word	0x50000600
 800cb60:	200007f8 	.word	0x200007f8
 800cb64:	40021000 	.word	0x40021000

0800cb68 <HAL_I2C_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b08a      	sub	sp, #40	; 0x28
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct={0};
 800cb70:	f107 0314 	add.w	r3, r7, #20
 800cb74:	2200      	movs	r2, #0
 800cb76:	601a      	str	r2, [r3, #0]
 800cb78:	605a      	str	r2, [r3, #4]
 800cb7a:	609a      	str	r2, [r3, #8]
 800cb7c:	60da      	str	r2, [r3, #12]
 800cb7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance== I2C3)
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a17      	ldr	r2, [pc, #92]	; (800cbe4 <HAL_I2C_MspInit+0x7c>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d128      	bne.n	800cbdc <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb8a:	4b17      	ldr	r3, [pc, #92]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cb8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb8e:	4a16      	ldr	r2, [pc, #88]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cb90:	f043 0304 	orr.w	r3, r3, #4
 800cb94:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cb96:	4b14      	ldr	r3, [pc, #80]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cb98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb9a:	f003 0304 	and.w	r3, r3, #4
 800cb9e:	613b      	str	r3, [r7, #16]
 800cba0:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
     PC8     ------> I2C3_SCL
     PC9     ------> I2C3_SDA
     */
    GPIO_InitStruct.Pin= GPIO_PIN_8| GPIO_PIN_9;
 800cba2:	f44f 7340 	mov.w	r3, #768	; 0x300
 800cba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_OD;
 800cba8:	2312      	movs	r3, #18
 800cbaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800cbac:	2300      	movs	r3, #0
 800cbae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800cbb0:	2303      	movs	r3, #3
 800cbb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate= GPIO_AF8_I2C3;
 800cbb4:	2308      	movs	r3, #8
 800cbb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cbb8:	f107 0314 	add.w	r3, r7, #20
 800cbbc:	4619      	mov	r1, r3
 800cbbe:	480b      	ldr	r0, [pc, #44]	; (800cbec <HAL_I2C_MspInit+0x84>)
 800cbc0:	f002 f8a0 	bl	800ed04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800cbc4:	4b08      	ldr	r3, [pc, #32]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cbc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbc8:	4a07      	ldr	r2, [pc, #28]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cbca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cbce:	6593      	str	r3, [r2, #88]	; 0x58
 800cbd0:	4b05      	ldr	r3, [pc, #20]	; (800cbe8 <HAL_I2C_MspInit+0x80>)
 800cbd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800cbd8:	60fb      	str	r3, [r7, #12]
 800cbda:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800cbdc:	bf00      	nop
 800cbde:	3728      	adds	r7, #40	; 0x28
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	40007800 	.word	0x40007800
 800cbe8:	40021000 	.word	0x40021000
 800cbec:	48000800 	.word	0x48000800

0800cbf0 <HAL_UART_MspInit>:
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b08c      	sub	sp, #48	; 0x30
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct={0};
 800cbf8:	f107 031c 	add.w	r3, r7, #28
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	601a      	str	r2, [r3, #0]
 800cc00:	605a      	str	r2, [r3, #4]
 800cc02:	609a      	str	r2, [r3, #8]
 800cc04:	60da      	str	r2, [r3, #12]
 800cc06:	611a      	str	r2, [r3, #16]
  if(huart->Instance== LPUART1)
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	4a3f      	ldr	r2, [pc, #252]	; (800cd0c <HAL_UART_MspInit+0x11c>)
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d142      	bne.n	800cc98 <HAL_UART_MspInit+0xa8>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800cc12:	4b3f      	ldr	r3, [pc, #252]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc16:	4a3e      	ldr	r2, [pc, #248]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc18:	f043 0301 	orr.w	r3, r3, #1
 800cc1c:	65d3      	str	r3, [r2, #92]	; 0x5c
 800cc1e:	4b3c      	ldr	r3, [pc, #240]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc22:	f003 0301 	and.w	r3, r3, #1
 800cc26:	61bb      	str	r3, [r7, #24]
 800cc28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc2a:	4b39      	ldr	r3, [pc, #228]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc2e:	4a38      	ldr	r2, [pc, #224]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc30:	f043 0302 	orr.w	r3, r3, #2
 800cc34:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cc36:	4b36      	ldr	r3, [pc, #216]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cc38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc3a:	f003 0302 	and.w	r3, r3, #2
 800cc3e:	617b      	str	r3, [r7, #20]
 800cc40:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
     PB10     ------> LPUART1_RX
     PB11     ------> LPUART1_TX
     */
    GPIO_InitStruct.Pin= GPIO_PIN_10;
 800cc42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800cc48:	2302      	movs	r3, #2
 800cc4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull= GPIO_PULLUP;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800cc50:	2303      	movs	r3, #3
 800cc52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate= GPIO_AF8_LPUART1;
 800cc54:	2308      	movs	r3, #8
 800cc56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc58:	f107 031c 	add.w	r3, r7, #28
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	482d      	ldr	r0, [pc, #180]	; (800cd14 <HAL_UART_MspInit+0x124>)
 800cc60:	f002 f850 	bl	800ed04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin= GPIO_PIN_11;
 800cc64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800cc68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800cc6a:	2302      	movs	r3, #2
 800cc6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800cc72:	2303      	movs	r3, #3
 800cc74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate= GPIO_AF8_LPUART1;
 800cc76:	2308      	movs	r3, #8
 800cc78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc7a:	f107 031c 	add.w	r3, r7, #28
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4824      	ldr	r0, [pc, #144]	; (800cd14 <HAL_UART_MspInit+0x124>)
 800cc82:	f002 f83f 	bl	800ed04 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 7, 0);
 800cc86:	2200      	movs	r2, #0
 800cc88:	2107      	movs	r1, #7
 800cc8a:	205b      	movs	r0, #91	; 0x5b
 800cc8c:	f001 ff9f 	bl	800ebce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800cc90:	205b      	movs	r0, #91	; 0x5b
 800cc92:	f001 ffb6 	bl	800ec02 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }

}
 800cc96:	e035      	b.n	800cd04 <HAL_UART_MspInit+0x114>
  else if(huart->Instance== UART4)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	4a1e      	ldr	r2, [pc, #120]	; (800cd18 <HAL_UART_MspInit+0x128>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d130      	bne.n	800cd04 <HAL_UART_MspInit+0x114>
    __HAL_RCC_UART4_CLK_ENABLE();
 800cca2:	4b1b      	ldr	r3, [pc, #108]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cca6:	4a1a      	ldr	r2, [pc, #104]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800cca8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ccac:	6593      	str	r3, [r2, #88]	; 0x58
 800ccae:	4b18      	ldr	r3, [pc, #96]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800ccb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ccb6:	613b      	str	r3, [r7, #16]
 800ccb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccba:	4b15      	ldr	r3, [pc, #84]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800ccbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ccbe:	4a14      	ldr	r2, [pc, #80]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800ccc0:	f043 0304 	orr.w	r3, r3, #4
 800ccc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ccc6:	4b12      	ldr	r3, [pc, #72]	; (800cd10 <HAL_UART_MspInit+0x120>)
 800ccc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ccca:	f003 0304 	and.w	r3, r3, #4
 800ccce:	60fb      	str	r3, [r7, #12]
 800ccd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin= GPIO_PIN_10| GPIO_PIN_11;
 800ccd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800ccd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800ccd8:	2302      	movs	r3, #2
 800ccda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800cce0:	2303      	movs	r3, #3
 800cce2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate= GPIO_AF5_UART4;
 800cce4:	2305      	movs	r3, #5
 800cce6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cce8:	f107 031c 	add.w	r3, r7, #28
 800ccec:	4619      	mov	r1, r3
 800ccee:	480b      	ldr	r0, [pc, #44]	; (800cd1c <HAL_UART_MspInit+0x12c>)
 800ccf0:	f002 f808 	bl	800ed04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 7, 0);
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	2107      	movs	r1, #7
 800ccf8:	2034      	movs	r0, #52	; 0x34
 800ccfa:	f001 ff68 	bl	800ebce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800ccfe:	2034      	movs	r0, #52	; 0x34
 800cd00:	f001 ff7f 	bl	800ec02 <HAL_NVIC_EnableIRQ>
}
 800cd04:	bf00      	nop
 800cd06:	3730      	adds	r7, #48	; 0x30
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	40008000 	.word	0x40008000
 800cd10:	40021000 	.word	0x40021000
 800cd14:	48000400 	.word	0x48000400
 800cd18:	40004c00 	.word	0x40004c00
 800cd1c:	48000800 	.word	0x48000800

0800cd20 <HAL_TIM_PWM_MspInit>:
 * This function configures the hardware resources used in this example
 * @param htim_pwm: TIM_PWM handle pointer
 * @retval None
 */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim_pwm)
{
 800cd20:	b480      	push	{r7}
 800cd22:	b087      	sub	sp, #28
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance== TIM1)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	4a1c      	ldr	r2, [pc, #112]	; (800cda0 <HAL_TIM_PWM_MspInit+0x80>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d10c      	bne.n	800cd4c <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800cd32:	4b1c      	ldr	r3, [pc, #112]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd36:	4a1b      	ldr	r2, [pc, #108]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800cd3c:	6613      	str	r3, [r2, #96]	; 0x60
 800cd3e:	4b19      	ldr	r3, [pc, #100]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cd46:	617b      	str	r3, [r7, #20]
 800cd48:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800cd4a:	e022      	b.n	800cd92 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance== TIM2)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd54:	d10c      	bne.n	800cd70 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800cd56:	4b13      	ldr	r3, [pc, #76]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd5a:	4a12      	ldr	r2, [pc, #72]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd5c:	f043 0301 	orr.w	r3, r3, #1
 800cd60:	6593      	str	r3, [r2, #88]	; 0x58
 800cd62:	4b10      	ldr	r3, [pc, #64]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd66:	f003 0301 	and.w	r3, r3, #1
 800cd6a:	613b      	str	r3, [r7, #16]
 800cd6c:	693b      	ldr	r3, [r7, #16]
}
 800cd6e:	e010      	b.n	800cd92 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance== TIM8)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	4a0c      	ldr	r2, [pc, #48]	; (800cda8 <HAL_TIM_PWM_MspInit+0x88>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d10b      	bne.n	800cd92 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cd7a:	4b0a      	ldr	r3, [pc, #40]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd7e:	4a09      	ldr	r2, [pc, #36]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cd84:	6613      	str	r3, [r2, #96]	; 0x60
 800cd86:	4b07      	ldr	r3, [pc, #28]	; (800cda4 <HAL_TIM_PWM_MspInit+0x84>)
 800cd88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cd8e:	60fb      	str	r3, [r7, #12]
 800cd90:	68fb      	ldr	r3, [r7, #12]
}
 800cd92:	bf00      	nop
 800cd94:	371c      	adds	r7, #28
 800cd96:	46bd      	mov	sp, r7
 800cd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9c:	4770      	bx	lr
 800cd9e:	bf00      	nop
 800cda0:	40012c00 	.word	0x40012c00
 800cda4:	40021000 	.word	0x40021000
 800cda8:	40013400 	.word	0x40013400

0800cdac <HAL_TIM_Base_MspInit>:
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b086      	sub	sp, #24
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance== TIM3)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	4a1f      	ldr	r2, [pc, #124]	; (800ce38 <HAL_TIM_Base_MspInit+0x8c>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d10c      	bne.n	800cdd8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800cdbe:	4b1f      	ldr	r3, [pc, #124]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cdc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdc2:	4a1e      	ldr	r2, [pc, #120]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cdc4:	f043 0302 	orr.w	r3, r3, #2
 800cdc8:	6593      	str	r3, [r2, #88]	; 0x58
 800cdca:	4b1c      	ldr	r3, [pc, #112]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cdcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdce:	f003 0302 	and.w	r3, r3, #2
 800cdd2:	617b      	str	r3, [r7, #20]
 800cdd4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800cdd6:	e02a      	b.n	800ce2e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance== TIM6)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a18      	ldr	r2, [pc, #96]	; (800ce40 <HAL_TIM_Base_MspInit+0x94>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d114      	bne.n	800ce0c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800cde2:	4b16      	ldr	r3, [pc, #88]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cde4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cde6:	4a15      	ldr	r2, [pc, #84]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cde8:	f043 0310 	orr.w	r3, r3, #16
 800cdec:	6593      	str	r3, [r2, #88]	; 0x58
 800cdee:	4b13      	ldr	r3, [pc, #76]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800cdf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdf2:	f003 0310 	and.w	r3, r3, #16
 800cdf6:	613b      	str	r3, [r7, #16]
 800cdf8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	2102      	movs	r1, #2
 800cdfe:	2036      	movs	r0, #54	; 0x36
 800ce00:	f001 fee5 	bl	800ebce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800ce04:	2036      	movs	r0, #54	; 0x36
 800ce06:	f001 fefc 	bl	800ec02 <HAL_NVIC_EnableIRQ>
}
 800ce0a:	e010      	b.n	800ce2e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance== TIM7)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4a0c      	ldr	r2, [pc, #48]	; (800ce44 <HAL_TIM_Base_MspInit+0x98>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d10b      	bne.n	800ce2e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800ce16:	4b09      	ldr	r3, [pc, #36]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800ce18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce1a:	4a08      	ldr	r2, [pc, #32]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800ce1c:	f043 0320 	orr.w	r3, r3, #32
 800ce20:	6593      	str	r3, [r2, #88]	; 0x58
 800ce22:	4b06      	ldr	r3, [pc, #24]	; (800ce3c <HAL_TIM_Base_MspInit+0x90>)
 800ce24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce26:	f003 0320 	and.w	r3, r3, #32
 800ce2a:	60fb      	str	r3, [r7, #12]
 800ce2c:	68fb      	ldr	r3, [r7, #12]
}
 800ce2e:	bf00      	nop
 800ce30:	3718      	adds	r7, #24
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	40000400 	.word	0x40000400
 800ce3c:	40021000 	.word	0x40021000
 800ce40:	40001000 	.word	0x40001000
 800ce44:	40001400 	.word	0x40001400

0800ce48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b08a      	sub	sp, #40	; 0x28
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct={0};
 800ce50:	f107 0314 	add.w	r3, r7, #20
 800ce54:	2200      	movs	r2, #0
 800ce56:	601a      	str	r2, [r3, #0]
 800ce58:	605a      	str	r2, [r3, #4]
 800ce5a:	609a      	str	r2, [r3, #8]
 800ce5c:	60da      	str	r2, [r3, #12]
 800ce5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance== TIM1)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a33      	ldr	r2, [pc, #204]	; (800cf34 <HAL_TIM_MspPostInit+0xec>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d11d      	bne.n	800cea6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ce6a:	4b33      	ldr	r3, [pc, #204]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800ce6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce6e:	4a32      	ldr	r2, [pc, #200]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800ce70:	f043 0310 	orr.w	r3, r3, #16
 800ce74:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ce76:	4b30      	ldr	r3, [pc, #192]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800ce78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce7a:	f003 0310 	and.w	r3, r3, #16
 800ce7e:	613b      	str	r3, [r7, #16]
 800ce80:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
     PE9     ------> TIM1_CH1
     */
    GPIO_InitStruct.Pin= GPIO_PIN_9;
 800ce82:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800ce88:	2302      	movs	r3, #2
 800ce8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800ce90:	2303      	movs	r3, #3
 800ce92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate= GPIO_AF2_TIM1;
 800ce94:	2302      	movs	r3, #2
 800ce96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ce98:	f107 0314 	add.w	r3, r7, #20
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	4827      	ldr	r0, [pc, #156]	; (800cf3c <HAL_TIM_MspPostInit+0xf4>)
 800cea0:	f001 ff30 	bl	800ed04 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800cea4:	e042      	b.n	800cf2c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance== TIM2)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ceae:	d11c      	bne.n	800ceea <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ceb0:	4b21      	ldr	r3, [pc, #132]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800ceb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ceb4:	4a20      	ldr	r2, [pc, #128]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800ceb6:	f043 0308 	orr.w	r3, r3, #8
 800ceba:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cebc:	4b1e      	ldr	r3, [pc, #120]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800cebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cec0:	f003 0308 	and.w	r3, r3, #8
 800cec4:	60fb      	str	r3, [r7, #12]
 800cec6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin= GPIO_PIN_3| GPIO_PIN_4;
 800cec8:	2318      	movs	r3, #24
 800ceca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800cecc:	2302      	movs	r3, #2
 800cece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800ced0:	2300      	movs	r3, #0
 800ced2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800ced4:	2303      	movs	r3, #3
 800ced6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate= GPIO_AF2_TIM2;
 800ced8:	2302      	movs	r3, #2
 800ceda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cedc:	f107 0314 	add.w	r3, r7, #20
 800cee0:	4619      	mov	r1, r3
 800cee2:	4817      	ldr	r0, [pc, #92]	; (800cf40 <HAL_TIM_MspPostInit+0xf8>)
 800cee4:	f001 ff0e 	bl	800ed04 <HAL_GPIO_Init>
}
 800cee8:	e020      	b.n	800cf2c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance== TIM8)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4a15      	ldr	r2, [pc, #84]	; (800cf44 <HAL_TIM_MspPostInit+0xfc>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d11b      	bne.n	800cf2c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cef4:	4b10      	ldr	r3, [pc, #64]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800cef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cef8:	4a0f      	ldr	r2, [pc, #60]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800cefa:	f043 0304 	orr.w	r3, r3, #4
 800cefe:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cf00:	4b0d      	ldr	r3, [pc, #52]	; (800cf38 <HAL_TIM_MspPostInit+0xf0>)
 800cf02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf04:	f003 0304 	and.w	r3, r3, #4
 800cf08:	60bb      	str	r3, [r7, #8]
 800cf0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin= GPIO_PIN_6;
 800cf0c:	2340      	movs	r3, #64	; 0x40
 800cf0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode= GPIO_MODE_AF_PP;
 800cf10:	2302      	movs	r3, #2
 800cf12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull= GPIO_NOPULL;
 800cf14:	2300      	movs	r3, #0
 800cf16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 800cf18:	2303      	movs	r3, #3
 800cf1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate= GPIO_AF4_TIM8;
 800cf1c:	2304      	movs	r3, #4
 800cf1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf20:	f107 0314 	add.w	r3, r7, #20
 800cf24:	4619      	mov	r1, r3
 800cf26:	4808      	ldr	r0, [pc, #32]	; (800cf48 <HAL_TIM_MspPostInit+0x100>)
 800cf28:	f001 feec 	bl	800ed04 <HAL_GPIO_Init>
}
 800cf2c:	bf00      	nop
 800cf2e:	3728      	adds	r7, #40	; 0x28
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}
 800cf34:	40012c00 	.word	0x40012c00
 800cf38:	40021000 	.word	0x40021000
 800cf3c:	48001000 	.word	0x48001000
 800cf40:	48000c00 	.word	0x48000c00
 800cf44:	40013400 	.word	0x40013400
 800cf48:	48000800 	.word	0x48000800

0800cf4c <LL_ADC_IsActiveFlag_EOC>:
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	b083      	sub	sp, #12
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	f003 0304 	and.w	r3, r3, #4
 800cf5c:	2b04      	cmp	r3, #4
 800cf5e:	d101      	bne.n	800cf64 <LL_ADC_IsActiveFlag_EOC+0x18>
 800cf60:	2301      	movs	r3, #1
 800cf62:	e000      	b.n	800cf66 <LL_ADC_IsActiveFlag_EOC+0x1a>
 800cf64:	2300      	movs	r3, #0
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	370c      	adds	r7, #12
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf70:	4770      	bx	lr

0800cf72 <LL_ADC_IsActiveFlag_OVR>:
{
 800cf72:	b480      	push	{r7}
 800cf74:	b083      	sub	sp, #12
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f003 0310 	and.w	r3, r3, #16
 800cf82:	2b10      	cmp	r3, #16
 800cf84:	d101      	bne.n	800cf8a <LL_ADC_IsActiveFlag_OVR+0x18>
 800cf86:	2301      	movs	r3, #1
 800cf88:	e000      	b.n	800cf8c <LL_ADC_IsActiveFlag_OVR+0x1a>
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	370c      	adds	r7, #12
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <LL_ADC_ClearFlag_EOC>:
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b083      	sub	sp, #12
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2204      	movs	r2, #4
 800cfa4:	601a      	str	r2, [r3, #0]
}
 800cfa6:	bf00      	nop
 800cfa8:	370c      	adds	r7, #12
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr

0800cfb2 <LL_ADC_ClearFlag_OVR>:
{
 800cfb2:	b480      	push	{r7}
 800cfb4:	b083      	sub	sp, #12
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2210      	movs	r2, #16
 800cfbe:	601a      	str	r2, [r3, #0]
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <LL_DMA_IsActiveFlag_TC1>:
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f003 0302 	and.w	r3, r3, #2
 800cfdc:	2b02      	cmp	r3, #2
 800cfde:	d101      	bne.n	800cfe4 <LL_DMA_IsActiveFlag_TC1+0x18>
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	e000      	b.n	800cfe6 <LL_DMA_IsActiveFlag_TC1+0x1a>
 800cfe4:	2300      	movs	r3, #0
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	370c      	adds	r7, #12
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <LL_DMA_IsActiveFlag_TC2>:
{
 800cff2:	b480      	push	{r7}
 800cff4:	b083      	sub	sp, #12
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	f003 0320 	and.w	r3, r3, #32
 800d002:	2b20      	cmp	r3, #32
 800d004:	d101      	bne.n	800d00a <LL_DMA_IsActiveFlag_TC2+0x18>
 800d006:	2301      	movs	r3, #1
 800d008:	e000      	b.n	800d00c <LL_DMA_IsActiveFlag_TC2+0x1a>
 800d00a:	2300      	movs	r3, #0
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	370c      	adds	r7, #12
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr

0800d018 <LL_DMA_IsActiveFlag_TC3>:
{
 800d018:	b480      	push	{r7}
 800d01a:	b083      	sub	sp, #12
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d02c:	d101      	bne.n	800d032 <LL_DMA_IsActiveFlag_TC3+0x1a>
 800d02e:	2301      	movs	r3, #1
 800d030:	e000      	b.n	800d034 <LL_DMA_IsActiveFlag_TC3+0x1c>
 800d032:	2300      	movs	r3, #0
}
 800d034:	4618      	mov	r0, r3
 800d036:	370c      	adds	r7, #12
 800d038:	46bd      	mov	sp, r7
 800d03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03e:	4770      	bx	lr

0800d040 <LL_DMA_IsActiveFlag_TC4>:
{
 800d040:	b480      	push	{r7}
 800d042:	b083      	sub	sp, #12
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d054:	d101      	bne.n	800d05a <LL_DMA_IsActiveFlag_TC4+0x1a>
 800d056:	2301      	movs	r3, #1
 800d058:	e000      	b.n	800d05c <LL_DMA_IsActiveFlag_TC4+0x1c>
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	370c      	adds	r7, #12
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr

0800d068 <LL_DMA_IsActiveFlag_TC5>:
{
 800d068:	b480      	push	{r7}
 800d06a:	b083      	sub	sp, #12
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d078:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d07c:	d101      	bne.n	800d082 <LL_DMA_IsActiveFlag_TC5+0x1a>
 800d07e:	2301      	movs	r3, #1
 800d080:	e000      	b.n	800d084 <LL_DMA_IsActiveFlag_TC5+0x1c>
 800d082:	2300      	movs	r3, #0
}
 800d084:	4618      	mov	r0, r3
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr

0800d090 <LL_DMA_IsActiveFlag_TC6>:
{
 800d090:	b480      	push	{r7}
 800d092:	b083      	sub	sp, #12
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d0a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d0a4:	d101      	bne.n	800d0aa <LL_DMA_IsActiveFlag_TC6+0x1a>
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e000      	b.n	800d0ac <LL_DMA_IsActiveFlag_TC6+0x1c>
 800d0aa:	2300      	movs	r3, #0
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	370c      	adds	r7, #12
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b6:	4770      	bx	lr

0800d0b8 <LL_DMA_IsActiveFlag_TE1>:
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b083      	sub	sp, #12
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f003 0308 	and.w	r3, r3, #8
 800d0c8:	2b08      	cmp	r3, #8
 800d0ca:	d101      	bne.n	800d0d0 <LL_DMA_IsActiveFlag_TE1+0x18>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e000      	b.n	800d0d2 <LL_DMA_IsActiveFlag_TE1+0x1a>
 800d0d0:	2300      	movs	r3, #0
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	370c      	adds	r7, #12
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0dc:	4770      	bx	lr

0800d0de <LL_DMA_IsActiveFlag_TE2>:
{
 800d0de:	b480      	push	{r7}
 800d0e0:	b083      	sub	sp, #12
 800d0e2:	af00      	add	r7, sp, #0
 800d0e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0ee:	2b80      	cmp	r3, #128	; 0x80
 800d0f0:	d101      	bne.n	800d0f6 <LL_DMA_IsActiveFlag_TE2+0x18>
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	e000      	b.n	800d0f8 <LL_DMA_IsActiveFlag_TE2+0x1a>
 800d0f6:	2300      	movs	r3, #0
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	370c      	adds	r7, #12
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr

0800d104 <LL_DMA_IsActiveFlag_TE3>:
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d118:	d101      	bne.n	800d11e <LL_DMA_IsActiveFlag_TE3+0x1a>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e000      	b.n	800d120 <LL_DMA_IsActiveFlag_TE3+0x1c>
 800d11e:	2300      	movs	r3, #0
}
 800d120:	4618      	mov	r0, r3
 800d122:	370c      	adds	r7, #12
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr

0800d12c <LL_DMA_IsActiveFlag_TE4>:
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d13c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d140:	d101      	bne.n	800d146 <LL_DMA_IsActiveFlag_TE4+0x1a>
 800d142:	2301      	movs	r3, #1
 800d144:	e000      	b.n	800d148 <LL_DMA_IsActiveFlag_TE4+0x1c>
 800d146:	2300      	movs	r3, #0
}
 800d148:	4618      	mov	r0, r3
 800d14a:	370c      	adds	r7, #12
 800d14c:	46bd      	mov	sp, r7
 800d14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d152:	4770      	bx	lr

0800d154 <LL_DMA_IsActiveFlag_TE5>:
{
 800d154:	b480      	push	{r7}
 800d156:	b083      	sub	sp, #12
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d164:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d168:	d101      	bne.n	800d16e <LL_DMA_IsActiveFlag_TE5+0x1a>
 800d16a:	2301      	movs	r3, #1
 800d16c:	e000      	b.n	800d170 <LL_DMA_IsActiveFlag_TE5+0x1c>
 800d16e:	2300      	movs	r3, #0
}
 800d170:	4618      	mov	r0, r3
 800d172:	370c      	adds	r7, #12
 800d174:	46bd      	mov	sp, r7
 800d176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17a:	4770      	bx	lr

0800d17c <LL_DMA_IsActiveFlag_TE6>:
{
 800d17c:	b480      	push	{r7}
 800d17e:	b083      	sub	sp, #12
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d18c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d190:	d101      	bne.n	800d196 <LL_DMA_IsActiveFlag_TE6+0x1a>
 800d192:	2301      	movs	r3, #1
 800d194:	e000      	b.n	800d198 <LL_DMA_IsActiveFlag_TE6+0x1c>
 800d196:	2300      	movs	r3, #0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	370c      	adds	r7, #12
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <LL_DMA_ClearFlag_GI1>:
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b083      	sub	sp, #12
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	605a      	str	r2, [r3, #4]
}
 800d1b2:	bf00      	nop
 800d1b4:	370c      	adds	r7, #12
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1bc:	4770      	bx	lr

0800d1be <LL_DMA_ClearFlag_GI2>:
{
 800d1be:	b480      	push	{r7}
 800d1c0:	b083      	sub	sp, #12
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2210      	movs	r2, #16
 800d1ca:	605a      	str	r2, [r3, #4]
}
 800d1cc:	bf00      	nop
 800d1ce:	370c      	adds	r7, #12
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <LL_DMA_ClearFlag_GI3>:
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b083      	sub	sp, #12
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d1e6:	605a      	str	r2, [r3, #4]
}
 800d1e8:	bf00      	nop
 800d1ea:	370c      	adds	r7, #12
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <LL_DMA_ClearFlag_GI4>:
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d202:	605a      	str	r2, [r3, #4]
}
 800d204:	bf00      	nop
 800d206:	370c      	adds	r7, #12
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <LL_DMA_ClearFlag_GI5>:
{
 800d210:	b480      	push	{r7}
 800d212:	b083      	sub	sp, #12
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d21e:	605a      	str	r2, [r3, #4]
}
 800d220:	bf00      	nop
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <LL_DMA_ClearFlag_GI6>:
{
 800d22c:	b480      	push	{r7}
 800d22e:	b083      	sub	sp, #12
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d23a:	605a      	str	r2, [r3, #4]
}
 800d23c:	bf00      	nop
 800d23e:	370c      	adds	r7, #12
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr

0800d248 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800d248:	b480      	push	{r7}
 800d24a:	b083      	sub	sp, #12
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800d250:	4b07      	ldr	r3, [pc, #28]	; (800d270 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800d252:	695a      	ldr	r2, [r3, #20]
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	4013      	ands	r3, r2
 800d258:	687a      	ldr	r2, [r7, #4]
 800d25a:	429a      	cmp	r2, r3
 800d25c:	d101      	bne.n	800d262 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800d25e:	2301      	movs	r3, #1
 800d260:	e000      	b.n	800d264 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800d262:	2300      	movs	r3, #0
}
 800d264:	4618      	mov	r0, r3
 800d266:	370c      	adds	r7, #12
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr
 800d270:	40010400 	.word	0x40010400

0800d274 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800d27c:	4a04      	ldr	r2, [pc, #16]	; (800d290 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6153      	str	r3, [r2, #20]
}
 800d282:	bf00      	nop
 800d284:	370c      	adds	r7, #12
 800d286:	46bd      	mov	sp, r7
 800d288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28c:	4770      	bx	lr
 800d28e:	bf00      	nop
 800d290:	40010400 	.word	0x40010400

0800d294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d294:	b480      	push	{r7}
 800d296:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800d298:	bf00      	nop
 800d29a:	46bd      	mov	sp, r7
 800d29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a0:	4770      	bx	lr

0800d2a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d2a2:	b480      	push	{r7}
 800d2a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d2a6:	e7fe      	b.n	800d2a6 <HardFault_Handler+0x4>

0800d2a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d2ac:	e7fe      	b.n	800d2ac <MemManage_Handler+0x4>

0800d2ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d2ae:	b480      	push	{r7}
 800d2b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d2b2:	e7fe      	b.n	800d2b2 <BusFault_Handler+0x4>

0800d2b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d2b8:	e7fe      	b.n	800d2b8 <UsageFault_Handler+0x4>

0800d2ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d2ba:	b480      	push	{r7}
 800d2bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d2be:	bf00      	nop
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d2cc:	bf00      	nop
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d4:	4770      	bx	lr

0800d2d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d2d6:	b480      	push	{r7}
 800d2d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d2da:	bf00      	nop
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e2:	4770      	bx	lr

0800d2e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d2e8:	f7f5 f806 	bl	80022f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d2ec:	bf00      	nop
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800d2f4:	2001      	movs	r0, #1
 800d2f6:	f7ff ffa7 	bl	800d248 <LL_EXTI_IsActiveFlag_0_31>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d004      	beq.n	800d30a <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 800d300:	2001      	movs	r0, #1
 800d302:	f7ff ffb7 	bl	800d274 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_0 */

    QR_Pulse_A_Callback();
 800d306:	f7fe ffd9 	bl	800c2bc <QR_Pulse_A_Callback>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800d30a:	bf00      	nop
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800d30e:	b580      	push	{r7, lr}
 800d310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 800d312:	2002      	movs	r0, #2
 800d314:	f7ff ff98 	bl	800d248 <LL_EXTI_IsActiveFlag_0_31>
 800d318:	4603      	mov	r3, r0
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d004      	beq.n	800d328 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 800d31e:	2002      	movs	r0, #2
 800d320:	f7ff ffa8 	bl	800d274 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_1 */

    QR_Pulse_B_Callback();
 800d324:	f7ff f918 	bl	800c558 <QR_Pulse_B_Callback>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800d328:	bf00      	nop
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800d330:	2004      	movs	r0, #4
 800d332:	f7ff ff89 	bl	800d248 <LL_EXTI_IsActiveFlag_0_31>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d004      	beq.n	800d346 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 800d33c:	2004      	movs	r0, #4
 800d33e:	f7ff ff99 	bl	800d274 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_2 */

    Patient_SW_Callback();
 800d342:	f7ff fa55 	bl	800c7f0 <Patient_SW_Callback>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800d346:	bf00      	nop
 800d348:	bd80      	pop	{r7, pc}
	...

0800d34c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC1(DMA1))
 800d350:	480a      	ldr	r0, [pc, #40]	; (800d37c <DMA1_Channel1_IRQHandler+0x30>)
 800d352:	f7ff fe3b 	bl	800cfcc <LL_DMA_IsActiveFlag_TC1>
 800d356:	4603      	mov	r3, r0
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d005      	beq.n	800d368 <DMA1_Channel1_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI1(DMA1);
 800d35c:	4807      	ldr	r0, [pc, #28]	; (800d37c <DMA1_Channel1_IRQHandler+0x30>)
 800d35e:	f7ff ff21 	bl	800d1a4 <LL_DMA_ClearFlag_GI1>
    /* Call function Reception complete Callback */
    DMA1_Channel1_ReceiveCplt_Callback();
 800d362:	f7f6 f925 	bl	80035b0 <DMA1_Channel1_ReceiveCplt_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800d366:	e007      	b.n	800d378 <DMA1_Channel1_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE1(DMA1))
 800d368:	4804      	ldr	r0, [pc, #16]	; (800d37c <DMA1_Channel1_IRQHandler+0x30>)
 800d36a:	f7ff fea5 	bl	800d0b8 <LL_DMA_IsActiveFlag_TE1>
 800d36e:	4603      	mov	r3, r0
 800d370:	2b00      	cmp	r3, #0
 800d372:	d001      	beq.n	800d378 <DMA1_Channel1_IRQHandler+0x2c>
    USART1_TransferError_Callback();
 800d374:	f7ff fb10 	bl	800c998 <USART1_TransferError_Callback>
}
 800d378:	bf00      	nop
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	40020000 	.word	0x40020000

0800d380 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC2(DMA1))
 800d384:	480a      	ldr	r0, [pc, #40]	; (800d3b0 <DMA1_Channel2_IRQHandler+0x30>)
 800d386:	f7ff fe34 	bl	800cff2 <LL_DMA_IsActiveFlag_TC2>
 800d38a:	4603      	mov	r3, r0
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d005      	beq.n	800d39c <DMA1_Channel2_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI2(DMA1);
 800d390:	4807      	ldr	r0, [pc, #28]	; (800d3b0 <DMA1_Channel2_IRQHandler+0x30>)
 800d392:	f7ff ff14 	bl	800d1be <LL_DMA_ClearFlag_GI2>

    /* Call function Reception complete Callback */
    DMA1_Channel2_TransmitCplt_Callback();
 800d396:	f7f5 fa5b 	bl	8002850 <DMA1_Channel2_TransmitCplt_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800d39a:	e007      	b.n	800d3ac <DMA1_Channel2_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE2(DMA1))
 800d39c:	4804      	ldr	r0, [pc, #16]	; (800d3b0 <DMA1_Channel2_IRQHandler+0x30>)
 800d39e:	f7ff fe9e 	bl	800d0de <LL_DMA_IsActiveFlag_TE2>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d001      	beq.n	800d3ac <DMA1_Channel2_IRQHandler+0x2c>
    USART1_TransferError_Callback();
 800d3a8:	f7ff faf6 	bl	800c998 <USART1_TransferError_Callback>
}
 800d3ac:	bf00      	nop
 800d3ae:	bd80      	pop	{r7, pc}
 800d3b0:	40020000 	.word	0x40020000

0800d3b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC3(DMA1))
 800d3b8:	480a      	ldr	r0, [pc, #40]	; (800d3e4 <DMA1_Channel3_IRQHandler+0x30>)
 800d3ba:	f7ff fe2d 	bl	800d018 <LL_DMA_IsActiveFlag_TC3>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d005      	beq.n	800d3d0 <DMA1_Channel3_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI3(DMA1);
 800d3c4:	4807      	ldr	r0, [pc, #28]	; (800d3e4 <DMA1_Channel3_IRQHandler+0x30>)
 800d3c6:	f7ff ff07 	bl	800d1d8 <LL_DMA_ClearFlag_GI3>

    /* Call function Reception complete Callback */
    DMA1_Channel3_ReceiveCplt_Callback();
 800d3ca:	f7f7 fbc3 	bl	8004b54 <DMA1_Channel3_ReceiveCplt_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800d3ce:	e007      	b.n	800d3e0 <DMA1_Channel3_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE3(DMA1))
 800d3d0:	4804      	ldr	r0, [pc, #16]	; (800d3e4 <DMA1_Channel3_IRQHandler+0x30>)
 800d3d2:	f7ff fe97 	bl	800d104 <LL_DMA_IsActiveFlag_TE3>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d001      	beq.n	800d3e0 <DMA1_Channel3_IRQHandler+0x2c>
    USART3_TransferError_Callback();
 800d3dc:	f7ff fb0a 	bl	800c9f4 <USART3_TransferError_Callback>
}
 800d3e0:	bf00      	nop
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	40020000 	.word	0x40020000

0800d3e8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC4(DMA1))
 800d3ec:	480a      	ldr	r0, [pc, #40]	; (800d418 <DMA1_Channel4_IRQHandler+0x30>)
 800d3ee:	f7ff fe27 	bl	800d040 <LL_DMA_IsActiveFlag_TC4>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d005      	beq.n	800d404 <DMA1_Channel4_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI4(DMA1);
 800d3f8:	4807      	ldr	r0, [pc, #28]	; (800d418 <DMA1_Channel4_IRQHandler+0x30>)
 800d3fa:	f7ff fefb 	bl	800d1f4 <LL_DMA_ClearFlag_GI4>

    /* Call function Reception complete Callback */
    DMA1_Channel4_TransmitCplt_Callback();
 800d3fe:	f7f7 fabd 	bl	800497c <DMA1_Channel4_TransmitCplt_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800d402:	e007      	b.n	800d414 <DMA1_Channel4_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE4(DMA1))
 800d404:	4804      	ldr	r0, [pc, #16]	; (800d418 <DMA1_Channel4_IRQHandler+0x30>)
 800d406:	f7ff fe91 	bl	800d12c <LL_DMA_IsActiveFlag_TE4>
 800d40a:	4603      	mov	r3, r0
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d001      	beq.n	800d414 <DMA1_Channel4_IRQHandler+0x2c>
    USART3_TransferError_Callback();
 800d410:	f7ff faf0 	bl	800c9f4 <USART3_TransferError_Callback>
}
 800d414:	bf00      	nop
 800d416:	bd80      	pop	{r7, pc}
 800d418:	40020000 	.word	0x40020000

0800d41c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC5(DMA1))
 800d420:	480a      	ldr	r0, [pc, #40]	; (800d44c <DMA1_Channel5_IRQHandler+0x30>)
 800d422:	f7ff fe21 	bl	800d068 <LL_DMA_IsActiveFlag_TC5>
 800d426:	4603      	mov	r3, r0
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d005      	beq.n	800d438 <DMA1_Channel5_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI5(DMA1);
 800d42c:	4807      	ldr	r0, [pc, #28]	; (800d44c <DMA1_Channel5_IRQHandler+0x30>)
 800d42e:	f7ff feef 	bl	800d210 <LL_DMA_ClearFlag_GI5>

    /* Call function Reception complete Callback */
    DMA1_Channel5_ReceiveCplt_Callback();
 800d432:	f7f7 fd69 	bl	8004f08 <DMA1_Channel5_ReceiveCplt_Callback>
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800d436:	e007      	b.n	800d448 <DMA1_Channel5_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE5(DMA1))
 800d438:	4804      	ldr	r0, [pc, #16]	; (800d44c <DMA1_Channel5_IRQHandler+0x30>)
 800d43a:	f7ff fe8b 	bl	800d154 <LL_DMA_IsActiveFlag_TE5>
 800d43e:	4603      	mov	r3, r0
 800d440:	2b00      	cmp	r3, #0
 800d442:	d001      	beq.n	800d448 <DMA1_Channel5_IRQHandler+0x2c>
    UART5_TransferError_Callback();
 800d444:	f7ff fb04 	bl	800ca50 <UART5_TransferError_Callback>
}
 800d448:	bf00      	nop
 800d44a:	bd80      	pop	{r7, pc}
 800d44c:	40020000 	.word	0x40020000

0800d450 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC6(DMA1))
 800d454:	480a      	ldr	r0, [pc, #40]	; (800d480 <DMA1_Channel6_IRQHandler+0x30>)
 800d456:	f7ff fe1b 	bl	800d090 <LL_DMA_IsActiveFlag_TC6>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d005      	beq.n	800d46c <DMA1_Channel6_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI6(DMA1);
 800d460:	4807      	ldr	r0, [pc, #28]	; (800d480 <DMA1_Channel6_IRQHandler+0x30>)
 800d462:	f7ff fee3 	bl	800d22c <LL_DMA_ClearFlag_GI6>

    /* Call function Reception complete Callback */
    DMA1_Channel6_TransmitCplt_Callback();
 800d466:	f7f7 fc63 	bl	8004d30 <DMA1_Channel6_TransmitCplt_Callback>
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800d46a:	e007      	b.n	800d47c <DMA1_Channel6_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE6(DMA1))
 800d46c:	4804      	ldr	r0, [pc, #16]	; (800d480 <DMA1_Channel6_IRQHandler+0x30>)
 800d46e:	f7ff fe85 	bl	800d17c <LL_DMA_IsActiveFlag_TE6>
 800d472:	4603      	mov	r3, r0
 800d474:	2b00      	cmp	r3, #0
 800d476:	d001      	beq.n	800d47c <DMA1_Channel6_IRQHandler+0x2c>
    UART5_TransferError_Callback();
 800d478:	f7ff faea 	bl	800ca50 <UART5_TransferError_Callback>
}
 800d47c:	bf00      	nop
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	40020000 	.word	0x40020000

0800d484 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  if(LL_ADC_IsActiveFlag_EOC(ADC1)!= 0)
 800d488:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800d48c:	f7ff fd5e 	bl	800cf4c <LL_ADC_IsActiveFlag_EOC>
 800d490:	4603      	mov	r3, r0
 800d492:	2b00      	cmp	r3, #0
 800d494:	d005      	beq.n	800d4a2 <ADC1_2_IRQHandler+0x1e>
  {
    /* Clear flag ADC group regular end of unitary conversion */
    LL_ADC_ClearFlag_EOC(ADC1);
 800d496:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800d49a:	f7ff fd7d 	bl	800cf98 <LL_ADC_ClearFlag_EOC>

    /* Call interruption treatment function */
    AdcGrpRegularUnitaryConvComplete_Callback1();
 800d49e:	f7fe fe2d 	bl	800c0fc <AdcGrpRegularUnitaryConvComplete_Callback1>
  }

  /* Check whether ADC group regular overrun caused the ADC interruption */
  if(LL_ADC_IsActiveFlag_OVR(ADC1)!= 0)
 800d4a2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800d4a6:	f7ff fd64 	bl	800cf72 <LL_ADC_IsActiveFlag_OVR>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d005      	beq.n	800d4bc <ADC1_2_IRQHandler+0x38>
  {
    /* Clear flag ADC group regular overrun */
    LL_ADC_ClearFlag_OVR(ADC1);
 800d4b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800d4b4:	f7ff fd7d 	bl	800cfb2 <LL_ADC_ClearFlag_OVR>

    /* Call interruption treatment function */
    AdcGrpRegularOverrunError_Callback1();
 800d4b8:	f7fe fec2 	bl	800c240 <AdcGrpRegularOverrunError_Callback1>
  /* USER CODE END ADC1_2_IRQn 0 */

  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800d4bc:	bf00      	nop
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800d4c4:	4802      	ldr	r0, [pc, #8]	; (800d4d0 <UART4_IRQHandler+0x10>)
 800d4c6:	f004 fa47 	bl	8011958 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800d4ca:	bf00      	nop
 800d4cc:	bd80      	pop	{r7, pc}
 800d4ce:	bf00      	nop
 800d4d0:	20000de8 	.word	0x20000de8

0800d4d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800d4d8:	4802      	ldr	r0, [pc, #8]	; (800d4e4 <TIM6_DAC_IRQHandler+0x10>)
 800d4da:	f002 fec5 	bl	8010268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800d4de:	bf00      	nop
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	20000d50 	.word	0x20000d50

0800d4e8 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC1(DMA2))
 800d4ec:	480a      	ldr	r0, [pc, #40]	; (800d518 <DMA2_Channel1_IRQHandler+0x30>)
 800d4ee:	f7ff fd6d 	bl	800cfcc <LL_DMA_IsActiveFlag_TC1>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d005      	beq.n	800d504 <DMA2_Channel1_IRQHandler+0x1c>
  {
    LL_DMA_ClearFlag_GI1(DMA2);
 800d4f8:	4807      	ldr	r0, [pc, #28]	; (800d518 <DMA2_Channel1_IRQHandler+0x30>)
 800d4fa:	f7ff fe53 	bl	800d1a4 <LL_DMA_ClearFlag_GI1>

    /* Call function Reception complete Callback */
    DMA2_Channel1_ConvCplt_Callback();
 800d4fe:	f7fe fd43 	bl	800bf88 <DMA2_Channel1_ConvCplt_Callback>
  /* USER CODE END DMA2_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800d502:	e007      	b.n	800d514 <DMA2_Channel1_IRQHandler+0x2c>
  else if(LL_DMA_IsActiveFlag_TE1(DMA2))
 800d504:	4804      	ldr	r0, [pc, #16]	; (800d518 <DMA2_Channel1_IRQHandler+0x30>)
 800d506:	f7ff fdd7 	bl	800d0b8 <LL_DMA_IsActiveFlag_TE1>
 800d50a:	4603      	mov	r3, r0
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d001      	beq.n	800d514 <DMA2_Channel1_IRQHandler+0x2c>
    ADC2_TransferError_Callback();
 800d510:	f7fe fec2 	bl	800c298 <ADC2_TransferError_Callback>
}
 800d514:	bf00      	nop
 800d516:	bd80      	pop	{r7, pc}
 800d518:	40020400 	.word	0x40020400

0800d51c <ADC5_IRQHandler>:

/**
  * @brief This function handles ADC5 global interrupt.
  */
void ADC5_IRQHandler(void)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC5_IRQn 0 */

  if(LL_ADC_IsActiveFlag_EOC(ADC5)!= 0)
 800d520:	480c      	ldr	r0, [pc, #48]	; (800d554 <ADC5_IRQHandler+0x38>)
 800d522:	f7ff fd13 	bl	800cf4c <LL_ADC_IsActiveFlag_EOC>
 800d526:	4603      	mov	r3, r0
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d004      	beq.n	800d536 <ADC5_IRQHandler+0x1a>
  {
    /* Clear flag ADC group regular end of unitary conversion */
    LL_ADC_ClearFlag_EOC(ADC5);
 800d52c:	4809      	ldr	r0, [pc, #36]	; (800d554 <ADC5_IRQHandler+0x38>)
 800d52e:	f7ff fd33 	bl	800cf98 <LL_ADC_ClearFlag_EOC>

    /* Call interruption treatment function */
    AdcGrpRegularUnitaryConvComplete_Callback5();
 800d532:	f7fe fe1f 	bl	800c174 <AdcGrpRegularUnitaryConvComplete_Callback5>
  }

  /* Check whether ADC group regular overrun caused the ADC interruption */
  if(LL_ADC_IsActiveFlag_OVR(ADC5)!= 0)
 800d536:	4807      	ldr	r0, [pc, #28]	; (800d554 <ADC5_IRQHandler+0x38>)
 800d538:	f7ff fd1b 	bl	800cf72 <LL_ADC_IsActiveFlag_OVR>
 800d53c:	4603      	mov	r3, r0
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d005      	beq.n	800d54e <ADC5_IRQHandler+0x32>
  {
    /* Clear flag ADC group regular overrun */
    LL_ADC_ClearFlag_OVR(ADC5);
 800d542:	4804      	ldr	r0, [pc, #16]	; (800d554 <ADC5_IRQHandler+0x38>)
 800d544:	f7ff fd35 	bl	800cfb2 <LL_ADC_ClearFlag_OVR>

    /* Call interruption treatment function */
    AdcGrpRegularOverrunError_Callback5();
 800d548:	f7fe fe90 	bl	800c26c <AdcGrpRegularOverrunError_Callback5>
  }

  return;
 800d54c:	bf00      	nop
 800d54e:	bf00      	nop
  /* USER CODE END ADC5_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc5);
  /* USER CODE BEGIN ADC5_IRQn 1 */

  /* USER CODE END ADC5_IRQn 1 */
}
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	50000600 	.word	0x50000600

0800d558 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800d55c:	4802      	ldr	r0, [pc, #8]	; (800d568 <LPUART1_IRQHandler+0x10>)
 800d55e:	f004 f9fb 	bl	8011958 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800d562:	bf00      	nop
 800d564:	bd80      	pop	{r7, pc}
 800d566:	bf00      	nop
 800d568:	20000cc4 	.word	0x20000cc4

0800d56c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b086      	sub	sp, #24
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d578:	2300      	movs	r3, #0
 800d57a:	617b      	str	r3, [r7, #20]
 800d57c:	e00a      	b.n	800d594 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800d57e:	f3af 8000 	nop.w
 800d582:	4601      	mov	r1, r0
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	1c5a      	adds	r2, r3, #1
 800d588:	60ba      	str	r2, [r7, #8]
 800d58a:	b2ca      	uxtb	r2, r1
 800d58c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	3301      	adds	r3, #1
 800d592:	617b      	str	r3, [r7, #20]
 800d594:	697a      	ldr	r2, [r7, #20]
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	429a      	cmp	r2, r3
 800d59a:	dbf0      	blt.n	800d57e <_read+0x12>
	}

return len;
 800d59c:	687b      	ldr	r3, [r7, #4]
}
 800d59e:	4618      	mov	r0, r3
 800d5a0:	3718      	adds	r7, #24
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}

0800d5a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d5a6:	b580      	push	{r7, lr}
 800d5a8:	b086      	sub	sp, #24
 800d5aa:	af00      	add	r7, sp, #0
 800d5ac:	60f8      	str	r0, [r7, #12]
 800d5ae:	60b9      	str	r1, [r7, #8]
 800d5b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	617b      	str	r3, [r7, #20]
 800d5b6:	e009      	b.n	800d5cc <_write+0x26>
	{
		__io_putchar(*ptr++);
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	1c5a      	adds	r2, r3, #1
 800d5bc:	60ba      	str	r2, [r7, #8]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	f7ff f91d 	bl	800c800 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	617b      	str	r3, [r7, #20]
 800d5cc:	697a      	ldr	r2, [r7, #20]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	dbf1      	blt.n	800d5b8 <_write+0x12>
	}
	return len;
 800d5d4:	687b      	ldr	r3, [r7, #4]
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3718      	adds	r7, #24
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}

0800d5de <_close>:

int _close(int file)
{
 800d5de:	b480      	push	{r7}
 800d5e0:	b083      	sub	sp, #12
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
	return -1;
 800d5e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr

0800d5f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800d5f6:	b480      	push	{r7}
 800d5f8:	b083      	sub	sp, #12
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	6078      	str	r0, [r7, #4]
 800d5fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d606:	605a      	str	r2, [r3, #4]
	return 0;
 800d608:	2300      	movs	r3, #0
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	370c      	adds	r7, #12
 800d60e:	46bd      	mov	sp, r7
 800d610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d614:	4770      	bx	lr

0800d616 <_isatty>:

int _isatty(int file)
{
 800d616:	b480      	push	{r7}
 800d618:	b083      	sub	sp, #12
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
	return 1;
 800d61e:	2301      	movs	r3, #1
}
 800d620:	4618      	mov	r0, r3
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b085      	sub	sp, #20
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	607a      	str	r2, [r7, #4]
	return 0;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3714      	adds	r7, #20
 800d63e:	46bd      	mov	sp, r7
 800d640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d644:	4770      	bx	lr
	...

0800d648 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b084      	sub	sp, #16
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800d650:	4b11      	ldr	r3, [pc, #68]	; (800d698 <_sbrk+0x50>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d102      	bne.n	800d65e <_sbrk+0x16>
		heap_end = &end;
 800d658:	4b0f      	ldr	r3, [pc, #60]	; (800d698 <_sbrk+0x50>)
 800d65a:	4a10      	ldr	r2, [pc, #64]	; (800d69c <_sbrk+0x54>)
 800d65c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800d65e:	4b0e      	ldr	r3, [pc, #56]	; (800d698 <_sbrk+0x50>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800d664:	4b0c      	ldr	r3, [pc, #48]	; (800d698 <_sbrk+0x50>)
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	4413      	add	r3, r2
 800d66c:	466a      	mov	r2, sp
 800d66e:	4293      	cmp	r3, r2
 800d670:	d907      	bls.n	800d682 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800d672:	f006 fbe5 	bl	8013e40 <__errno>
 800d676:	4602      	mov	r2, r0
 800d678:	230c      	movs	r3, #12
 800d67a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800d67c:	f04f 33ff 	mov.w	r3, #4294967295
 800d680:	e006      	b.n	800d690 <_sbrk+0x48>
	}

	heap_end += incr;
 800d682:	4b05      	ldr	r3, [pc, #20]	; (800d698 <_sbrk+0x50>)
 800d684:	681a      	ldr	r2, [r3, #0]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	4413      	add	r3, r2
 800d68a:	4a03      	ldr	r2, [pc, #12]	; (800d698 <_sbrk+0x50>)
 800d68c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800d68e:	68fb      	ldr	r3, [r7, #12]
}
 800d690:	4618      	mov	r0, r3
 800d692:	3710      	adds	r7, #16
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}
 800d698:	200007fc 	.word	0x200007fc
 800d69c:	20000f18 	.word	0x20000f18

0800d6a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800d6a4:	4b08      	ldr	r3, [pc, #32]	; (800d6c8 <SystemInit+0x28>)
 800d6a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6aa:	4a07      	ldr	r2, [pc, #28]	; (800d6c8 <SystemInit+0x28>)
 800d6ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d6b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d6b4:	4b04      	ldr	r3, [pc, #16]	; (800d6c8 <SystemInit+0x28>)
 800d6b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d6ba:	609a      	str	r2, [r3, #8]
#endif
}
 800d6bc:	bf00      	nop
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c4:	4770      	bx	lr
 800d6c6:	bf00      	nop
 800d6c8:	e000ed00 	.word	0xe000ed00

0800d6cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b082      	sub	sp, #8
 800d6d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d6d6:	2003      	movs	r0, #3
 800d6d8:	f001 fa6e 	bl	800ebb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800d6dc:	2000      	movs	r0, #0
 800d6de:	f000 f80d 	bl	800d6fc <HAL_InitTick>
 800d6e2:	4603      	mov	r3, r0
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d002      	beq.n	800d6ee <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	71fb      	strb	r3, [r7, #7]
 800d6ec:	e001      	b.n	800d6f2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800d6ee:	f7ff f9e5 	bl	800cabc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800d6f2:	79fb      	ldrb	r3, [r7, #7]

}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3708      	adds	r7, #8
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800d704:	2300      	movs	r3, #0
 800d706:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800d708:	4b16      	ldr	r3, [pc, #88]	; (800d764 <HAL_InitTick+0x68>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d022      	beq.n	800d756 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800d710:	4b15      	ldr	r3, [pc, #84]	; (800d768 <HAL_InitTick+0x6c>)
 800d712:	681a      	ldr	r2, [r3, #0]
 800d714:	4b13      	ldr	r3, [pc, #76]	; (800d764 <HAL_InitTick+0x68>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800d71c:	fbb1 f3f3 	udiv	r3, r1, r3
 800d720:	fbb2 f3f3 	udiv	r3, r2, r3
 800d724:	4618      	mov	r0, r3
 800d726:	f001 fa7a 	bl	800ec1e <HAL_SYSTICK_Config>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d10f      	bne.n	800d750 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2b0f      	cmp	r3, #15
 800d734:	d809      	bhi.n	800d74a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d736:	2200      	movs	r2, #0
 800d738:	6879      	ldr	r1, [r7, #4]
 800d73a:	f04f 30ff 	mov.w	r0, #4294967295
 800d73e:	f001 fa46 	bl	800ebce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800d742:	4a0a      	ldr	r2, [pc, #40]	; (800d76c <HAL_InitTick+0x70>)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	6013      	str	r3, [r2, #0]
 800d748:	e007      	b.n	800d75a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800d74a:	2301      	movs	r3, #1
 800d74c:	73fb      	strb	r3, [r7, #15]
 800d74e:	e004      	b.n	800d75a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800d750:	2301      	movs	r3, #1
 800d752:	73fb      	strb	r3, [r7, #15]
 800d754:	e001      	b.n	800d75a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800d756:	2301      	movs	r3, #1
 800d758:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800d75a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3710      	adds	r7, #16
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}
 800d764:	2000002c 	.word	0x2000002c
 800d768:	20000024 	.word	0x20000024
 800d76c:	20000028 	.word	0x20000028

0800d770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d770:	b480      	push	{r7}
 800d772:	af00      	add	r7, sp, #0
  return uwTick;
 800d774:	4b03      	ldr	r3, [pc, #12]	; (800d784 <HAL_GetTick+0x14>)
 800d776:	681b      	ldr	r3, [r3, #0]
}
 800d778:	4618      	mov	r0, r3
 800d77a:	46bd      	mov	sp, r7
 800d77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d780:	4770      	bx	lr
 800d782:	bf00      	nop
 800d784:	20000f0c 	.word	0x20000f0c

0800d788 <LL_ADC_SetCommonClock>:
{
 800d788:	b480      	push	{r7}
 800d78a:	b083      	sub	sp, #12
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	689b      	ldr	r3, [r3, #8]
 800d796:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	431a      	orrs	r2, r3
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	609a      	str	r2, [r3, #8]
}
 800d7a2:	bf00      	nop
 800d7a4:	370c      	adds	r7, #12
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ac:	4770      	bx	lr

0800d7ae <LL_ADC_SetCommonPathInternalCh>:
{
 800d7ae:	b480      	push	{r7}
 800d7b0:	b083      	sub	sp, #12
 800d7b2:	af00      	add	r7, sp, #0
 800d7b4:	6078      	str	r0, [r7, #4]
 800d7b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	689b      	ldr	r3, [r3, #8]
 800d7bc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	431a      	orrs	r2, r3
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	609a      	str	r2, [r3, #8]
}
 800d7c8:	bf00      	nop
 800d7ca:	370c      	adds	r7, #12
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d2:	4770      	bx	lr

0800d7d4 <LL_ADC_GetCommonPathInternalCh>:
{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b083      	sub	sp, #12
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	370c      	adds	r7, #12
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ee:	4770      	bx	lr

0800d7f0 <LL_ADC_SetOffset>:
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b087      	sub	sp, #28
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	60f8      	str	r0, [r7, #12]
 800d7f8:	60b9      	str	r1, [r7, #8]
 800d7fa:	607a      	str	r2, [r7, #4]
 800d7fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	3360      	adds	r3, #96	; 0x60
 800d802:	461a      	mov	r2, r3
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	4413      	add	r3, r2
 800d80a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	681a      	ldr	r2, [r3, #0]
 800d810:	4b08      	ldr	r3, [pc, #32]	; (800d834 <LL_ADC_SetOffset+0x44>)
 800d812:	4013      	ands	r3, r2
 800d814:	687a      	ldr	r2, [r7, #4]
 800d816:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800d81a:	683a      	ldr	r2, [r7, #0]
 800d81c:	430a      	orrs	r2, r1
 800d81e:	4313      	orrs	r3, r2
 800d820:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	601a      	str	r2, [r3, #0]
}
 800d828:	bf00      	nop
 800d82a:	371c      	adds	r7, #28
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr
 800d834:	03fff000 	.word	0x03fff000

0800d838 <LL_ADC_GetOffsetChannel>:
{
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	3360      	adds	r3, #96	; 0x60
 800d846:	461a      	mov	r2, r3
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	009b      	lsls	r3, r3, #2
 800d84c:	4413      	add	r3, r2
 800d84e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr

0800d864 <LL_ADC_SetOffsetState>:
{
 800d864:	b480      	push	{r7}
 800d866:	b087      	sub	sp, #28
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	3360      	adds	r3, #96	; 0x60
 800d874:	461a      	mov	r2, r3
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	009b      	lsls	r3, r3, #2
 800d87a:	4413      	add	r3, r2
 800d87c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d87e:	697b      	ldr	r3, [r7, #20]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	431a      	orrs	r2, r3
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	601a      	str	r2, [r3, #0]
}
 800d88e:	bf00      	nop
 800d890:	371c      	adds	r7, #28
 800d892:	46bd      	mov	sp, r7
 800d894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d898:	4770      	bx	lr

0800d89a <LL_ADC_SetOffsetSign>:
{
 800d89a:	b480      	push	{r7}
 800d89c:	b087      	sub	sp, #28
 800d89e:	af00      	add	r7, sp, #0
 800d8a0:	60f8      	str	r0, [r7, #12]
 800d8a2:	60b9      	str	r1, [r7, #8]
 800d8a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	3360      	adds	r3, #96	; 0x60
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	68bb      	ldr	r3, [r7, #8]
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	431a      	orrs	r2, r3
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	601a      	str	r2, [r3, #0]
}
 800d8c4:	bf00      	nop
 800d8c6:	371c      	adds	r7, #28
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <LL_ADC_SetOffsetSaturation>:
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	3360      	adds	r3, #96	; 0x60
 800d8e0:	461a      	mov	r2, r3
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	4413      	add	r3, r2
 800d8e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d8ea:	697b      	ldr	r3, [r7, #20]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	431a      	orrs	r2, r3
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	601a      	str	r2, [r3, #0]
}
 800d8fa:	bf00      	nop
 800d8fc:	371c      	adds	r7, #28
 800d8fe:	46bd      	mov	sp, r7
 800d900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d904:	4770      	bx	lr

0800d906 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800d906:	b480      	push	{r7}
 800d908:	b083      	sub	sp, #12
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
 800d90e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	695b      	ldr	r3, [r3, #20]
 800d914:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	431a      	orrs	r2, r3
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	615a      	str	r2, [r3, #20]
}
 800d920:	bf00      	nop
 800d922:	370c      	adds	r7, #12
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr

0800d92c <LL_ADC_REG_SetSequencerRanks>:
{
 800d92c:	b480      	push	{r7}
 800d92e:	b087      	sub	sp, #28
 800d930:	af00      	add	r7, sp, #0
 800d932:	60f8      	str	r0, [r7, #12]
 800d934:	60b9      	str	r1, [r7, #8]
 800d936:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	3330      	adds	r3, #48	; 0x30
 800d93c:	461a      	mov	r2, r3
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	0a1b      	lsrs	r3, r3, #8
 800d942:	009b      	lsls	r3, r3, #2
 800d944:	f003 030c 	and.w	r3, r3, #12
 800d948:	4413      	add	r3, r2
 800d94a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d94c:	697b      	ldr	r3, [r7, #20]
 800d94e:	681a      	ldr	r2, [r3, #0]
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	f003 031f 	and.w	r3, r3, #31
 800d956:	211f      	movs	r1, #31
 800d958:	fa01 f303 	lsl.w	r3, r1, r3
 800d95c:	43db      	mvns	r3, r3
 800d95e:	401a      	ands	r2, r3
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	0e9b      	lsrs	r3, r3, #26
 800d964:	f003 011f 	and.w	r1, r3, #31
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	f003 031f 	and.w	r3, r3, #31
 800d96e:	fa01 f303 	lsl.w	r3, r1, r3
 800d972:	431a      	orrs	r2, r3
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	601a      	str	r2, [r3, #0]
}
 800d978:	bf00      	nop
 800d97a:	371c      	adds	r7, #28
 800d97c:	46bd      	mov	sp, r7
 800d97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d982:	4770      	bx	lr

0800d984 <LL_ADC_SetChannelSamplingTime>:
{
 800d984:	b480      	push	{r7}
 800d986:	b087      	sub	sp, #28
 800d988:	af00      	add	r7, sp, #0
 800d98a:	60f8      	str	r0, [r7, #12]
 800d98c:	60b9      	str	r1, [r7, #8]
 800d98e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	3314      	adds	r3, #20
 800d994:	461a      	mov	r2, r3
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	0e5b      	lsrs	r3, r3, #25
 800d99a:	009b      	lsls	r3, r3, #2
 800d99c:	f003 0304 	and.w	r3, r3, #4
 800d9a0:	4413      	add	r3, r2
 800d9a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	681a      	ldr	r2, [r3, #0]
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	0d1b      	lsrs	r3, r3, #20
 800d9ac:	f003 031f 	and.w	r3, r3, #31
 800d9b0:	2107      	movs	r1, #7
 800d9b2:	fa01 f303 	lsl.w	r3, r1, r3
 800d9b6:	43db      	mvns	r3, r3
 800d9b8:	401a      	ands	r2, r3
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	0d1b      	lsrs	r3, r3, #20
 800d9be:	f003 031f 	and.w	r3, r3, #31
 800d9c2:	6879      	ldr	r1, [r7, #4]
 800d9c4:	fa01 f303 	lsl.w	r3, r1, r3
 800d9c8:	431a      	orrs	r2, r3
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	601a      	str	r2, [r3, #0]
}
 800d9ce:	bf00      	nop
 800d9d0:	371c      	adds	r7, #28
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d8:	4770      	bx	lr
	...

0800d9dc <LL_ADC_SetChannelSingleDiff>:
{
 800d9dc:	b480      	push	{r7}
 800d9de:	b085      	sub	sp, #20
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	60f8      	str	r0, [r7, #12]
 800d9e4:	60b9      	str	r1, [r7, #8]
 800d9e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9f4:	43db      	mvns	r3, r3
 800d9f6:	401a      	ands	r2, r3
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f003 0318 	and.w	r3, r3, #24
 800d9fe:	4908      	ldr	r1, [pc, #32]	; (800da20 <LL_ADC_SetChannelSingleDiff+0x44>)
 800da00:	40d9      	lsrs	r1, r3
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	400b      	ands	r3, r1
 800da06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800da0a:	431a      	orrs	r2, r3
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800da12:	bf00      	nop
 800da14:	3714      	adds	r7, #20
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	0007ffff 	.word	0x0007ffff

0800da24 <LL_ADC_GetMultimode>:
{
 800da24:	b480      	push	{r7}
 800da26:	b083      	sub	sp, #12
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	689b      	ldr	r3, [r3, #8]
 800da30:	f003 031f 	and.w	r3, r3, #31
}
 800da34:	4618      	mov	r0, r3
 800da36:	370c      	adds	r7, #12
 800da38:	46bd      	mov	sp, r7
 800da3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3e:	4770      	bx	lr

0800da40 <LL_ADC_DisableDeepPowerDown>:
{
 800da40:	b480      	push	{r7}
 800da42:	b083      	sub	sp, #12
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	689b      	ldr	r3, [r3, #8]
 800da4c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800da50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	6093      	str	r3, [r2, #8]
}
 800da58:	bf00      	nop
 800da5a:	370c      	adds	r7, #12
 800da5c:	46bd      	mov	sp, r7
 800da5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da62:	4770      	bx	lr

0800da64 <LL_ADC_IsDeepPowerDownEnabled>:
{
 800da64:	b480      	push	{r7}
 800da66:	b083      	sub	sp, #12
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	689b      	ldr	r3, [r3, #8]
 800da70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800da74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800da78:	d101      	bne.n	800da7e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800da7a:	2301      	movs	r3, #1
 800da7c:	e000      	b.n	800da80 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800da7e:	2300      	movs	r3, #0
}
 800da80:	4618      	mov	r0, r3
 800da82:	370c      	adds	r7, #12
 800da84:	46bd      	mov	sp, r7
 800da86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8a:	4770      	bx	lr

0800da8c <LL_ADC_EnableInternalRegulator>:
{
 800da8c:	b480      	push	{r7}
 800da8e:	b083      	sub	sp, #12
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	689b      	ldr	r3, [r3, #8]
 800da98:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800da9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800daa0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	609a      	str	r2, [r3, #8]
}
 800daa8:	bf00      	nop
 800daaa:	370c      	adds	r7, #12
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr

0800dab4 <LL_ADC_IsInternalRegulatorEnabled>:
{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dac4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dac8:	d101      	bne.n	800dace <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800daca:	2301      	movs	r3, #1
 800dacc:	e000      	b.n	800dad0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800dace:	2300      	movs	r3, #0
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	370c      	adds	r7, #12
 800dad4:	46bd      	mov	sp, r7
 800dad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dada:	4770      	bx	lr

0800dadc <LL_ADC_Enable>:
{
 800dadc:	b480      	push	{r7}
 800dade:	b083      	sub	sp, #12
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800daec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800daf0:	f043 0201 	orr.w	r2, r3, #1
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	609a      	str	r2, [r3, #8]
}
 800daf8:	bf00      	nop
 800dafa:	370c      	adds	r7, #12
 800dafc:	46bd      	mov	sp, r7
 800dafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db02:	4770      	bx	lr

0800db04 <LL_ADC_IsEnabled>:
{
 800db04:	b480      	push	{r7}
 800db06:	b083      	sub	sp, #12
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	689b      	ldr	r3, [r3, #8]
 800db10:	f003 0301 	and.w	r3, r3, #1
 800db14:	2b01      	cmp	r3, #1
 800db16:	d101      	bne.n	800db1c <LL_ADC_IsEnabled+0x18>
 800db18:	2301      	movs	r3, #1
 800db1a:	e000      	b.n	800db1e <LL_ADC_IsEnabled+0x1a>
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	4618      	mov	r0, r3
 800db20:	370c      	adds	r7, #12
 800db22:	46bd      	mov	sp, r7
 800db24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db28:	4770      	bx	lr

0800db2a <LL_ADC_REG_StartConversion>:
{
 800db2a:	b480      	push	{r7}
 800db2c:	b083      	sub	sp, #12
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	689b      	ldr	r3, [r3, #8]
 800db36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800db3e:	f043 0204 	orr.w	r2, r3, #4
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	609a      	str	r2, [r3, #8]
}
 800db46:	bf00      	nop
 800db48:	370c      	adds	r7, #12
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr

0800db52 <LL_ADC_REG_IsConversionOngoing>:
{
 800db52:	b480      	push	{r7}
 800db54:	b083      	sub	sp, #12
 800db56:	af00      	add	r7, sp, #0
 800db58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	f003 0304 	and.w	r3, r3, #4
 800db62:	2b04      	cmp	r3, #4
 800db64:	d101      	bne.n	800db6a <LL_ADC_REG_IsConversionOngoing+0x18>
 800db66:	2301      	movs	r3, #1
 800db68:	e000      	b.n	800db6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800db6a:	2300      	movs	r3, #0
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	370c      	adds	r7, #12
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr

0800db78 <LL_ADC_INJ_IsConversionOngoing>:
{
 800db78:	b480      	push	{r7}
 800db7a:	b083      	sub	sp, #12
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	f003 0308 	and.w	r3, r3, #8
 800db88:	2b08      	cmp	r3, #8
 800db8a:	d101      	bne.n	800db90 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800db8c:	2301      	movs	r3, #1
 800db8e:	e000      	b.n	800db92 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800db90:	2300      	movs	r3, #0
}
 800db92:	4618      	mov	r0, r3
 800db94:	370c      	adds	r7, #12
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
	...

0800dba0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800dba0:	b590      	push	{r4, r7, lr}
 800dba2:	b089      	sub	sp, #36	; 0x24
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800dbac:	2300      	movs	r3, #0
 800dbae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d101      	bne.n	800dbba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	e1ad      	b.n	800df16 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	695b      	ldr	r3, [r3, #20]
 800dbbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d109      	bne.n	800dbdc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f7fe ff9d 	bl	800cb08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f7ff ff3f 	bl	800da64 <LL_ADC_IsDeepPowerDownEnabled>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d004      	beq.n	800dbf6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f7ff ff25 	bl	800da40 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f7ff ff5a 	bl	800dab4 <LL_ADC_IsInternalRegulatorEnabled>
 800dc00:	4603      	mov	r3, r0
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d113      	bne.n	800dc2e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7ff ff3e 	bl	800da8c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800dc10:	4b9e      	ldr	r3, [pc, #632]	; (800de8c <HAL_ADC_Init+0x2ec>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	099b      	lsrs	r3, r3, #6
 800dc16:	4a9e      	ldr	r2, [pc, #632]	; (800de90 <HAL_ADC_Init+0x2f0>)
 800dc18:	fba2 2303 	umull	r2, r3, r2, r3
 800dc1c:	099b      	lsrs	r3, r3, #6
 800dc1e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800dc20:	e002      	b.n	800dc28 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	3b01      	subs	r3, #1
 800dc26:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1f9      	bne.n	800dc22 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7ff ff3e 	bl	800dab4 <LL_ADC_IsInternalRegulatorEnabled>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d10d      	bne.n	800dc5a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc42:	f043 0210 	orr.w	r2, r3, #16
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc4e:	f043 0201 	orr.w	r2, r3, #1
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800dc56:	2301      	movs	r3, #1
 800dc58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7ff ff77 	bl	800db52 <LL_ADC_REG_IsConversionOngoing>
 800dc64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc6a:	f003 0310 	and.w	r3, r3, #16
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	f040 8148 	bne.w	800df04 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	f040 8144 	bne.w	800df04 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc80:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800dc84:	f043 0202 	orr.w	r2, r3, #2
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7ff ff37 	bl	800db04 <LL_ADC_IsEnabled>
 800dc96:	4603      	mov	r3, r0
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d141      	bne.n	800dd20 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dca4:	d004      	beq.n	800dcb0 <HAL_ADC_Init+0x110>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a7a      	ldr	r2, [pc, #488]	; (800de94 <HAL_ADC_Init+0x2f4>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d10f      	bne.n	800dcd0 <HAL_ADC_Init+0x130>
 800dcb0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800dcb4:	f7ff ff26 	bl	800db04 <LL_ADC_IsEnabled>
 800dcb8:	4604      	mov	r4, r0
 800dcba:	4876      	ldr	r0, [pc, #472]	; (800de94 <HAL_ADC_Init+0x2f4>)
 800dcbc:	f7ff ff22 	bl	800db04 <LL_ADC_IsEnabled>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	4323      	orrs	r3, r4
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	bf0c      	ite	eq
 800dcc8:	2301      	moveq	r3, #1
 800dcca:	2300      	movne	r3, #0
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	e012      	b.n	800dcf6 <HAL_ADC_Init+0x156>
 800dcd0:	4871      	ldr	r0, [pc, #452]	; (800de98 <HAL_ADC_Init+0x2f8>)
 800dcd2:	f7ff ff17 	bl	800db04 <LL_ADC_IsEnabled>
 800dcd6:	4604      	mov	r4, r0
 800dcd8:	4870      	ldr	r0, [pc, #448]	; (800de9c <HAL_ADC_Init+0x2fc>)
 800dcda:	f7ff ff13 	bl	800db04 <LL_ADC_IsEnabled>
 800dcde:	4603      	mov	r3, r0
 800dce0:	431c      	orrs	r4, r3
 800dce2:	486f      	ldr	r0, [pc, #444]	; (800dea0 <HAL_ADC_Init+0x300>)
 800dce4:	f7ff ff0e 	bl	800db04 <LL_ADC_IsEnabled>
 800dce8:	4603      	mov	r3, r0
 800dcea:	4323      	orrs	r3, r4
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	bf0c      	ite	eq
 800dcf0:	2301      	moveq	r3, #1
 800dcf2:	2300      	movne	r3, #0
 800dcf4:	b2db      	uxtb	r3, r3
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d012      	beq.n	800dd20 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dd02:	d004      	beq.n	800dd0e <HAL_ADC_Init+0x16e>
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	4a62      	ldr	r2, [pc, #392]	; (800de94 <HAL_ADC_Init+0x2f4>)
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d101      	bne.n	800dd12 <HAL_ADC_Init+0x172>
 800dd0e:	4a65      	ldr	r2, [pc, #404]	; (800dea4 <HAL_ADC_Init+0x304>)
 800dd10:	e000      	b.n	800dd14 <HAL_ADC_Init+0x174>
 800dd12:	4a65      	ldr	r2, [pc, #404]	; (800dea8 <HAL_ADC_Init+0x308>)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	685b      	ldr	r3, [r3, #4]
 800dd18:	4619      	mov	r1, r3
 800dd1a:	4610      	mov	r0, r2
 800dd1c:	f7ff fd34 	bl	800d788 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	7f5b      	ldrb	r3, [r3, #29]
 800dd24:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800dd2a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800dd30:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800dd36:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dd3e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800dd40:	4313      	orrs	r3, r2
 800dd42:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	d106      	bne.n	800dd5c <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd52:	3b01      	subs	r3, #1
 800dd54:	045b      	lsls	r3, r3, #17
 800dd56:	69ba      	ldr	r2, [r7, #24]
 800dd58:	4313      	orrs	r3, r2
 800dd5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d009      	beq.n	800dd78 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd68:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd70:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800dd72:	69ba      	ldr	r2, [r7, #24]
 800dd74:	4313      	orrs	r3, r2
 800dd76:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	68da      	ldr	r2, [r3, #12]
 800dd7e:	4b4b      	ldr	r3, [pc, #300]	; (800deac <HAL_ADC_Init+0x30c>)
 800dd80:	4013      	ands	r3, r2
 800dd82:	687a      	ldr	r2, [r7, #4]
 800dd84:	6812      	ldr	r2, [r2, #0]
 800dd86:	69b9      	ldr	r1, [r7, #24]
 800dd88:	430b      	orrs	r3, r1
 800dd8a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	691b      	ldr	r3, [r3, #16]
 800dd92:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	430a      	orrs	r2, r1
 800dda0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	4618      	mov	r0, r3
 800dda8:	f7ff fed3 	bl	800db52 <LL_ADC_REG_IsConversionOngoing>
 800ddac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7ff fee0 	bl	800db78 <LL_ADC_INJ_IsConversionOngoing>
 800ddb8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d17f      	bne.n	800dec0 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d17c      	bne.n	800dec0 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800ddca:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ddd2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800ddd4:	4313      	orrs	r3, r2
 800ddd6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	68db      	ldr	r3, [r3, #12]
 800ddde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dde2:	f023 0302 	bic.w	r3, r3, #2
 800dde6:	687a      	ldr	r2, [r7, #4]
 800dde8:	6812      	ldr	r2, [r2, #0]
 800ddea:	69b9      	ldr	r1, [r7, #24]
 800ddec:	430b      	orrs	r3, r1
 800ddee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	691b      	ldr	r3, [r3, #16]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d017      	beq.n	800de28 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	691a      	ldr	r2, [r3, #16]
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800de06:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800de10:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800de14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800de18:	687a      	ldr	r2, [r7, #4]
 800de1a:	6911      	ldr	r1, [r2, #16]
 800de1c:	687a      	ldr	r2, [r7, #4]
 800de1e:	6812      	ldr	r2, [r2, #0]
 800de20:	430b      	orrs	r3, r1
 800de22:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800de26:	e013      	b.n	800de50 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	691a      	ldr	r2, [r3, #16]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800de36:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800de40:	687a      	ldr	r2, [r7, #4]
 800de42:	6812      	ldr	r2, [r2, #0]
 800de44:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800de48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800de4c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800de56:	2b01      	cmp	r3, #1
 800de58:	d12a      	bne.n	800deb0 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	691b      	ldr	r3, [r3, #16]
 800de60:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800de64:	f023 0304 	bic.w	r3, r3, #4
 800de68:	687a      	ldr	r2, [r7, #4]
 800de6a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800de6c:	687a      	ldr	r2, [r7, #4]
 800de6e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800de70:	4311      	orrs	r1, r2
 800de72:	687a      	ldr	r2, [r7, #4]
 800de74:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800de76:	4311      	orrs	r1, r2
 800de78:	687a      	ldr	r2, [r7, #4]
 800de7a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800de7c:	430a      	orrs	r2, r1
 800de7e:	431a      	orrs	r2, r3
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f042 0201 	orr.w	r2, r2, #1
 800de88:	611a      	str	r2, [r3, #16]
 800de8a:	e019      	b.n	800dec0 <HAL_ADC_Init+0x320>
 800de8c:	20000024 	.word	0x20000024
 800de90:	053e2d63 	.word	0x053e2d63
 800de94:	50000100 	.word	0x50000100
 800de98:	50000400 	.word	0x50000400
 800de9c:	50000500 	.word	0x50000500
 800dea0:	50000600 	.word	0x50000600
 800dea4:	50000300 	.word	0x50000300
 800dea8:	50000700 	.word	0x50000700
 800deac:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	691a      	ldr	r2, [r3, #16]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f022 0201 	bic.w	r2, r2, #1
 800debe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	695b      	ldr	r3, [r3, #20]
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	d10c      	bne.n	800dee2 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dece:	f023 010f 	bic.w	r1, r3, #15
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	6a1b      	ldr	r3, [r3, #32]
 800ded6:	1e5a      	subs	r2, r3, #1
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	430a      	orrs	r2, r1
 800dede:	631a      	str	r2, [r3, #48]	; 0x30
 800dee0:	e007      	b.n	800def2 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f022 020f 	bic.w	r2, r2, #15
 800def0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800def6:	f023 0303 	bic.w	r3, r3, #3
 800defa:	f043 0201 	orr.w	r2, r3, #1
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	65da      	str	r2, [r3, #92]	; 0x5c
 800df02:	e007      	b.n	800df14 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800df08:	f043 0210 	orr.w	r2, r3, #16
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800df10:	2301      	movs	r3, #1
 800df12:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800df14:	7ffb      	ldrb	r3, [r7, #31]
}
 800df16:	4618      	mov	r0, r3
 800df18:	3724      	adds	r7, #36	; 0x24
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd90      	pop	{r4, r7, pc}
 800df1e:	bf00      	nop

0800df20 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b086      	sub	sp, #24
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800df30:	d004      	beq.n	800df3c <HAL_ADC_Start+0x1c>
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a67      	ldr	r2, [pc, #412]	; (800e0d4 <HAL_ADC_Start+0x1b4>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d101      	bne.n	800df40 <HAL_ADC_Start+0x20>
 800df3c:	4b66      	ldr	r3, [pc, #408]	; (800e0d8 <HAL_ADC_Start+0x1b8>)
 800df3e:	e000      	b.n	800df42 <HAL_ADC_Start+0x22>
 800df40:	4b66      	ldr	r3, [pc, #408]	; (800e0dc <HAL_ADC_Start+0x1bc>)
 800df42:	4618      	mov	r0, r3
 800df44:	f7ff fd6e 	bl	800da24 <LL_ADC_GetMultimode>
 800df48:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4618      	mov	r0, r3
 800df50:	f7ff fdff 	bl	800db52 <LL_ADC_REG_IsConversionOngoing>
 800df54:	4603      	mov	r3, r0
 800df56:	2b00      	cmp	r3, #0
 800df58:	f040 80b4 	bne.w	800e0c4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800df62:	2b01      	cmp	r3, #1
 800df64:	d101      	bne.n	800df6a <HAL_ADC_Start+0x4a>
 800df66:	2302      	movs	r3, #2
 800df68:	e0af      	b.n	800e0ca <HAL_ADC_Start+0x1aa>
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	2201      	movs	r2, #1
 800df6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f000 fcf6 	bl	800e964 <ADC_Enable>
 800df78:	4603      	mov	r3, r0
 800df7a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800df7c:	7dfb      	ldrb	r3, [r7, #23]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	f040 809b 	bne.w	800e0ba <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800df88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800df8c:	f023 0301 	bic.w	r3, r3, #1
 800df90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	4a4d      	ldr	r2, [pc, #308]	; (800e0d4 <HAL_ADC_Start+0x1b4>)
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d009      	beq.n	800dfb6 <HAL_ADC_Start+0x96>
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	4a4e      	ldr	r2, [pc, #312]	; (800e0e0 <HAL_ADC_Start+0x1c0>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d002      	beq.n	800dfb2 <HAL_ADC_Start+0x92>
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	e003      	b.n	800dfba <HAL_ADC_Start+0x9a>
 800dfb2:	4b4c      	ldr	r3, [pc, #304]	; (800e0e4 <HAL_ADC_Start+0x1c4>)
 800dfb4:	e001      	b.n	800dfba <HAL_ADC_Start+0x9a>
 800dfb6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800dfba:	687a      	ldr	r2, [r7, #4]
 800dfbc:	6812      	ldr	r2, [r2, #0]
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d002      	beq.n	800dfc8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800dfc2:	693b      	ldr	r3, [r7, #16]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d105      	bne.n	800dfd4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dfcc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dfd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dfdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dfe0:	d106      	bne.n	800dff0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dfe6:	f023 0206 	bic.w	r2, r3, #6
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	661a      	str	r2, [r3, #96]	; 0x60
 800dfee:	e002      	b.n	800dff6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2200      	movs	r2, #0
 800dff4:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	221c      	movs	r2, #28
 800dffc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2200      	movs	r2, #0
 800e002:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	4a32      	ldr	r2, [pc, #200]	; (800e0d4 <HAL_ADC_Start+0x1b4>)
 800e00c:	4293      	cmp	r3, r2
 800e00e:	d009      	beq.n	800e024 <HAL_ADC_Start+0x104>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a32      	ldr	r2, [pc, #200]	; (800e0e0 <HAL_ADC_Start+0x1c0>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d002      	beq.n	800e020 <HAL_ADC_Start+0x100>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	e003      	b.n	800e028 <HAL_ADC_Start+0x108>
 800e020:	4b30      	ldr	r3, [pc, #192]	; (800e0e4 <HAL_ADC_Start+0x1c4>)
 800e022:	e001      	b.n	800e028 <HAL_ADC_Start+0x108>
 800e024:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800e028:	687a      	ldr	r2, [r7, #4]
 800e02a:	6812      	ldr	r2, [r2, #0]
 800e02c:	4293      	cmp	r3, r2
 800e02e:	d008      	beq.n	800e042 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d005      	beq.n	800e042 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	2b05      	cmp	r3, #5
 800e03a:	d002      	beq.n	800e042 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	2b09      	cmp	r3, #9
 800e040:	d114      	bne.n	800e06c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d007      	beq.n	800e060 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e054:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e058:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4618      	mov	r0, r3
 800e066:	f7ff fd60 	bl	800db2a <LL_ADC_REG_StartConversion>
 800e06a:	e02d      	b.n	800e0c8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e070:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a15      	ldr	r2, [pc, #84]	; (800e0d4 <HAL_ADC_Start+0x1b4>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d009      	beq.n	800e096 <HAL_ADC_Start+0x176>
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	4a16      	ldr	r2, [pc, #88]	; (800e0e0 <HAL_ADC_Start+0x1c0>)
 800e088:	4293      	cmp	r3, r2
 800e08a:	d002      	beq.n	800e092 <HAL_ADC_Start+0x172>
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	e003      	b.n	800e09a <HAL_ADC_Start+0x17a>
 800e092:	4b14      	ldr	r3, [pc, #80]	; (800e0e4 <HAL_ADC_Start+0x1c4>)
 800e094:	e001      	b.n	800e09a <HAL_ADC_Start+0x17a>
 800e096:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800e09a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	68db      	ldr	r3, [r3, #12]
 800e0a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00f      	beq.n	800e0c8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e0ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e0b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	65da      	str	r2, [r3, #92]	; 0x5c
 800e0b8:	e006      	b.n	800e0c8 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800e0c2:	e001      	b.n	800e0c8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800e0c4:	2302      	movs	r3, #2
 800e0c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800e0c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3718      	adds	r7, #24
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	50000100 	.word	0x50000100
 800e0d8:	50000300 	.word	0x50000300
 800e0dc:	50000700 	.word	0x50000700
 800e0e0:	50000500 	.word	0x50000500
 800e0e4:	50000400 	.word	0x50000400

0800e0e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b0b6      	sub	sp, #216	; 0xd8
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
 800e0f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800e102:	2b01      	cmp	r3, #1
 800e104:	d102      	bne.n	800e10c <HAL_ADC_ConfigChannel+0x24>
 800e106:	2302      	movs	r3, #2
 800e108:	f000 bc12 	b.w	800e930 <HAL_ADC_ConfigChannel+0x848>
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2201      	movs	r2, #1
 800e110:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	4618      	mov	r0, r3
 800e11a:	f7ff fd1a 	bl	800db52 <LL_ADC_REG_IsConversionOngoing>
 800e11e:	4603      	mov	r3, r0
 800e120:	2b00      	cmp	r3, #0
 800e122:	f040 83f2 	bne.w	800e90a <HAL_ADC_ConfigChannel+0x822>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6818      	ldr	r0, [r3, #0]
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	6859      	ldr	r1, [r3, #4]
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	461a      	mov	r2, r3
 800e134:	f7ff fbfa 	bl	800d92c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4618      	mov	r0, r3
 800e13e:	f7ff fd08 	bl	800db52 <LL_ADC_REG_IsConversionOngoing>
 800e142:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7ff fd14 	bl	800db78 <LL_ADC_INJ_IsConversionOngoing>
 800e150:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800e154:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	f040 81d9 	bne.w	800e510 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800e15e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800e162:	2b00      	cmp	r3, #0
 800e164:	f040 81d4 	bne.w	800e510 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	689b      	ldr	r3, [r3, #8]
 800e16c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e170:	d10f      	bne.n	800e192 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6818      	ldr	r0, [r3, #0]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	2200      	movs	r2, #0
 800e17c:	4619      	mov	r1, r3
 800e17e:	f7ff fc01 	bl	800d984 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7ff fbbb 	bl	800d906 <LL_ADC_SetSamplingTimeCommonConfig>
 800e190:	e00e      	b.n	800e1b0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6818      	ldr	r0, [r3, #0]
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	6819      	ldr	r1, [r3, #0]
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	689b      	ldr	r3, [r3, #8]
 800e19e:	461a      	mov	r2, r3
 800e1a0:	f7ff fbf0 	bl	800d984 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	2100      	movs	r1, #0
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7ff fbab 	bl	800d906 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	695a      	ldr	r2, [r3, #20]
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	68db      	ldr	r3, [r3, #12]
 800e1ba:	08db      	lsrs	r3, r3, #3
 800e1bc:	f003 0303 	and.w	r3, r3, #3
 800e1c0:	005b      	lsls	r3, r3, #1
 800e1c2:	fa02 f303 	lsl.w	r3, r2, r3
 800e1c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	691b      	ldr	r3, [r3, #16]
 800e1ce:	2b04      	cmp	r3, #4
 800e1d0:	d022      	beq.n	800e218 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6818      	ldr	r0, [r3, #0]
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	6919      	ldr	r1, [r3, #16]
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	681a      	ldr	r2, [r3, #0]
 800e1de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e1e2:	f7ff fb05 	bl	800d7f0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6818      	ldr	r0, [r3, #0]
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	6919      	ldr	r1, [r3, #16]
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	f7ff fb51 	bl	800d89a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	6818      	ldr	r0, [r3, #0]
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	6919      	ldr	r1, [r3, #16]
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	7f1b      	ldrb	r3, [r3, #28]
 800e204:	2b01      	cmp	r3, #1
 800e206:	d102      	bne.n	800e20e <HAL_ADC_ConfigChannel+0x126>
 800e208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e20c:	e000      	b.n	800e210 <HAL_ADC_ConfigChannel+0x128>
 800e20e:	2300      	movs	r3, #0
 800e210:	461a      	mov	r2, r3
 800e212:	f7ff fb5d 	bl	800d8d0 <LL_ADC_SetOffsetSaturation>
 800e216:	e17b      	b.n	800e510 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2100      	movs	r1, #0
 800e21e:	4618      	mov	r0, r3
 800e220:	f7ff fb0a 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e224:	4603      	mov	r3, r0
 800e226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d10a      	bne.n	800e244 <HAL_ADC_ConfigChannel+0x15c>
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	2100      	movs	r1, #0
 800e234:	4618      	mov	r0, r3
 800e236:	f7ff faff 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e23a:	4603      	mov	r3, r0
 800e23c:	0e9b      	lsrs	r3, r3, #26
 800e23e:	f003 021f 	and.w	r2, r3, #31
 800e242:	e01e      	b.n	800e282 <HAL_ADC_ConfigChannel+0x19a>
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	2100      	movs	r1, #0
 800e24a:	4618      	mov	r0, r3
 800e24c:	f7ff faf4 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e250:	4603      	mov	r3, r0
 800e252:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e256:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800e25a:	fa93 f3a3 	rbit	r3, r3
 800e25e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 800e262:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e266:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 800e26a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d101      	bne.n	800e276 <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 800e272:	2320      	movs	r3, #32
 800e274:	e004      	b.n	800e280 <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 800e276:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e27a:	fab3 f383 	clz	r3, r3
 800e27e:	b2db      	uxtb	r3, r3
 800e280:	461a      	mov	r2, r3
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d105      	bne.n	800e29a <HAL_ADC_ConfigChannel+0x1b2>
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	0e9b      	lsrs	r3, r3, #26
 800e294:	f003 031f 	and.w	r3, r3, #31
 800e298:	e018      	b.n	800e2cc <HAL_ADC_ConfigChannel+0x1e4>
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e2a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e2a6:	fa93 f3a3 	rbit	r3, r3
 800e2aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800e2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e2b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800e2b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d101      	bne.n	800e2c2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800e2be:	2320      	movs	r3, #32
 800e2c0:	e004      	b.n	800e2cc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800e2c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800e2c6:	fab3 f383 	clz	r3, r3
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d106      	bne.n	800e2de <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	2100      	movs	r1, #0
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f7ff fac3 	bl	800d864 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2101      	movs	r1, #1
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f7ff faa7 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d10a      	bne.n	800e30a <HAL_ADC_ConfigChannel+0x222>
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	2101      	movs	r1, #1
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	f7ff fa9c 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e300:	4603      	mov	r3, r0
 800e302:	0e9b      	lsrs	r3, r3, #26
 800e304:	f003 021f 	and.w	r2, r3, #31
 800e308:	e01e      	b.n	800e348 <HAL_ADC_ConfigChannel+0x260>
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	2101      	movs	r1, #1
 800e310:	4618      	mov	r0, r3
 800e312:	f7ff fa91 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e316:	4603      	mov	r3, r0
 800e318:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e31c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800e320:	fa93 f3a3 	rbit	r3, r3
 800e324:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800e328:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e32c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800e330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e334:	2b00      	cmp	r3, #0
 800e336:	d101      	bne.n	800e33c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800e338:	2320      	movs	r3, #32
 800e33a:	e004      	b.n	800e346 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800e33c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e340:	fab3 f383 	clz	r3, r3
 800e344:	b2db      	uxtb	r3, r3
 800e346:	461a      	mov	r2, r3
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e350:	2b00      	cmp	r3, #0
 800e352:	d105      	bne.n	800e360 <HAL_ADC_ConfigChannel+0x278>
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	0e9b      	lsrs	r3, r3, #26
 800e35a:	f003 031f 	and.w	r3, r3, #31
 800e35e:	e018      	b.n	800e392 <HAL_ADC_ConfigChannel+0x2aa>
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e368:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e36c:	fa93 f3a3 	rbit	r3, r3
 800e370:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800e374:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e378:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800e37c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e380:	2b00      	cmp	r3, #0
 800e382:	d101      	bne.n	800e388 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800e384:	2320      	movs	r3, #32
 800e386:	e004      	b.n	800e392 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800e388:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e38c:	fab3 f383 	clz	r3, r3
 800e390:	b2db      	uxtb	r3, r3
 800e392:	429a      	cmp	r2, r3
 800e394:	d106      	bne.n	800e3a4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	2200      	movs	r2, #0
 800e39c:	2101      	movs	r1, #1
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7ff fa60 	bl	800d864 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	2102      	movs	r1, #2
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f7ff fa44 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d10a      	bne.n	800e3d0 <HAL_ADC_ConfigChannel+0x2e8>
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	2102      	movs	r1, #2
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	f7ff fa39 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	0e9b      	lsrs	r3, r3, #26
 800e3ca:	f003 021f 	and.w	r2, r3, #31
 800e3ce:	e01e      	b.n	800e40e <HAL_ADC_ConfigChannel+0x326>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	2102      	movs	r1, #2
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7ff fa2e 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e3e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e3e6:	fa93 f3a3 	rbit	r3, r3
 800e3ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800e3ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e3f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800e3f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d101      	bne.n	800e402 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800e3fe:	2320      	movs	r3, #32
 800e400:	e004      	b.n	800e40c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800e402:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e406:	fab3 f383 	clz	r3, r3
 800e40a:	b2db      	uxtb	r3, r3
 800e40c:	461a      	mov	r2, r3
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e416:	2b00      	cmp	r3, #0
 800e418:	d105      	bne.n	800e426 <HAL_ADC_ConfigChannel+0x33e>
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	0e9b      	lsrs	r3, r3, #26
 800e420:	f003 031f 	and.w	r3, r3, #31
 800e424:	e016      	b.n	800e454 <HAL_ADC_ConfigChannel+0x36c>
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e42e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e432:	fa93 f3a3 	rbit	r3, r3
 800e436:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800e438:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e43a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800e43e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e442:	2b00      	cmp	r3, #0
 800e444:	d101      	bne.n	800e44a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800e446:	2320      	movs	r3, #32
 800e448:	e004      	b.n	800e454 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800e44a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e44e:	fab3 f383 	clz	r3, r3
 800e452:	b2db      	uxtb	r3, r3
 800e454:	429a      	cmp	r2, r3
 800e456:	d106      	bne.n	800e466 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	2200      	movs	r2, #0
 800e45e:	2102      	movs	r1, #2
 800e460:	4618      	mov	r0, r3
 800e462:	f7ff f9ff 	bl	800d864 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	2103      	movs	r1, #3
 800e46c:	4618      	mov	r0, r3
 800e46e:	f7ff f9e3 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e472:	4603      	mov	r3, r0
 800e474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d10a      	bne.n	800e492 <HAL_ADC_ConfigChannel+0x3aa>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	2103      	movs	r1, #3
 800e482:	4618      	mov	r0, r3
 800e484:	f7ff f9d8 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e488:	4603      	mov	r3, r0
 800e48a:	0e9b      	lsrs	r3, r3, #26
 800e48c:	f003 021f 	and.w	r2, r3, #31
 800e490:	e017      	b.n	800e4c2 <HAL_ADC_ConfigChannel+0x3da>
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	2103      	movs	r1, #3
 800e498:	4618      	mov	r0, r3
 800e49a:	f7ff f9cd 	bl	800d838 <LL_ADC_GetOffsetChannel>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e4a4:	fa93 f3a3 	rbit	r3, r3
 800e4a8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800e4aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e4ac:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800e4ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d101      	bne.n	800e4b8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800e4b4:	2320      	movs	r3, #32
 800e4b6:	e003      	b.n	800e4c0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800e4b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e4ba:	fab3 f383 	clz	r3, r3
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	461a      	mov	r2, r3
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d105      	bne.n	800e4da <HAL_ADC_ConfigChannel+0x3f2>
 800e4ce:	683b      	ldr	r3, [r7, #0]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	0e9b      	lsrs	r3, r3, #26
 800e4d4:	f003 031f 	and.w	r3, r3, #31
 800e4d8:	e011      	b.n	800e4fe <HAL_ADC_ConfigChannel+0x416>
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e4e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e4e2:	fa93 f3a3 	rbit	r3, r3
 800e4e6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800e4e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e4ea:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800e4ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d101      	bne.n	800e4f6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800e4f2:	2320      	movs	r3, #32
 800e4f4:	e003      	b.n	800e4fe <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800e4f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4f8:	fab3 f383 	clz	r3, r3
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	429a      	cmp	r2, r3
 800e500:	d106      	bne.n	800e510 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	2200      	movs	r2, #0
 800e508:	2103      	movs	r1, #3
 800e50a:	4618      	mov	r0, r3
 800e50c:	f7ff f9aa 	bl	800d864 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	4618      	mov	r0, r3
 800e516:	f7ff faf5 	bl	800db04 <LL_ADC_IsEnabled>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	f040 813d 	bne.w	800e79c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6818      	ldr	r0, [r3, #0]
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	6819      	ldr	r1, [r3, #0]
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	68db      	ldr	r3, [r3, #12]
 800e52e:	461a      	mov	r2, r3
 800e530:	f7ff fa54 	bl	800d9dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	68db      	ldr	r3, [r3, #12]
 800e538:	4aa2      	ldr	r2, [pc, #648]	; (800e7c4 <HAL_ADC_ConfigChannel+0x6dc>)
 800e53a:	4293      	cmp	r3, r2
 800e53c:	f040 812e 	bne.w	800e79c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d10b      	bne.n	800e568 <HAL_ADC_ConfigChannel+0x480>
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	0e9b      	lsrs	r3, r3, #26
 800e556:	3301      	adds	r3, #1
 800e558:	f003 031f 	and.w	r3, r3, #31
 800e55c:	2b09      	cmp	r3, #9
 800e55e:	bf94      	ite	ls
 800e560:	2301      	movls	r3, #1
 800e562:	2300      	movhi	r3, #0
 800e564:	b2db      	uxtb	r3, r3
 800e566:	e019      	b.n	800e59c <HAL_ADC_ConfigChannel+0x4b4>
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e56e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e570:	fa93 f3a3 	rbit	r3, r3
 800e574:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800e576:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e578:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800e57a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d101      	bne.n	800e584 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800e580:	2320      	movs	r3, #32
 800e582:	e003      	b.n	800e58c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800e584:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e586:	fab3 f383 	clz	r3, r3
 800e58a:	b2db      	uxtb	r3, r3
 800e58c:	3301      	adds	r3, #1
 800e58e:	f003 031f 	and.w	r3, r3, #31
 800e592:	2b09      	cmp	r3, #9
 800e594:	bf94      	ite	ls
 800e596:	2301      	movls	r3, #1
 800e598:	2300      	movhi	r3, #0
 800e59a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d079      	beq.n	800e694 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d107      	bne.n	800e5bc <HAL_ADC_ConfigChannel+0x4d4>
 800e5ac:	683b      	ldr	r3, [r7, #0]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	0e9b      	lsrs	r3, r3, #26
 800e5b2:	3301      	adds	r3, #1
 800e5b4:	069b      	lsls	r3, r3, #26
 800e5b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800e5ba:	e015      	b.n	800e5e8 <HAL_ADC_ConfigChannel+0x500>
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e5c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5c4:	fa93 f3a3 	rbit	r3, r3
 800e5c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800e5ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5cc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800e5ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d101      	bne.n	800e5d8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800e5d4:	2320      	movs	r3, #32
 800e5d6:	e003      	b.n	800e5e0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800e5d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5da:	fab3 f383 	clz	r3, r3
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	069b      	lsls	r3, r3, #26
 800e5e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d109      	bne.n	800e608 <HAL_ADC_ConfigChannel+0x520>
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	0e9b      	lsrs	r3, r3, #26
 800e5fa:	3301      	adds	r3, #1
 800e5fc:	f003 031f 	and.w	r3, r3, #31
 800e600:	2101      	movs	r1, #1
 800e602:	fa01 f303 	lsl.w	r3, r1, r3
 800e606:	e017      	b.n	800e638 <HAL_ADC_ConfigChannel+0x550>
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e60e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e610:	fa93 f3a3 	rbit	r3, r3
 800e614:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800e616:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e618:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800e61a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d101      	bne.n	800e624 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800e620:	2320      	movs	r3, #32
 800e622:	e003      	b.n	800e62c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800e624:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e626:	fab3 f383 	clz	r3, r3
 800e62a:	b2db      	uxtb	r3, r3
 800e62c:	3301      	adds	r3, #1
 800e62e:	f003 031f 	and.w	r3, r3, #31
 800e632:	2101      	movs	r1, #1
 800e634:	fa01 f303 	lsl.w	r3, r1, r3
 800e638:	ea42 0103 	orr.w	r1, r2, r3
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e644:	2b00      	cmp	r3, #0
 800e646:	d10a      	bne.n	800e65e <HAL_ADC_ConfigChannel+0x576>
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	0e9b      	lsrs	r3, r3, #26
 800e64e:	3301      	adds	r3, #1
 800e650:	f003 021f 	and.w	r2, r3, #31
 800e654:	4613      	mov	r3, r2
 800e656:	005b      	lsls	r3, r3, #1
 800e658:	4413      	add	r3, r2
 800e65a:	051b      	lsls	r3, r3, #20
 800e65c:	e018      	b.n	800e690 <HAL_ADC_ConfigChannel+0x5a8>
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e666:	fa93 f3a3 	rbit	r3, r3
 800e66a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800e66c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e66e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800e670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e672:	2b00      	cmp	r3, #0
 800e674:	d101      	bne.n	800e67a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800e676:	2320      	movs	r3, #32
 800e678:	e003      	b.n	800e682 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800e67a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e67c:	fab3 f383 	clz	r3, r3
 800e680:	b2db      	uxtb	r3, r3
 800e682:	3301      	adds	r3, #1
 800e684:	f003 021f 	and.w	r2, r3, #31
 800e688:	4613      	mov	r3, r2
 800e68a:	005b      	lsls	r3, r3, #1
 800e68c:	4413      	add	r3, r2
 800e68e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e690:	430b      	orrs	r3, r1
 800e692:	e07e      	b.n	800e792 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d107      	bne.n	800e6b0 <HAL_ADC_ConfigChannel+0x5c8>
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	0e9b      	lsrs	r3, r3, #26
 800e6a6:	3301      	adds	r3, #1
 800e6a8:	069b      	lsls	r3, r3, #26
 800e6aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800e6ae:	e015      	b.n	800e6dc <HAL_ADC_ConfigChannel+0x5f4>
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e6b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b8:	fa93 f3a3 	rbit	r3, r3
 800e6bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800e6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800e6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d101      	bne.n	800e6cc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800e6c8:	2320      	movs	r3, #32
 800e6ca:	e003      	b.n	800e6d4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800e6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ce:	fab3 f383 	clz	r3, r3
 800e6d2:	b2db      	uxtb	r3, r3
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	069b      	lsls	r3, r3, #26
 800e6d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d109      	bne.n	800e6fc <HAL_ADC_ConfigChannel+0x614>
 800e6e8:	683b      	ldr	r3, [r7, #0]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	0e9b      	lsrs	r3, r3, #26
 800e6ee:	3301      	adds	r3, #1
 800e6f0:	f003 031f 	and.w	r3, r3, #31
 800e6f4:	2101      	movs	r1, #1
 800e6f6:	fa01 f303 	lsl.w	r3, r1, r3
 800e6fa:	e017      	b.n	800e72c <HAL_ADC_ConfigChannel+0x644>
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e702:	6a3b      	ldr	r3, [r7, #32]
 800e704:	fa93 f3a3 	rbit	r3, r3
 800e708:	61fb      	str	r3, [r7, #28]
  return result;
 800e70a:	69fb      	ldr	r3, [r7, #28]
 800e70c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800e70e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e710:	2b00      	cmp	r3, #0
 800e712:	d101      	bne.n	800e718 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800e714:	2320      	movs	r3, #32
 800e716:	e003      	b.n	800e720 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800e718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e71a:	fab3 f383 	clz	r3, r3
 800e71e:	b2db      	uxtb	r3, r3
 800e720:	3301      	adds	r3, #1
 800e722:	f003 031f 	and.w	r3, r3, #31
 800e726:	2101      	movs	r1, #1
 800e728:	fa01 f303 	lsl.w	r3, r1, r3
 800e72c:	ea42 0103 	orr.w	r1, r2, r3
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d10d      	bne.n	800e758 <HAL_ADC_ConfigChannel+0x670>
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	0e9b      	lsrs	r3, r3, #26
 800e742:	3301      	adds	r3, #1
 800e744:	f003 021f 	and.w	r2, r3, #31
 800e748:	4613      	mov	r3, r2
 800e74a:	005b      	lsls	r3, r3, #1
 800e74c:	4413      	add	r3, r2
 800e74e:	3b1e      	subs	r3, #30
 800e750:	051b      	lsls	r3, r3, #20
 800e752:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800e756:	e01b      	b.n	800e790 <HAL_ADC_ConfigChannel+0x6a8>
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e75e:	697b      	ldr	r3, [r7, #20]
 800e760:	fa93 f3a3 	rbit	r3, r3
 800e764:	613b      	str	r3, [r7, #16]
  return result;
 800e766:	693b      	ldr	r3, [r7, #16]
 800e768:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800e76a:	69bb      	ldr	r3, [r7, #24]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d101      	bne.n	800e774 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800e770:	2320      	movs	r3, #32
 800e772:	e003      	b.n	800e77c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800e774:	69bb      	ldr	r3, [r7, #24]
 800e776:	fab3 f383 	clz	r3, r3
 800e77a:	b2db      	uxtb	r3, r3
 800e77c:	3301      	adds	r3, #1
 800e77e:	f003 021f 	and.w	r2, r3, #31
 800e782:	4613      	mov	r3, r2
 800e784:	005b      	lsls	r3, r3, #1
 800e786:	4413      	add	r3, r2
 800e788:	3b1e      	subs	r3, #30
 800e78a:	051b      	lsls	r3, r3, #20
 800e78c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800e790:	430b      	orrs	r3, r1
 800e792:	683a      	ldr	r2, [r7, #0]
 800e794:	6892      	ldr	r2, [r2, #8]
 800e796:	4619      	mov	r1, r3
 800e798:	f7ff f8f4 	bl	800d984 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	681a      	ldr	r2, [r3, #0]
 800e7a0:	4b09      	ldr	r3, [pc, #36]	; (800e7c8 <HAL_ADC_ConfigChannel+0x6e0>)
 800e7a2:	4013      	ands	r3, r2
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	f000 80bd 	beq.w	800e924 <HAL_ADC_ConfigChannel+0x83c>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e7b2:	d004      	beq.n	800e7be <HAL_ADC_ConfigChannel+0x6d6>
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	4a04      	ldr	r2, [pc, #16]	; (800e7cc <HAL_ADC_ConfigChannel+0x6e4>)
 800e7ba:	4293      	cmp	r3, r2
 800e7bc:	d10a      	bne.n	800e7d4 <HAL_ADC_ConfigChannel+0x6ec>
 800e7be:	4b04      	ldr	r3, [pc, #16]	; (800e7d0 <HAL_ADC_ConfigChannel+0x6e8>)
 800e7c0:	e009      	b.n	800e7d6 <HAL_ADC_ConfigChannel+0x6ee>
 800e7c2:	bf00      	nop
 800e7c4:	407f0000 	.word	0x407f0000
 800e7c8:	80080000 	.word	0x80080000
 800e7cc:	50000100 	.word	0x50000100
 800e7d0:	50000300 	.word	0x50000300
 800e7d4:	4b58      	ldr	r3, [pc, #352]	; (800e938 <HAL_ADC_ConfigChannel+0x850>)
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f7fe fffc 	bl	800d7d4 <LL_ADC_GetCommonPathInternalCh>
 800e7dc:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	4a55      	ldr	r2, [pc, #340]	; (800e93c <HAL_ADC_ConfigChannel+0x854>)
 800e7e6:	4293      	cmp	r3, r2
 800e7e8:	d004      	beq.n	800e7f4 <HAL_ADC_ConfigChannel+0x70c>
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	4a54      	ldr	r2, [pc, #336]	; (800e940 <HAL_ADC_ConfigChannel+0x858>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d139      	bne.n	800e868 <HAL_ADC_ConfigChannel+0x780>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800e7f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e7f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d133      	bne.n	800e868 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e808:	d005      	beq.n	800e816 <HAL_ADC_ConfigChannel+0x72e>
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	4a4d      	ldr	r2, [pc, #308]	; (800e944 <HAL_ADC_ConfigChannel+0x85c>)
 800e810:	4293      	cmp	r3, r2
 800e812:	f040 8084 	bne.w	800e91e <HAL_ADC_ConfigChannel+0x836>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e81e:	d004      	beq.n	800e82a <HAL_ADC_ConfigChannel+0x742>
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	4a48      	ldr	r2, [pc, #288]	; (800e948 <HAL_ADC_ConfigChannel+0x860>)
 800e826:	4293      	cmp	r3, r2
 800e828:	d101      	bne.n	800e82e <HAL_ADC_ConfigChannel+0x746>
 800e82a:	4a48      	ldr	r2, [pc, #288]	; (800e94c <HAL_ADC_ConfigChannel+0x864>)
 800e82c:	e000      	b.n	800e830 <HAL_ADC_ConfigChannel+0x748>
 800e82e:	4a42      	ldr	r2, [pc, #264]	; (800e938 <HAL_ADC_ConfigChannel+0x850>)
 800e830:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e834:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e838:	4619      	mov	r1, r3
 800e83a:	4610      	mov	r0, r2
 800e83c:	f7fe ffb7 	bl	800d7ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800e840:	4b43      	ldr	r3, [pc, #268]	; (800e950 <HAL_ADC_ConfigChannel+0x868>)
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	099b      	lsrs	r3, r3, #6
 800e846:	4a43      	ldr	r2, [pc, #268]	; (800e954 <HAL_ADC_ConfigChannel+0x86c>)
 800e848:	fba2 2303 	umull	r2, r3, r2, r3
 800e84c:	099a      	lsrs	r2, r3, #6
 800e84e:	4613      	mov	r3, r2
 800e850:	005b      	lsls	r3, r3, #1
 800e852:	4413      	add	r3, r2
 800e854:	009b      	lsls	r3, r3, #2
 800e856:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800e858:	e002      	b.n	800e860 <HAL_ADC_ConfigChannel+0x778>
          {
            wait_loop_index--;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	3b01      	subs	r3, #1
 800e85e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d1f9      	bne.n	800e85a <HAL_ADC_ConfigChannel+0x772>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800e866:	e05a      	b.n	800e91e <HAL_ADC_ConfigChannel+0x836>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4a3a      	ldr	r2, [pc, #232]	; (800e958 <HAL_ADC_ConfigChannel+0x870>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d125      	bne.n	800e8be <HAL_ADC_ConfigChannel+0x7d6>
 800e872:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e876:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d11f      	bne.n	800e8be <HAL_ADC_ConfigChannel+0x7d6>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4a31      	ldr	r2, [pc, #196]	; (800e948 <HAL_ADC_ConfigChannel+0x860>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d104      	bne.n	800e892 <HAL_ADC_ConfigChannel+0x7aa>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4a33      	ldr	r2, [pc, #204]	; (800e95c <HAL_ADC_ConfigChannel+0x874>)
 800e88e:	4293      	cmp	r3, r2
 800e890:	d047      	beq.n	800e922 <HAL_ADC_ConfigChannel+0x83a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e89a:	d004      	beq.n	800e8a6 <HAL_ADC_ConfigChannel+0x7be>
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	4a29      	ldr	r2, [pc, #164]	; (800e948 <HAL_ADC_ConfigChannel+0x860>)
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d101      	bne.n	800e8aa <HAL_ADC_ConfigChannel+0x7c2>
 800e8a6:	4a29      	ldr	r2, [pc, #164]	; (800e94c <HAL_ADC_ConfigChannel+0x864>)
 800e8a8:	e000      	b.n	800e8ac <HAL_ADC_ConfigChannel+0x7c4>
 800e8aa:	4a23      	ldr	r2, [pc, #140]	; (800e938 <HAL_ADC_ConfigChannel+0x850>)
 800e8ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e8b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e8b4:	4619      	mov	r1, r3
 800e8b6:	4610      	mov	r0, r2
 800e8b8:	f7fe ff79 	bl	800d7ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800e8bc:	e031      	b.n	800e922 <HAL_ADC_ConfigChannel+0x83a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	4a27      	ldr	r2, [pc, #156]	; (800e960 <HAL_ADC_ConfigChannel+0x878>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d12d      	bne.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800e8c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e8cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d127      	bne.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a1b      	ldr	r2, [pc, #108]	; (800e948 <HAL_ADC_ConfigChannel+0x860>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d022      	beq.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e8e6:	d004      	beq.n	800e8f2 <HAL_ADC_ConfigChannel+0x80a>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4a16      	ldr	r2, [pc, #88]	; (800e948 <HAL_ADC_ConfigChannel+0x860>)
 800e8ee:	4293      	cmp	r3, r2
 800e8f0:	d101      	bne.n	800e8f6 <HAL_ADC_ConfigChannel+0x80e>
 800e8f2:	4a16      	ldr	r2, [pc, #88]	; (800e94c <HAL_ADC_ConfigChannel+0x864>)
 800e8f4:	e000      	b.n	800e8f8 <HAL_ADC_ConfigChannel+0x810>
 800e8f6:	4a10      	ldr	r2, [pc, #64]	; (800e938 <HAL_ADC_ConfigChannel+0x850>)
 800e8f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800e8fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e900:	4619      	mov	r1, r3
 800e902:	4610      	mov	r0, r2
 800e904:	f7fe ff53 	bl	800d7ae <LL_ADC_SetCommonPathInternalCh>
 800e908:	e00c      	b.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e90e:	f043 0220 	orr.w	r2, r3, #32
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800e916:	2301      	movs	r3, #1
 800e918:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800e91c:	e002      	b.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800e91e:	bf00      	nop
 800e920:	e000      	b.n	800e924 <HAL_ADC_ConfigChannel+0x83c>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800e922:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2200      	movs	r2, #0
 800e928:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800e92c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800e930:	4618      	mov	r0, r3
 800e932:	37d8      	adds	r7, #216	; 0xd8
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}
 800e938:	50000700 	.word	0x50000700
 800e93c:	c3210000 	.word	0xc3210000
 800e940:	90c00010 	.word	0x90c00010
 800e944:	50000600 	.word	0x50000600
 800e948:	50000100 	.word	0x50000100
 800e94c:	50000300 	.word	0x50000300
 800e950:	20000024 	.word	0x20000024
 800e954:	053e2d63 	.word	0x053e2d63
 800e958:	c7520000 	.word	0xc7520000
 800e95c:	50000500 	.word	0x50000500
 800e960:	cb840000 	.word	0xcb840000

0800e964 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b084      	sub	sp, #16
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4618      	mov	r0, r3
 800e972:	f7ff f8c7 	bl	800db04 <LL_ADC_IsEnabled>
 800e976:	4603      	mov	r3, r0
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d146      	bne.n	800ea0a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	689a      	ldr	r2, [r3, #8]
 800e982:	4b24      	ldr	r3, [pc, #144]	; (800ea14 <ADC_Enable+0xb0>)
 800e984:	4013      	ands	r3, r2
 800e986:	2b00      	cmp	r3, #0
 800e988:	d00d      	beq.n	800e9a6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e98e:	f043 0210 	orr.w	r2, r3, #16
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e99a:	f043 0201 	orr.w	r2, r3, #1
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	e032      	b.n	800ea0c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f7ff f896 	bl	800dadc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800e9b0:	f7fe fede 	bl	800d770 <HAL_GetTick>
 800e9b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800e9b6:	e021      	b.n	800e9fc <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f7ff f8a1 	bl	800db04 <LL_ADC_IsEnabled>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d104      	bne.n	800e9d2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	f7ff f885 	bl	800dadc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800e9d2:	f7fe fecd 	bl	800d770 <HAL_GetTick>
 800e9d6:	4602      	mov	r2, r0
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	1ad3      	subs	r3, r2, r3
 800e9dc:	2b02      	cmp	r3, #2
 800e9de:	d90d      	bls.n	800e9fc <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e9e4:	f043 0210 	orr.w	r2, r3, #16
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9f0:	f043 0201 	orr.w	r2, r3, #1
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	e007      	b.n	800ea0c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	f003 0301 	and.w	r3, r3, #1
 800ea06:	2b01      	cmp	r3, #1
 800ea08:	d1d6      	bne.n	800e9b8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ea0a:	2300      	movs	r3, #0
}
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	3710      	adds	r7, #16
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}
 800ea14:	8000003f 	.word	0x8000003f

0800ea18 <__NVIC_SetPriorityGrouping>:
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f003 0307 	and.w	r3, r3, #7
 800ea26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ea28:	4b0c      	ldr	r3, [pc, #48]	; (800ea5c <__NVIC_SetPriorityGrouping+0x44>)
 800ea2a:	68db      	ldr	r3, [r3, #12]
 800ea2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ea2e:	68ba      	ldr	r2, [r7, #8]
 800ea30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ea34:	4013      	ands	r3, r2
 800ea36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ea3c:	68bb      	ldr	r3, [r7, #8]
 800ea3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ea40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ea44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ea48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ea4a:	4a04      	ldr	r2, [pc, #16]	; (800ea5c <__NVIC_SetPriorityGrouping+0x44>)
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	60d3      	str	r3, [r2, #12]
}
 800ea50:	bf00      	nop
 800ea52:	3714      	adds	r7, #20
 800ea54:	46bd      	mov	sp, r7
 800ea56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5a:	4770      	bx	lr
 800ea5c:	e000ed00 	.word	0xe000ed00

0800ea60 <__NVIC_GetPriorityGrouping>:
{
 800ea60:	b480      	push	{r7}
 800ea62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ea64:	4b04      	ldr	r3, [pc, #16]	; (800ea78 <__NVIC_GetPriorityGrouping+0x18>)
 800ea66:	68db      	ldr	r3, [r3, #12]
 800ea68:	0a1b      	lsrs	r3, r3, #8
 800ea6a:	f003 0307 	and.w	r3, r3, #7
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	46bd      	mov	sp, r7
 800ea72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea76:	4770      	bx	lr
 800ea78:	e000ed00 	.word	0xe000ed00

0800ea7c <__NVIC_EnableIRQ>:
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b083      	sub	sp, #12
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	4603      	mov	r3, r0
 800ea84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ea86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	db0b      	blt.n	800eaa6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ea8e:	79fb      	ldrb	r3, [r7, #7]
 800ea90:	f003 021f 	and.w	r2, r3, #31
 800ea94:	4907      	ldr	r1, [pc, #28]	; (800eab4 <__NVIC_EnableIRQ+0x38>)
 800ea96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea9a:	095b      	lsrs	r3, r3, #5
 800ea9c:	2001      	movs	r0, #1
 800ea9e:	fa00 f202 	lsl.w	r2, r0, r2
 800eaa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800eaa6:	bf00      	nop
 800eaa8:	370c      	adds	r7, #12
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr
 800eab2:	bf00      	nop
 800eab4:	e000e100 	.word	0xe000e100

0800eab8 <__NVIC_SetPriority>:
{
 800eab8:	b480      	push	{r7}
 800eaba:	b083      	sub	sp, #12
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	4603      	mov	r3, r0
 800eac0:	6039      	str	r1, [r7, #0]
 800eac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800eac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	db0a      	blt.n	800eae2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	b2da      	uxtb	r2, r3
 800ead0:	490c      	ldr	r1, [pc, #48]	; (800eb04 <__NVIC_SetPriority+0x4c>)
 800ead2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ead6:	0112      	lsls	r2, r2, #4
 800ead8:	b2d2      	uxtb	r2, r2
 800eada:	440b      	add	r3, r1
 800eadc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800eae0:	e00a      	b.n	800eaf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	b2da      	uxtb	r2, r3
 800eae6:	4908      	ldr	r1, [pc, #32]	; (800eb08 <__NVIC_SetPriority+0x50>)
 800eae8:	79fb      	ldrb	r3, [r7, #7]
 800eaea:	f003 030f 	and.w	r3, r3, #15
 800eaee:	3b04      	subs	r3, #4
 800eaf0:	0112      	lsls	r2, r2, #4
 800eaf2:	b2d2      	uxtb	r2, r2
 800eaf4:	440b      	add	r3, r1
 800eaf6:	761a      	strb	r2, [r3, #24]
}
 800eaf8:	bf00      	nop
 800eafa:	370c      	adds	r7, #12
 800eafc:	46bd      	mov	sp, r7
 800eafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb02:	4770      	bx	lr
 800eb04:	e000e100 	.word	0xe000e100
 800eb08:	e000ed00 	.word	0xe000ed00

0800eb0c <NVIC_EncodePriority>:
{
 800eb0c:	b480      	push	{r7}
 800eb0e:	b089      	sub	sp, #36	; 0x24
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	60f8      	str	r0, [r7, #12]
 800eb14:	60b9      	str	r1, [r7, #8]
 800eb16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	f003 0307 	and.w	r3, r3, #7
 800eb1e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	f1c3 0307 	rsb	r3, r3, #7
 800eb26:	2b04      	cmp	r3, #4
 800eb28:	bf28      	it	cs
 800eb2a:	2304      	movcs	r3, #4
 800eb2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800eb2e:	69fb      	ldr	r3, [r7, #28]
 800eb30:	3304      	adds	r3, #4
 800eb32:	2b06      	cmp	r3, #6
 800eb34:	d902      	bls.n	800eb3c <NVIC_EncodePriority+0x30>
 800eb36:	69fb      	ldr	r3, [r7, #28]
 800eb38:	3b03      	subs	r3, #3
 800eb3a:	e000      	b.n	800eb3e <NVIC_EncodePriority+0x32>
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800eb40:	f04f 32ff 	mov.w	r2, #4294967295
 800eb44:	69bb      	ldr	r3, [r7, #24]
 800eb46:	fa02 f303 	lsl.w	r3, r2, r3
 800eb4a:	43da      	mvns	r2, r3
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	401a      	ands	r2, r3
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800eb54:	f04f 31ff 	mov.w	r1, #4294967295
 800eb58:	697b      	ldr	r3, [r7, #20]
 800eb5a:	fa01 f303 	lsl.w	r3, r1, r3
 800eb5e:	43d9      	mvns	r1, r3
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800eb64:	4313      	orrs	r3, r2
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3724      	adds	r7, #36	; 0x24
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
	...

0800eb74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b082      	sub	sp, #8
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	3b01      	subs	r3, #1
 800eb80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800eb84:	d301      	bcc.n	800eb8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800eb86:	2301      	movs	r3, #1
 800eb88:	e00f      	b.n	800ebaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800eb8a:	4a0a      	ldr	r2, [pc, #40]	; (800ebb4 <SysTick_Config+0x40>)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	3b01      	subs	r3, #1
 800eb90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800eb92:	210f      	movs	r1, #15
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	f7ff ff8e 	bl	800eab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800eb9c:	4b05      	ldr	r3, [pc, #20]	; (800ebb4 <SysTick_Config+0x40>)
 800eb9e:	2200      	movs	r2, #0
 800eba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800eba2:	4b04      	ldr	r3, [pc, #16]	; (800ebb4 <SysTick_Config+0x40>)
 800eba4:	2207      	movs	r2, #7
 800eba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800eba8:	2300      	movs	r3, #0
}
 800ebaa:	4618      	mov	r0, r3
 800ebac:	3708      	adds	r7, #8
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bd80      	pop	{r7, pc}
 800ebb2:	bf00      	nop
 800ebb4:	e000e010 	.word	0xe000e010

0800ebb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b082      	sub	sp, #8
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f7ff ff29 	bl	800ea18 <__NVIC_SetPriorityGrouping>
}
 800ebc6:	bf00      	nop
 800ebc8:	3708      	adds	r7, #8
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}

0800ebce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ebce:	b580      	push	{r7, lr}
 800ebd0:	b086      	sub	sp, #24
 800ebd2:	af00      	add	r7, sp, #0
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	60b9      	str	r1, [r7, #8]
 800ebd8:	607a      	str	r2, [r7, #4]
 800ebda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800ebdc:	f7ff ff40 	bl	800ea60 <__NVIC_GetPriorityGrouping>
 800ebe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ebe2:	687a      	ldr	r2, [r7, #4]
 800ebe4:	68b9      	ldr	r1, [r7, #8]
 800ebe6:	6978      	ldr	r0, [r7, #20]
 800ebe8:	f7ff ff90 	bl	800eb0c <NVIC_EncodePriority>
 800ebec:	4602      	mov	r2, r0
 800ebee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ebf2:	4611      	mov	r1, r2
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	f7ff ff5f 	bl	800eab8 <__NVIC_SetPriority>
}
 800ebfa:	bf00      	nop
 800ebfc:	3718      	adds	r7, #24
 800ebfe:	46bd      	mov	sp, r7
 800ec00:	bd80      	pop	{r7, pc}

0800ec02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ec02:	b580      	push	{r7, lr}
 800ec04:	b082      	sub	sp, #8
 800ec06:	af00      	add	r7, sp, #0
 800ec08:	4603      	mov	r3, r0
 800ec0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ec0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f7ff ff33 	bl	800ea7c <__NVIC_EnableIRQ>
}
 800ec16:	bf00      	nop
 800ec18:	3708      	adds	r7, #8
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}

0800ec1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ec1e:	b580      	push	{r7, lr}
 800ec20:	b082      	sub	sp, #8
 800ec22:	af00      	add	r7, sp, #0
 800ec24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f7ff ffa4 	bl	800eb74 <SysTick_Config>
 800ec2c:	4603      	mov	r3, r0
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3708      	adds	r7, #8
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}

0800ec36 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ec36:	b580      	push	{r7, lr}
 800ec38:	b084      	sub	sp, #16
 800ec3a:	af00      	add	r7, sp, #0
 800ec3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ec48:	b2db      	uxtb	r3, r3
 800ec4a:	2b02      	cmp	r3, #2
 800ec4c:	d00d      	beq.n	800ec6a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2204      	movs	r2, #4
 800ec52:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800ec64:	2301      	movs	r3, #1
 800ec66:	73fb      	strb	r3, [r7, #15]
 800ec68:	e047      	b.n	800ecfa <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	f022 020e 	bic.w	r2, r2, #14
 800ec78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	681a      	ldr	r2, [r3, #0]
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f022 0201 	bic.w	r2, r2, #1
 800ec88:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ec8e:	681a      	ldr	r2, [r3, #0]
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ec94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ec98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ec9e:	f003 021f 	and.w	r2, r3, #31
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eca6:	2101      	movs	r1, #1
 800eca8:	fa01 f202 	lsl.w	r2, r1, r2
 800ecac:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ecb2:	687a      	ldr	r2, [r7, #4]
 800ecb4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ecb6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d00c      	beq.n	800ecda <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecc4:	681a      	ldr	r2, [r3, #0]
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ecce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ecd8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d003      	beq.n	800ecfa <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	4798      	blx	r3
    }
  }
  return status;
 800ecfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	3710      	adds	r7, #16
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}

0800ed04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b087      	sub	sp, #28
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
 800ed0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ed0e:	2300      	movs	r3, #0
 800ed10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800ed12:	e15a      	b.n	800efca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	681a      	ldr	r2, [r3, #0]
 800ed18:	2101      	movs	r1, #1
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	fa01 f303 	lsl.w	r3, r1, r3
 800ed20:	4013      	ands	r3, r2
 800ed22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	f000 814c 	beq.w	800efc4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	685b      	ldr	r3, [r3, #4]
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	d00b      	beq.n	800ed4c <HAL_GPIO_Init+0x48>
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	685b      	ldr	r3, [r3, #4]
 800ed38:	2b02      	cmp	r3, #2
 800ed3a:	d007      	beq.n	800ed4c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ed40:	2b11      	cmp	r3, #17
 800ed42:	d003      	beq.n	800ed4c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	685b      	ldr	r3, [r3, #4]
 800ed48:	2b12      	cmp	r3, #18
 800ed4a:	d130      	bne.n	800edae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	689b      	ldr	r3, [r3, #8]
 800ed50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	005b      	lsls	r3, r3, #1
 800ed56:	2203      	movs	r2, #3
 800ed58:	fa02 f303 	lsl.w	r3, r2, r3
 800ed5c:	43db      	mvns	r3, r3
 800ed5e:	693a      	ldr	r2, [r7, #16]
 800ed60:	4013      	ands	r3, r2
 800ed62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	68da      	ldr	r2, [r3, #12]
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	005b      	lsls	r3, r3, #1
 800ed6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed70:	693a      	ldr	r2, [r7, #16]
 800ed72:	4313      	orrs	r3, r2
 800ed74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	693a      	ldr	r2, [r7, #16]
 800ed7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ed82:	2201      	movs	r2, #1
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	fa02 f303 	lsl.w	r3, r2, r3
 800ed8a:	43db      	mvns	r3, r3
 800ed8c:	693a      	ldr	r2, [r7, #16]
 800ed8e:	4013      	ands	r3, r2
 800ed90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	685b      	ldr	r3, [r3, #4]
 800ed96:	091b      	lsrs	r3, r3, #4
 800ed98:	f003 0201 	and.w	r2, r3, #1
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	fa02 f303 	lsl.w	r3, r2, r3
 800eda2:	693a      	ldr	r2, [r7, #16]
 800eda4:	4313      	orrs	r3, r2
 800eda6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	693a      	ldr	r2, [r7, #16]
 800edac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	68db      	ldr	r3, [r3, #12]
 800edb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	005b      	lsls	r3, r3, #1
 800edb8:	2203      	movs	r2, #3
 800edba:	fa02 f303 	lsl.w	r3, r2, r3
 800edbe:	43db      	mvns	r3, r3
 800edc0:	693a      	ldr	r2, [r7, #16]
 800edc2:	4013      	ands	r3, r2
 800edc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	689a      	ldr	r2, [r3, #8]
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	005b      	lsls	r3, r3, #1
 800edce:	fa02 f303 	lsl.w	r3, r2, r3
 800edd2:	693a      	ldr	r2, [r7, #16]
 800edd4:	4313      	orrs	r3, r2
 800edd6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	693a      	ldr	r2, [r7, #16]
 800eddc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	685b      	ldr	r3, [r3, #4]
 800ede2:	2b02      	cmp	r3, #2
 800ede4:	d003      	beq.n	800edee <HAL_GPIO_Init+0xea>
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	2b12      	cmp	r3, #18
 800edec:	d123      	bne.n	800ee36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	08da      	lsrs	r2, r3, #3
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	3208      	adds	r2, #8
 800edf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800edfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	f003 0307 	and.w	r3, r3, #7
 800ee02:	009b      	lsls	r3, r3, #2
 800ee04:	220f      	movs	r2, #15
 800ee06:	fa02 f303 	lsl.w	r3, r2, r3
 800ee0a:	43db      	mvns	r3, r3
 800ee0c:	693a      	ldr	r2, [r7, #16]
 800ee0e:	4013      	ands	r3, r2
 800ee10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	691a      	ldr	r2, [r3, #16]
 800ee16:	697b      	ldr	r3, [r7, #20]
 800ee18:	f003 0307 	and.w	r3, r3, #7
 800ee1c:	009b      	lsls	r3, r3, #2
 800ee1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ee22:	693a      	ldr	r2, [r7, #16]
 800ee24:	4313      	orrs	r3, r2
 800ee26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	08da      	lsrs	r2, r3, #3
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	3208      	adds	r2, #8
 800ee30:	6939      	ldr	r1, [r7, #16]
 800ee32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	005b      	lsls	r3, r3, #1
 800ee40:	2203      	movs	r2, #3
 800ee42:	fa02 f303 	lsl.w	r3, r2, r3
 800ee46:	43db      	mvns	r3, r3
 800ee48:	693a      	ldr	r2, [r7, #16]
 800ee4a:	4013      	ands	r3, r2
 800ee4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685b      	ldr	r3, [r3, #4]
 800ee52:	f003 0203 	and.w	r2, r3, #3
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	005b      	lsls	r3, r3, #1
 800ee5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ee5e:	693a      	ldr	r2, [r7, #16]
 800ee60:	4313      	orrs	r3, r2
 800ee62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	693a      	ldr	r2, [r7, #16]
 800ee68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	685b      	ldr	r3, [r3, #4]
 800ee6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	f000 80a6 	beq.w	800efc4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ee78:	4b5b      	ldr	r3, [pc, #364]	; (800efe8 <HAL_GPIO_Init+0x2e4>)
 800ee7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ee7c:	4a5a      	ldr	r2, [pc, #360]	; (800efe8 <HAL_GPIO_Init+0x2e4>)
 800ee7e:	f043 0301 	orr.w	r3, r3, #1
 800ee82:	6613      	str	r3, [r2, #96]	; 0x60
 800ee84:	4b58      	ldr	r3, [pc, #352]	; (800efe8 <HAL_GPIO_Init+0x2e4>)
 800ee86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ee88:	f003 0301 	and.w	r3, r3, #1
 800ee8c:	60bb      	str	r3, [r7, #8]
 800ee8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ee90:	4a56      	ldr	r2, [pc, #344]	; (800efec <HAL_GPIO_Init+0x2e8>)
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	089b      	lsrs	r3, r3, #2
 800ee96:	3302      	adds	r3, #2
 800ee98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ee9e:	697b      	ldr	r3, [r7, #20]
 800eea0:	f003 0303 	and.w	r3, r3, #3
 800eea4:	009b      	lsls	r3, r3, #2
 800eea6:	220f      	movs	r2, #15
 800eea8:	fa02 f303 	lsl.w	r3, r2, r3
 800eeac:	43db      	mvns	r3, r3
 800eeae:	693a      	ldr	r2, [r7, #16]
 800eeb0:	4013      	ands	r3, r2
 800eeb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800eeba:	d01f      	beq.n	800eefc <HAL_GPIO_Init+0x1f8>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	4a4c      	ldr	r2, [pc, #304]	; (800eff0 <HAL_GPIO_Init+0x2ec>)
 800eec0:	4293      	cmp	r3, r2
 800eec2:	d019      	beq.n	800eef8 <HAL_GPIO_Init+0x1f4>
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	4a4b      	ldr	r2, [pc, #300]	; (800eff4 <HAL_GPIO_Init+0x2f0>)
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d013      	beq.n	800eef4 <HAL_GPIO_Init+0x1f0>
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	4a4a      	ldr	r2, [pc, #296]	; (800eff8 <HAL_GPIO_Init+0x2f4>)
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d00d      	beq.n	800eef0 <HAL_GPIO_Init+0x1ec>
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	4a49      	ldr	r2, [pc, #292]	; (800effc <HAL_GPIO_Init+0x2f8>)
 800eed8:	4293      	cmp	r3, r2
 800eeda:	d007      	beq.n	800eeec <HAL_GPIO_Init+0x1e8>
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	4a48      	ldr	r2, [pc, #288]	; (800f000 <HAL_GPIO_Init+0x2fc>)
 800eee0:	4293      	cmp	r3, r2
 800eee2:	d101      	bne.n	800eee8 <HAL_GPIO_Init+0x1e4>
 800eee4:	2305      	movs	r3, #5
 800eee6:	e00a      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eee8:	2306      	movs	r3, #6
 800eeea:	e008      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eeec:	2304      	movs	r3, #4
 800eeee:	e006      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eef0:	2303      	movs	r3, #3
 800eef2:	e004      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eef4:	2302      	movs	r3, #2
 800eef6:	e002      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eef8:	2301      	movs	r3, #1
 800eefa:	e000      	b.n	800eefe <HAL_GPIO_Init+0x1fa>
 800eefc:	2300      	movs	r3, #0
 800eefe:	697a      	ldr	r2, [r7, #20]
 800ef00:	f002 0203 	and.w	r2, r2, #3
 800ef04:	0092      	lsls	r2, r2, #2
 800ef06:	4093      	lsls	r3, r2
 800ef08:	693a      	ldr	r2, [r7, #16]
 800ef0a:	4313      	orrs	r3, r2
 800ef0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ef0e:	4937      	ldr	r1, [pc, #220]	; (800efec <HAL_GPIO_Init+0x2e8>)
 800ef10:	697b      	ldr	r3, [r7, #20]
 800ef12:	089b      	lsrs	r3, r3, #2
 800ef14:	3302      	adds	r3, #2
 800ef16:	693a      	ldr	r2, [r7, #16]
 800ef18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ef1c:	4b39      	ldr	r3, [pc, #228]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	43db      	mvns	r3, r3
 800ef26:	693a      	ldr	r2, [r7, #16]
 800ef28:	4013      	ands	r3, r2
 800ef2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	685b      	ldr	r3, [r3, #4]
 800ef30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d003      	beq.n	800ef40 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ef38:	693a      	ldr	r2, [r7, #16]
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ef40:	4a30      	ldr	r2, [pc, #192]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800ef46:	4b2f      	ldr	r3, [pc, #188]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef48:	685b      	ldr	r3, [r3, #4]
 800ef4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	43db      	mvns	r3, r3
 800ef50:	693a      	ldr	r2, [r7, #16]
 800ef52:	4013      	ands	r3, r2
 800ef54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	685b      	ldr	r3, [r3, #4]
 800ef5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d003      	beq.n	800ef6a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ef62:	693a      	ldr	r2, [r7, #16]
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	4313      	orrs	r3, r2
 800ef68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ef6a:	4a26      	ldr	r2, [pc, #152]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef6c:	693b      	ldr	r3, [r7, #16]
 800ef6e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ef70:	4b24      	ldr	r3, [pc, #144]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef72:	689b      	ldr	r3, [r3, #8]
 800ef74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	43db      	mvns	r3, r3
 800ef7a:	693a      	ldr	r2, [r7, #16]
 800ef7c:	4013      	ands	r3, r2
 800ef7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	685b      	ldr	r3, [r3, #4]
 800ef84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d003      	beq.n	800ef94 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ef8c:	693a      	ldr	r2, [r7, #16]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	4313      	orrs	r3, r2
 800ef92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ef94:	4a1b      	ldr	r2, [pc, #108]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef96:	693b      	ldr	r3, [r7, #16]
 800ef98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ef9a:	4b1a      	ldr	r3, [pc, #104]	; (800f004 <HAL_GPIO_Init+0x300>)
 800ef9c:	68db      	ldr	r3, [r3, #12]
 800ef9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	43db      	mvns	r3, r3
 800efa4:	693a      	ldr	r2, [r7, #16]
 800efa6:	4013      	ands	r3, r2
 800efa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	685b      	ldr	r3, [r3, #4]
 800efae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d003      	beq.n	800efbe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800efb6:	693a      	ldr	r2, [r7, #16]
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	4313      	orrs	r3, r2
 800efbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800efbe:	4a11      	ldr	r2, [pc, #68]	; (800f004 <HAL_GPIO_Init+0x300>)
 800efc0:	693b      	ldr	r3, [r7, #16]
 800efc2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	3301      	adds	r3, #1
 800efc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	681a      	ldr	r2, [r3, #0]
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	fa22 f303 	lsr.w	r3, r2, r3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f47f ae9d 	bne.w	800ed14 <HAL_GPIO_Init+0x10>
  }
}
 800efda:	bf00      	nop
 800efdc:	371c      	adds	r7, #28
 800efde:	46bd      	mov	sp, r7
 800efe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe4:	4770      	bx	lr
 800efe6:	bf00      	nop
 800efe8:	40021000 	.word	0x40021000
 800efec:	40010000 	.word	0x40010000
 800eff0:	48000400 	.word	0x48000400
 800eff4:	48000800 	.word	0x48000800
 800eff8:	48000c00 	.word	0x48000c00
 800effc:	48001000 	.word	0x48001000
 800f000:	48001400 	.word	0x48001400
 800f004:	40010400 	.word	0x40010400

0800f008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	460b      	mov	r3, r1
 800f012:	807b      	strh	r3, [r7, #2]
 800f014:	4613      	mov	r3, r2
 800f016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800f018:	787b      	ldrb	r3, [r7, #1]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d003      	beq.n	800f026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800f01e:	887a      	ldrh	r2, [r7, #2]
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800f024:	e002      	b.n	800f02c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800f026:	887a      	ldrh	r2, [r7, #2]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800f02c:	bf00      	nop
 800f02e:	370c      	adds	r7, #12
 800f030:	46bd      	mov	sp, r7
 800f032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f036:	4770      	bx	lr

0800f038 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b082      	sub	sp, #8
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d101      	bne.n	800f04a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800f046:	2301      	movs	r3, #1
 800f048:	e081      	b.n	800f14e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f050:	b2db      	uxtb	r3, r3
 800f052:	2b00      	cmp	r3, #0
 800f054:	d106      	bne.n	800f064 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2200      	movs	r2, #0
 800f05a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800f05e:	6878      	ldr	r0, [r7, #4]
 800f060:	f7fd fd82 	bl	800cb68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2224      	movs	r2, #36	; 0x24
 800f068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	681a      	ldr	r2, [r3, #0]
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f022 0201 	bic.w	r2, r2, #1
 800f07a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	685a      	ldr	r2, [r3, #4]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f088:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	689a      	ldr	r2, [r3, #8]
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f098:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	68db      	ldr	r3, [r3, #12]
 800f09e:	2b01      	cmp	r3, #1
 800f0a0:	d107      	bne.n	800f0b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	689a      	ldr	r2, [r3, #8]
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f0ae:	609a      	str	r2, [r3, #8]
 800f0b0:	e006      	b.n	800f0c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	689a      	ldr	r2, [r3, #8]
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800f0be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	68db      	ldr	r3, [r3, #12]
 800f0c4:	2b02      	cmp	r3, #2
 800f0c6:	d104      	bne.n	800f0d2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f0d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	6812      	ldr	r2, [r2, #0]
 800f0dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800f0e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f0e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	68da      	ldr	r2, [r3, #12]
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f0f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	691a      	ldr	r2, [r3, #16]
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	695b      	ldr	r3, [r3, #20]
 800f0fe:	ea42 0103 	orr.w	r1, r2, r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	699b      	ldr	r3, [r3, #24]
 800f106:	021a      	lsls	r2, r3, #8
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	430a      	orrs	r2, r1
 800f10e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	69d9      	ldr	r1, [r3, #28]
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6a1a      	ldr	r2, [r3, #32]
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	430a      	orrs	r2, r1
 800f11e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	681a      	ldr	r2, [r3, #0]
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	f042 0201 	orr.w	r2, r2, #1
 800f12e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	2200      	movs	r2, #0
 800f134:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2220      	movs	r2, #32
 800f13a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2200      	movs	r2, #0
 800f142:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2200      	movs	r2, #0
 800f148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800f14c:	2300      	movs	r3, #0
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3708      	adds	r7, #8
 800f152:	46bd      	mov	sp, r7
 800f154:	bd80      	pop	{r7, pc}
	...

0800f158 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b088      	sub	sp, #32
 800f15c:	af02      	add	r7, sp, #8
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	607a      	str	r2, [r7, #4]
 800f162:	461a      	mov	r2, r3
 800f164:	460b      	mov	r3, r1
 800f166:	817b      	strh	r3, [r7, #10]
 800f168:	4613      	mov	r3, r2
 800f16a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f172:	b2db      	uxtb	r3, r3
 800f174:	2b20      	cmp	r3, #32
 800f176:	f040 80da 	bne.w	800f32e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f180:	2b01      	cmp	r3, #1
 800f182:	d101      	bne.n	800f188 <HAL_I2C_Master_Transmit+0x30>
 800f184:	2302      	movs	r3, #2
 800f186:	e0d3      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	2201      	movs	r2, #1
 800f18c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800f190:	f7fe faee 	bl	800d770 <HAL_GetTick>
 800f194:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	9300      	str	r3, [sp, #0]
 800f19a:	2319      	movs	r3, #25
 800f19c:	2201      	movs	r2, #1
 800f19e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f1a2:	68f8      	ldr	r0, [r7, #12]
 800f1a4:	f000 f9f2 	bl	800f58c <I2C_WaitOnFlagUntilTimeout>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d001      	beq.n	800f1b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	e0be      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	2221      	movs	r2, #33	; 0x21
 800f1b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	2210      	movs	r2, #16
 800f1be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	687a      	ldr	r2, [r7, #4]
 800f1cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	893a      	ldrh	r2, [r7, #8]
 800f1d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f1de:	b29b      	uxth	r3, r3
 800f1e0:	2bff      	cmp	r3, #255	; 0xff
 800f1e2:	d90e      	bls.n	800f202 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	22ff      	movs	r2, #255	; 0xff
 800f1e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f1ee:	b2da      	uxtb	r2, r3
 800f1f0:	8979      	ldrh	r1, [r7, #10]
 800f1f2:	4b51      	ldr	r3, [pc, #324]	; (800f338 <HAL_I2C_Master_Transmit+0x1e0>)
 800f1f4:	9300      	str	r3, [sp, #0]
 800f1f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f1fa:	68f8      	ldr	r0, [r7, #12]
 800f1fc:	f000 fb54 	bl	800f8a8 <I2C_TransferConfig>
 800f200:	e06c      	b.n	800f2dc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f206:	b29a      	uxth	r2, r3
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f210:	b2da      	uxtb	r2, r3
 800f212:	8979      	ldrh	r1, [r7, #10]
 800f214:	4b48      	ldr	r3, [pc, #288]	; (800f338 <HAL_I2C_Master_Transmit+0x1e0>)
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f21c:	68f8      	ldr	r0, [r7, #12]
 800f21e:	f000 fb43 	bl	800f8a8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800f222:	e05b      	b.n	800f2dc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f224:	697a      	ldr	r2, [r7, #20]
 800f226:	6a39      	ldr	r1, [r7, #32]
 800f228:	68f8      	ldr	r0, [r7, #12]
 800f22a:	f000 f9ef 	bl	800f60c <I2C_WaitOnTXISFlagUntilTimeout>
 800f22e:	4603      	mov	r3, r0
 800f230:	2b00      	cmp	r3, #0
 800f232:	d001      	beq.n	800f238 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800f234:	2301      	movs	r3, #1
 800f236:	e07b      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f23c:	781a      	ldrb	r2, [r3, #0]
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f248:	1c5a      	adds	r2, r3, #1
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f252:	b29b      	uxth	r3, r3
 800f254:	3b01      	subs	r3, #1
 800f256:	b29a      	uxth	r2, r3
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f260:	3b01      	subs	r3, #1
 800f262:	b29a      	uxth	r2, r3
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d034      	beq.n	800f2dc <HAL_I2C_Master_Transmit+0x184>
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f276:	2b00      	cmp	r3, #0
 800f278:	d130      	bne.n	800f2dc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	6a3b      	ldr	r3, [r7, #32]
 800f280:	2200      	movs	r2, #0
 800f282:	2180      	movs	r1, #128	; 0x80
 800f284:	68f8      	ldr	r0, [r7, #12]
 800f286:	f000 f981 	bl	800f58c <I2C_WaitOnFlagUntilTimeout>
 800f28a:	4603      	mov	r3, r0
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d001      	beq.n	800f294 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800f290:	2301      	movs	r3, #1
 800f292:	e04d      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f298:	b29b      	uxth	r3, r3
 800f29a:	2bff      	cmp	r3, #255	; 0xff
 800f29c:	d90e      	bls.n	800f2bc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	22ff      	movs	r2, #255	; 0xff
 800f2a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f2a8:	b2da      	uxtb	r2, r3
 800f2aa:	8979      	ldrh	r1, [r7, #10]
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	9300      	str	r3, [sp, #0]
 800f2b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f2b4:	68f8      	ldr	r0, [r7, #12]
 800f2b6:	f000 faf7 	bl	800f8a8 <I2C_TransferConfig>
 800f2ba:	e00f      	b.n	800f2dc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f2c0:	b29a      	uxth	r2, r3
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f2ca:	b2da      	uxtb	r2, r3
 800f2cc:	8979      	ldrh	r1, [r7, #10]
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	9300      	str	r3, [sp, #0]
 800f2d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f2d6:	68f8      	ldr	r0, [r7, #12]
 800f2d8:	f000 fae6 	bl	800f8a8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f2e0:	b29b      	uxth	r3, r3
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d19e      	bne.n	800f224 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f2e6:	697a      	ldr	r2, [r7, #20]
 800f2e8:	6a39      	ldr	r1, [r7, #32]
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f000 f9ce 	bl	800f68c <I2C_WaitOnSTOPFlagUntilTimeout>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d001      	beq.n	800f2fa <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	e01a      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	2220      	movs	r2, #32
 800f300:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	6859      	ldr	r1, [r3, #4]
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	681a      	ldr	r2, [r3, #0]
 800f30c:	4b0b      	ldr	r3, [pc, #44]	; (800f33c <HAL_I2C_Master_Transmit+0x1e4>)
 800f30e:	400b      	ands	r3, r1
 800f310:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	2220      	movs	r2, #32
 800f316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	2200      	movs	r2, #0
 800f31e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	2200      	movs	r2, #0
 800f326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800f32a:	2300      	movs	r3, #0
 800f32c:	e000      	b.n	800f330 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800f32e:	2302      	movs	r3, #2
  }
}
 800f330:	4618      	mov	r0, r3
 800f332:	3718      	adds	r7, #24
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}
 800f338:	80002000 	.word	0x80002000
 800f33c:	fe00e800 	.word	0xfe00e800

0800f340 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b088      	sub	sp, #32
 800f344:	af02      	add	r7, sp, #8
 800f346:	60f8      	str	r0, [r7, #12]
 800f348:	607a      	str	r2, [r7, #4]
 800f34a:	461a      	mov	r2, r3
 800f34c:	460b      	mov	r3, r1
 800f34e:	817b      	strh	r3, [r7, #10]
 800f350:	4613      	mov	r3, r2
 800f352:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f35a:	b2db      	uxtb	r3, r3
 800f35c:	2b20      	cmp	r3, #32
 800f35e:	f040 80db 	bne.w	800f518 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f368:	2b01      	cmp	r3, #1
 800f36a:	d101      	bne.n	800f370 <HAL_I2C_Master_Receive+0x30>
 800f36c:	2302      	movs	r3, #2
 800f36e:	e0d4      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	2201      	movs	r2, #1
 800f374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800f378:	f7fe f9fa 	bl	800d770 <HAL_GetTick>
 800f37c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800f37e:	697b      	ldr	r3, [r7, #20]
 800f380:	9300      	str	r3, [sp, #0]
 800f382:	2319      	movs	r3, #25
 800f384:	2201      	movs	r2, #1
 800f386:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f38a:	68f8      	ldr	r0, [r7, #12]
 800f38c:	f000 f8fe 	bl	800f58c <I2C_WaitOnFlagUntilTimeout>
 800f390:	4603      	mov	r3, r0
 800f392:	2b00      	cmp	r3, #0
 800f394:	d001      	beq.n	800f39a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800f396:	2301      	movs	r3, #1
 800f398:	e0bf      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2222      	movs	r2, #34	; 0x22
 800f39e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	2210      	movs	r2, #16
 800f3a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	687a      	ldr	r2, [r7, #4]
 800f3b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	893a      	ldrh	r2, [r7, #8]
 800f3ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	2200      	movs	r2, #0
 800f3c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f3c6:	b29b      	uxth	r3, r3
 800f3c8:	2bff      	cmp	r3, #255	; 0xff
 800f3ca:	d90e      	bls.n	800f3ea <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	22ff      	movs	r2, #255	; 0xff
 800f3d0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f3d6:	b2da      	uxtb	r2, r3
 800f3d8:	8979      	ldrh	r1, [r7, #10]
 800f3da:	4b52      	ldr	r3, [pc, #328]	; (800f524 <HAL_I2C_Master_Receive+0x1e4>)
 800f3dc:	9300      	str	r3, [sp, #0]
 800f3de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f3e2:	68f8      	ldr	r0, [r7, #12]
 800f3e4:	f000 fa60 	bl	800f8a8 <I2C_TransferConfig>
 800f3e8:	e06d      	b.n	800f4c6 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f3ee:	b29a      	uxth	r2, r3
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f3f8:	b2da      	uxtb	r2, r3
 800f3fa:	8979      	ldrh	r1, [r7, #10]
 800f3fc:	4b49      	ldr	r3, [pc, #292]	; (800f524 <HAL_I2C_Master_Receive+0x1e4>)
 800f3fe:	9300      	str	r3, [sp, #0]
 800f400:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f404:	68f8      	ldr	r0, [r7, #12]
 800f406:	f000 fa4f 	bl	800f8a8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800f40a:	e05c      	b.n	800f4c6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f40c:	697a      	ldr	r2, [r7, #20]
 800f40e:	6a39      	ldr	r1, [r7, #32]
 800f410:	68f8      	ldr	r0, [r7, #12]
 800f412:	f000 f977 	bl	800f704 <I2C_WaitOnRXNEFlagUntilTimeout>
 800f416:	4603      	mov	r3, r0
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d001      	beq.n	800f420 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800f41c:	2301      	movs	r3, #1
 800f41e:	e07c      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f42a:	b2d2      	uxtb	r2, r2
 800f42c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f432:	1c5a      	adds	r2, r3, #1
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f43c:	3b01      	subs	r3, #1
 800f43e:	b29a      	uxth	r2, r3
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f448:	b29b      	uxth	r3, r3
 800f44a:	3b01      	subs	r3, #1
 800f44c:	b29a      	uxth	r2, r3
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f456:	b29b      	uxth	r3, r3
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d034      	beq.n	800f4c6 <HAL_I2C_Master_Receive+0x186>
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f460:	2b00      	cmp	r3, #0
 800f462:	d130      	bne.n	800f4c6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800f464:	697b      	ldr	r3, [r7, #20]
 800f466:	9300      	str	r3, [sp, #0]
 800f468:	6a3b      	ldr	r3, [r7, #32]
 800f46a:	2200      	movs	r2, #0
 800f46c:	2180      	movs	r1, #128	; 0x80
 800f46e:	68f8      	ldr	r0, [r7, #12]
 800f470:	f000 f88c 	bl	800f58c <I2C_WaitOnFlagUntilTimeout>
 800f474:	4603      	mov	r3, r0
 800f476:	2b00      	cmp	r3, #0
 800f478:	d001      	beq.n	800f47e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800f47a:	2301      	movs	r3, #1
 800f47c:	e04d      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f482:	b29b      	uxth	r3, r3
 800f484:	2bff      	cmp	r3, #255	; 0xff
 800f486:	d90e      	bls.n	800f4a6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	22ff      	movs	r2, #255	; 0xff
 800f48c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f492:	b2da      	uxtb	r2, r3
 800f494:	8979      	ldrh	r1, [r7, #10]
 800f496:	2300      	movs	r3, #0
 800f498:	9300      	str	r3, [sp, #0]
 800f49a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f49e:	68f8      	ldr	r0, [r7, #12]
 800f4a0:	f000 fa02 	bl	800f8a8 <I2C_TransferConfig>
 800f4a4:	e00f      	b.n	800f4c6 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f4aa:	b29a      	uxth	r2, r3
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f4b4:	b2da      	uxtb	r2, r3
 800f4b6:	8979      	ldrh	r1, [r7, #10]
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f4c0:	68f8      	ldr	r0, [r7, #12]
 800f4c2:	f000 f9f1 	bl	800f8a8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f4ca:	b29b      	uxth	r3, r3
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d19d      	bne.n	800f40c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f4d0:	697a      	ldr	r2, [r7, #20]
 800f4d2:	6a39      	ldr	r1, [r7, #32]
 800f4d4:	68f8      	ldr	r0, [r7, #12]
 800f4d6:	f000 f8d9 	bl	800f68c <I2C_WaitOnSTOPFlagUntilTimeout>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d001      	beq.n	800f4e4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	e01a      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	2220      	movs	r2, #32
 800f4ea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	6859      	ldr	r1, [r3, #4]
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	681a      	ldr	r2, [r3, #0]
 800f4f6:	4b0c      	ldr	r3, [pc, #48]	; (800f528 <HAL_I2C_Master_Receive+0x1e8>)
 800f4f8:	400b      	ands	r3, r1
 800f4fa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	2220      	movs	r2, #32
 800f500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	2200      	movs	r2, #0
 800f508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	2200      	movs	r2, #0
 800f510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800f514:	2300      	movs	r3, #0
 800f516:	e000      	b.n	800f51a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800f518:	2302      	movs	r3, #2
  }
}
 800f51a:	4618      	mov	r0, r3
 800f51c:	3718      	adds	r7, #24
 800f51e:	46bd      	mov	sp, r7
 800f520:	bd80      	pop	{r7, pc}
 800f522:	bf00      	nop
 800f524:	80002400 	.word	0x80002400
 800f528:	fe00e800 	.word	0xfe00e800

0800f52c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800f52c:	b480      	push	{r7}
 800f52e:	b083      	sub	sp, #12
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800f538:	4618      	mov	r0, r3
 800f53a:	370c      	adds	r7, #12
 800f53c:	46bd      	mov	sp, r7
 800f53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f542:	4770      	bx	lr

0800f544 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800f544:	b480      	push	{r7}
 800f546:	b083      	sub	sp, #12
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	699b      	ldr	r3, [r3, #24]
 800f552:	f003 0302 	and.w	r3, r3, #2
 800f556:	2b02      	cmp	r3, #2
 800f558:	d103      	bne.n	800f562 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	2200      	movs	r2, #0
 800f560:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	699b      	ldr	r3, [r3, #24]
 800f568:	f003 0301 	and.w	r3, r3, #1
 800f56c:	2b01      	cmp	r3, #1
 800f56e:	d007      	beq.n	800f580 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	699a      	ldr	r2, [r3, #24]
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	f042 0201 	orr.w	r2, r2, #1
 800f57e:	619a      	str	r2, [r3, #24]
  }
}
 800f580:	bf00      	nop
 800f582:	370c      	adds	r7, #12
 800f584:	46bd      	mov	sp, r7
 800f586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58a:	4770      	bx	lr

0800f58c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b084      	sub	sp, #16
 800f590:	af00      	add	r7, sp, #0
 800f592:	60f8      	str	r0, [r7, #12]
 800f594:	60b9      	str	r1, [r7, #8]
 800f596:	603b      	str	r3, [r7, #0]
 800f598:	4613      	mov	r3, r2
 800f59a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f59c:	e022      	b.n	800f5e4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5a4:	d01e      	beq.n	800f5e4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f5a6:	f7fe f8e3 	bl	800d770 <HAL_GetTick>
 800f5aa:	4602      	mov	r2, r0
 800f5ac:	69bb      	ldr	r3, [r7, #24]
 800f5ae:	1ad3      	subs	r3, r2, r3
 800f5b0:	683a      	ldr	r2, [r7, #0]
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d302      	bcc.n	800f5bc <I2C_WaitOnFlagUntilTimeout+0x30>
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d113      	bne.n	800f5e4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5c0:	f043 0220 	orr.w	r2, r3, #32
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	2220      	movs	r2, #32
 800f5cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2200      	movs	r2, #0
 800f5dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800f5e0:	2301      	movs	r3, #1
 800f5e2:	e00f      	b.n	800f604 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	699a      	ldr	r2, [r3, #24]
 800f5ea:	68bb      	ldr	r3, [r7, #8]
 800f5ec:	4013      	ands	r3, r2
 800f5ee:	68ba      	ldr	r2, [r7, #8]
 800f5f0:	429a      	cmp	r2, r3
 800f5f2:	bf0c      	ite	eq
 800f5f4:	2301      	moveq	r3, #1
 800f5f6:	2300      	movne	r3, #0
 800f5f8:	b2db      	uxtb	r3, r3
 800f5fa:	461a      	mov	r2, r3
 800f5fc:	79fb      	ldrb	r3, [r7, #7]
 800f5fe:	429a      	cmp	r2, r3
 800f600:	d0cd      	beq.n	800f59e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f602:	2300      	movs	r3, #0
}
 800f604:	4618      	mov	r0, r3
 800f606:	3710      	adds	r7, #16
 800f608:	46bd      	mov	sp, r7
 800f60a:	bd80      	pop	{r7, pc}

0800f60c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b084      	sub	sp, #16
 800f610:	af00      	add	r7, sp, #0
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	60b9      	str	r1, [r7, #8]
 800f616:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800f618:	e02c      	b.n	800f674 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800f61a:	687a      	ldr	r2, [r7, #4]
 800f61c:	68b9      	ldr	r1, [r7, #8]
 800f61e:	68f8      	ldr	r0, [r7, #12]
 800f620:	f000 f8dc 	bl	800f7dc <I2C_IsAcknowledgeFailed>
 800f624:	4603      	mov	r3, r0
 800f626:	2b00      	cmp	r3, #0
 800f628:	d001      	beq.n	800f62e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800f62a:	2301      	movs	r3, #1
 800f62c:	e02a      	b.n	800f684 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f634:	d01e      	beq.n	800f674 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f636:	f7fe f89b 	bl	800d770 <HAL_GetTick>
 800f63a:	4602      	mov	r2, r0
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	1ad3      	subs	r3, r2, r3
 800f640:	68ba      	ldr	r2, [r7, #8]
 800f642:	429a      	cmp	r2, r3
 800f644:	d302      	bcc.n	800f64c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800f646:	68bb      	ldr	r3, [r7, #8]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d113      	bne.n	800f674 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f650:	f043 0220 	orr.w	r2, r3, #32
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2220      	movs	r2, #32
 800f65c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	2200      	movs	r2, #0
 800f664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	2200      	movs	r2, #0
 800f66c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800f670:	2301      	movs	r3, #1
 800f672:	e007      	b.n	800f684 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	699b      	ldr	r3, [r3, #24]
 800f67a:	f003 0302 	and.w	r3, r3, #2
 800f67e:	2b02      	cmp	r3, #2
 800f680:	d1cb      	bne.n	800f61a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800f682:	2300      	movs	r3, #0
}
 800f684:	4618      	mov	r0, r3
 800f686:	3710      	adds	r7, #16
 800f688:	46bd      	mov	sp, r7
 800f68a:	bd80      	pop	{r7, pc}

0800f68c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800f68c:	b580      	push	{r7, lr}
 800f68e:	b084      	sub	sp, #16
 800f690:	af00      	add	r7, sp, #0
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	60b9      	str	r1, [r7, #8]
 800f696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f698:	e028      	b.n	800f6ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800f69a:	687a      	ldr	r2, [r7, #4]
 800f69c:	68b9      	ldr	r1, [r7, #8]
 800f69e:	68f8      	ldr	r0, [r7, #12]
 800f6a0:	f000 f89c 	bl	800f7dc <I2C_IsAcknowledgeFailed>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d001      	beq.n	800f6ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	e026      	b.n	800f6fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f6ae:	f7fe f85f 	bl	800d770 <HAL_GetTick>
 800f6b2:	4602      	mov	r2, r0
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	1ad3      	subs	r3, r2, r3
 800f6b8:	68ba      	ldr	r2, [r7, #8]
 800f6ba:	429a      	cmp	r2, r3
 800f6bc:	d302      	bcc.n	800f6c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800f6be:	68bb      	ldr	r3, [r7, #8]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d113      	bne.n	800f6ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f6c8:	f043 0220 	orr.w	r2, r3, #32
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	2220      	movs	r2, #32
 800f6d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	e007      	b.n	800f6fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	699b      	ldr	r3, [r3, #24]
 800f6f2:	f003 0320 	and.w	r3, r3, #32
 800f6f6:	2b20      	cmp	r3, #32
 800f6f8:	d1cf      	bne.n	800f69a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800f6fa:	2300      	movs	r3, #0
}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	3710      	adds	r7, #16
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}

0800f704 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b084      	sub	sp, #16
 800f708:	af00      	add	r7, sp, #0
 800f70a:	60f8      	str	r0, [r7, #12]
 800f70c:	60b9      	str	r1, [r7, #8]
 800f70e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800f710:	e055      	b.n	800f7be <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800f712:	687a      	ldr	r2, [r7, #4]
 800f714:	68b9      	ldr	r1, [r7, #8]
 800f716:	68f8      	ldr	r0, [r7, #12]
 800f718:	f000 f860 	bl	800f7dc <I2C_IsAcknowledgeFailed>
 800f71c:	4603      	mov	r3, r0
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d001      	beq.n	800f726 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800f722:	2301      	movs	r3, #1
 800f724:	e053      	b.n	800f7ce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	699b      	ldr	r3, [r3, #24]
 800f72c:	f003 0320 	and.w	r3, r3, #32
 800f730:	2b20      	cmp	r3, #32
 800f732:	d129      	bne.n	800f788 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	699b      	ldr	r3, [r3, #24]
 800f73a:	f003 0304 	and.w	r3, r3, #4
 800f73e:	2b04      	cmp	r3, #4
 800f740:	d105      	bne.n	800f74e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f746:	2b00      	cmp	r3, #0
 800f748:	d001      	beq.n	800f74e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800f74a:	2300      	movs	r3, #0
 800f74c:	e03f      	b.n	800f7ce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	2220      	movs	r2, #32
 800f754:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	6859      	ldr	r1, [r3, #4]
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681a      	ldr	r2, [r3, #0]
 800f760:	4b1d      	ldr	r3, [pc, #116]	; (800f7d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800f762:	400b      	ands	r3, r1
 800f764:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	2200      	movs	r2, #0
 800f76a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	2220      	movs	r2, #32
 800f770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	2200      	movs	r2, #0
 800f778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	2200      	movs	r2, #0
 800f780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800f784:	2301      	movs	r3, #1
 800f786:	e022      	b.n	800f7ce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f788:	f7fd fff2 	bl	800d770 <HAL_GetTick>
 800f78c:	4602      	mov	r2, r0
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	1ad3      	subs	r3, r2, r3
 800f792:	68ba      	ldr	r2, [r7, #8]
 800f794:	429a      	cmp	r2, r3
 800f796:	d302      	bcc.n	800f79e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800f798:	68bb      	ldr	r3, [r7, #8]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d10f      	bne.n	800f7be <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7a2:	f043 0220 	orr.w	r2, r3, #32
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2220      	movs	r2, #32
 800f7ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	e007      	b.n	800f7ce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	699b      	ldr	r3, [r3, #24]
 800f7c4:	f003 0304 	and.w	r3, r3, #4
 800f7c8:	2b04      	cmp	r3, #4
 800f7ca:	d1a2      	bne.n	800f712 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800f7cc:	2300      	movs	r3, #0
}
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	3710      	adds	r7, #16
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	bd80      	pop	{r7, pc}
 800f7d6:	bf00      	nop
 800f7d8:	fe00e800 	.word	0xfe00e800

0800f7dc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b084      	sub	sp, #16
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	60f8      	str	r0, [r7, #12]
 800f7e4:	60b9      	str	r1, [r7, #8]
 800f7e6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	699b      	ldr	r3, [r3, #24]
 800f7ee:	f003 0310 	and.w	r3, r3, #16
 800f7f2:	2b10      	cmp	r3, #16
 800f7f4:	d151      	bne.n	800f89a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f7f6:	e022      	b.n	800f83e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7fe:	d01e      	beq.n	800f83e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f800:	f7fd ffb6 	bl	800d770 <HAL_GetTick>
 800f804:	4602      	mov	r2, r0
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	1ad3      	subs	r3, r2, r3
 800f80a:	68ba      	ldr	r2, [r7, #8]
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d302      	bcc.n	800f816 <I2C_IsAcknowledgeFailed+0x3a>
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d113      	bne.n	800f83e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f81a:	f043 0220 	orr.w	r2, r3, #32
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	2220      	movs	r2, #32
 800f826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	2200      	movs	r2, #0
 800f82e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	2200      	movs	r2, #0
 800f836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800f83a:	2301      	movs	r3, #1
 800f83c:	e02e      	b.n	800f89c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	699b      	ldr	r3, [r3, #24]
 800f844:	f003 0320 	and.w	r3, r3, #32
 800f848:	2b20      	cmp	r3, #32
 800f84a:	d1d5      	bne.n	800f7f8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	2210      	movs	r2, #16
 800f852:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	2220      	movs	r2, #32
 800f85a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f85c:	68f8      	ldr	r0, [r7, #12]
 800f85e:	f7ff fe71 	bl	800f544 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	6859      	ldr	r1, [r3, #4]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	681a      	ldr	r2, [r3, #0]
 800f86c:	4b0d      	ldr	r3, [pc, #52]	; (800f8a4 <I2C_IsAcknowledgeFailed+0xc8>)
 800f86e:	400b      	ands	r3, r1
 800f870:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f876:	f043 0204 	orr.w	r2, r3, #4
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	2220      	movs	r2, #32
 800f882:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	2200      	movs	r2, #0
 800f88a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	2200      	movs	r2, #0
 800f892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800f896:	2301      	movs	r3, #1
 800f898:	e000      	b.n	800f89c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800f89a:	2300      	movs	r3, #0
}
 800f89c:	4618      	mov	r0, r3
 800f89e:	3710      	adds	r7, #16
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}
 800f8a4:	fe00e800 	.word	0xfe00e800

0800f8a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800f8a8:	b480      	push	{r7}
 800f8aa:	b085      	sub	sp, #20
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	60f8      	str	r0, [r7, #12]
 800f8b0:	607b      	str	r3, [r7, #4]
 800f8b2:	460b      	mov	r3, r1
 800f8b4:	817b      	strh	r3, [r7, #10]
 800f8b6:	4613      	mov	r3, r2
 800f8b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	685a      	ldr	r2, [r3, #4]
 800f8c0:	69bb      	ldr	r3, [r7, #24]
 800f8c2:	0d5b      	lsrs	r3, r3, #21
 800f8c4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800f8c8:	4b0d      	ldr	r3, [pc, #52]	; (800f900 <I2C_TransferConfig+0x58>)
 800f8ca:	430b      	orrs	r3, r1
 800f8cc:	43db      	mvns	r3, r3
 800f8ce:	ea02 0103 	and.w	r1, r2, r3
 800f8d2:	897b      	ldrh	r3, [r7, #10]
 800f8d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800f8d8:	7a7b      	ldrb	r3, [r7, #9]
 800f8da:	041b      	lsls	r3, r3, #16
 800f8dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f8e0:	431a      	orrs	r2, r3
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	431a      	orrs	r2, r3
 800f8e6:	69bb      	ldr	r3, [r7, #24]
 800f8e8:	431a      	orrs	r2, r3
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	430a      	orrs	r2, r1
 800f8f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800f8f2:	bf00      	nop
 800f8f4:	3714      	adds	r7, #20
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	03ff63ff 	.word	0x03ff63ff

0800f904 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800f904:	b480      	push	{r7}
 800f906:	b083      	sub	sp, #12
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
 800f90c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f914:	b2db      	uxtb	r3, r3
 800f916:	2b20      	cmp	r3, #32
 800f918:	d138      	bne.n	800f98c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f920:	2b01      	cmp	r3, #1
 800f922:	d101      	bne.n	800f928 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800f924:	2302      	movs	r3, #2
 800f926:	e032      	b.n	800f98e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2201      	movs	r2, #1
 800f92c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	2224      	movs	r2, #36	; 0x24
 800f934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	681a      	ldr	r2, [r3, #0]
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	f022 0201 	bic.w	r2, r2, #1
 800f946:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	681a      	ldr	r2, [r3, #0]
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800f956:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	6819      	ldr	r1, [r3, #0]
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	683a      	ldr	r2, [r7, #0]
 800f964:	430a      	orrs	r2, r1
 800f966:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	681a      	ldr	r2, [r3, #0]
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	f042 0201 	orr.w	r2, r2, #1
 800f976:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2220      	movs	r2, #32
 800f97c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2200      	movs	r2, #0
 800f984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800f988:	2300      	movs	r3, #0
 800f98a:	e000      	b.n	800f98e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f98c:	2302      	movs	r3, #2
  }
}
 800f98e:	4618      	mov	r0, r3
 800f990:	370c      	adds	r7, #12
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr

0800f99a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800f99a:	b480      	push	{r7}
 800f99c:	b085      	sub	sp, #20
 800f99e:	af00      	add	r7, sp, #0
 800f9a0:	6078      	str	r0, [r7, #4]
 800f9a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	2b20      	cmp	r3, #32
 800f9ae:	d139      	bne.n	800fa24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f9b6:	2b01      	cmp	r3, #1
 800f9b8:	d101      	bne.n	800f9be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800f9ba:	2302      	movs	r3, #2
 800f9bc:	e033      	b.n	800fa26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	2201      	movs	r2, #1
 800f9c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2224      	movs	r2, #36	; 0x24
 800f9ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	681a      	ldr	r2, [r3, #0]
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	f022 0201 	bic.w	r2, r2, #1
 800f9dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800f9ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	021b      	lsls	r3, r3, #8
 800f9f2:	68fa      	ldr	r2, [r7, #12]
 800f9f4:	4313      	orrs	r3, r2
 800f9f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	68fa      	ldr	r2, [r7, #12]
 800f9fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681a      	ldr	r2, [r3, #0]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f042 0201 	orr.w	r2, r2, #1
 800fa0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	2220      	movs	r2, #32
 800fa14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800fa20:	2300      	movs	r3, #0
 800fa22:	e000      	b.n	800fa26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800fa24:	2302      	movs	r3, #2
  }
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	3714      	adds	r7, #20
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa30:	4770      	bx	lr
	...

0800fa34 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 800fa34:	b480      	push	{r7}
 800fa36:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 800fa38:	4b05      	ldr	r3, [pc, #20]	; (800fa50 <HAL_PWREx_DisableInternalWakeUpLine+0x1c>)
 800fa3a:	689b      	ldr	r3, [r3, #8]
 800fa3c:	4a04      	ldr	r2, [pc, #16]	; (800fa50 <HAL_PWREx_DisableInternalWakeUpLine+0x1c>)
 800fa3e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800fa42:	6093      	str	r3, [r2, #8]
}
 800fa44:	bf00      	nop
 800fa46:	46bd      	mov	sp, r7
 800fa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4c:	4770      	bx	lr
 800fa4e:	bf00      	nop
 800fa50:	40007000 	.word	0x40007000

0800fa54 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 800fa54:	b480      	push	{r7}
 800fa56:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 800fa58:	4b09      	ldr	r3, [pc, #36]	; (800fa80 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	f023 0307 	bic.w	r3, r3, #7
 800fa60:	4a07      	ldr	r2, [pc, #28]	; (800fa80 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800fa62:	f043 0304 	orr.w	r3, r3, #4
 800fa66:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800fa68:	4b06      	ldr	r3, [pc, #24]	; (800fa84 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800fa6a:	691b      	ldr	r3, [r3, #16]
 800fa6c:	4a05      	ldr	r2, [pc, #20]	; (800fa84 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800fa6e:	f043 0304 	orr.w	r3, r3, #4
 800fa72:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800fa74:	bf30      	wfi
}
 800fa76:	bf00      	nop
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr
 800fa80:	40007000 	.word	0x40007000
 800fa84:	e000ed00 	.word	0xe000ed00

0800fa88 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800fa88:	b480      	push	{r7}
 800fa8a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800fa8c:	4b05      	ldr	r3, [pc, #20]	; (800faa4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800fa8e:	689b      	ldr	r3, [r3, #8]
 800fa90:	4a04      	ldr	r2, [pc, #16]	; (800faa4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800fa92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fa96:	6093      	str	r3, [r2, #8]
}
 800fa98:	bf00      	nop
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa0:	4770      	bx	lr
 800faa2:	bf00      	nop
 800faa4:	40007000 	.word	0x40007000

0800faa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b087      	sub	sp, #28
 800faac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800faae:	4b2c      	ldr	r3, [pc, #176]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fab0:	689b      	ldr	r3, [r3, #8]
 800fab2:	f003 030c 	and.w	r3, r3, #12
 800fab6:	2b04      	cmp	r3, #4
 800fab8:	d102      	bne.n	800fac0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800faba:	4b2a      	ldr	r3, [pc, #168]	; (800fb64 <HAL_RCC_GetSysClockFreq+0xbc>)
 800fabc:	613b      	str	r3, [r7, #16]
 800fabe:	e047      	b.n	800fb50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800fac0:	4b27      	ldr	r3, [pc, #156]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fac2:	689b      	ldr	r3, [r3, #8]
 800fac4:	f003 030c 	and.w	r3, r3, #12
 800fac8:	2b08      	cmp	r3, #8
 800faca:	d102      	bne.n	800fad2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800facc:	4b26      	ldr	r3, [pc, #152]	; (800fb68 <HAL_RCC_GetSysClockFreq+0xc0>)
 800face:	613b      	str	r3, [r7, #16]
 800fad0:	e03e      	b.n	800fb50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800fad2:	4b23      	ldr	r3, [pc, #140]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fad4:	689b      	ldr	r3, [r3, #8]
 800fad6:	f003 030c 	and.w	r3, r3, #12
 800fada:	2b0c      	cmp	r3, #12
 800fadc:	d136      	bne.n	800fb4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800fade:	4b20      	ldr	r3, [pc, #128]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fae0:	68db      	ldr	r3, [r3, #12]
 800fae2:	f003 0303 	and.w	r3, r3, #3
 800fae6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800fae8:	4b1d      	ldr	r3, [pc, #116]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800faea:	68db      	ldr	r3, [r3, #12]
 800faec:	091b      	lsrs	r3, r3, #4
 800faee:	f003 030f 	and.w	r3, r3, #15
 800faf2:	3301      	adds	r3, #1
 800faf4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	2b03      	cmp	r3, #3
 800fafa:	d10c      	bne.n	800fb16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800fafc:	4a1a      	ldr	r2, [pc, #104]	; (800fb68 <HAL_RCC_GetSysClockFreq+0xc0>)
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb04:	4a16      	ldr	r2, [pc, #88]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fb06:	68d2      	ldr	r2, [r2, #12]
 800fb08:	0a12      	lsrs	r2, r2, #8
 800fb0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800fb0e:	fb02 f303 	mul.w	r3, r2, r3
 800fb12:	617b      	str	r3, [r7, #20]
      break;
 800fb14:	e00c      	b.n	800fb30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800fb16:	4a13      	ldr	r2, [pc, #76]	; (800fb64 <HAL_RCC_GetSysClockFreq+0xbc>)
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb1e:	4a10      	ldr	r2, [pc, #64]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fb20:	68d2      	ldr	r2, [r2, #12]
 800fb22:	0a12      	lsrs	r2, r2, #8
 800fb24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800fb28:	fb02 f303 	mul.w	r3, r2, r3
 800fb2c:	617b      	str	r3, [r7, #20]
      break;
 800fb2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800fb30:	4b0b      	ldr	r3, [pc, #44]	; (800fb60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800fb32:	68db      	ldr	r3, [r3, #12]
 800fb34:	0e5b      	lsrs	r3, r3, #25
 800fb36:	f003 0303 	and.w	r3, r3, #3
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	005b      	lsls	r3, r3, #1
 800fb3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800fb40:	697a      	ldr	r2, [r7, #20]
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb48:	613b      	str	r3, [r7, #16]
 800fb4a:	e001      	b.n	800fb50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800fb50:	693b      	ldr	r3, [r7, #16]
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	371c      	adds	r7, #28
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr
 800fb5e:	bf00      	nop
 800fb60:	40021000 	.word	0x40021000
 800fb64:	00f42400 	.word	0x00f42400
 800fb68:	016e3600 	.word	0x016e3600

0800fb6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800fb70:	4b03      	ldr	r3, [pc, #12]	; (800fb80 <HAL_RCC_GetHCLKFreq+0x14>)
 800fb72:	681b      	ldr	r3, [r3, #0]
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	46bd      	mov	sp, r7
 800fb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7c:	4770      	bx	lr
 800fb7e:	bf00      	nop
 800fb80:	20000024 	.word	0x20000024

0800fb84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800fb88:	f7ff fff0 	bl	800fb6c <HAL_RCC_GetHCLKFreq>
 800fb8c:	4601      	mov	r1, r0
 800fb8e:	4b06      	ldr	r3, [pc, #24]	; (800fba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800fb90:	689b      	ldr	r3, [r3, #8]
 800fb92:	0a1b      	lsrs	r3, r3, #8
 800fb94:	f003 0307 	and.w	r3, r3, #7
 800fb98:	4a04      	ldr	r2, [pc, #16]	; (800fbac <HAL_RCC_GetPCLK1Freq+0x28>)
 800fb9a:	5cd3      	ldrb	r3, [r2, r3]
 800fb9c:	f003 031f 	and.w	r3, r3, #31
 800fba0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	bd80      	pop	{r7, pc}
 800fba8:	40021000 	.word	0x40021000
 800fbac:	0801603c 	.word	0x0801603c

0800fbb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800fbb0:	b580      	push	{r7, lr}
 800fbb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800fbb4:	f7ff ffda 	bl	800fb6c <HAL_RCC_GetHCLKFreq>
 800fbb8:	4601      	mov	r1, r0
 800fbba:	4b06      	ldr	r3, [pc, #24]	; (800fbd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800fbbc:	689b      	ldr	r3, [r3, #8]
 800fbbe:	0adb      	lsrs	r3, r3, #11
 800fbc0:	f003 0307 	and.w	r3, r3, #7
 800fbc4:	4a04      	ldr	r2, [pc, #16]	; (800fbd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800fbc6:	5cd3      	ldrb	r3, [r2, r3]
 800fbc8:	f003 031f 	and.w	r3, r3, #31
 800fbcc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	bd80      	pop	{r7, pc}
 800fbd4:	40021000 	.word	0x40021000
 800fbd8:	0801603c 	.word	0x0801603c

0800fbdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b082      	sub	sp, #8
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d101      	bne.n	800fbee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fbea:	2301      	movs	r3, #1
 800fbec:	e049      	b.n	800fc82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fbf4:	b2db      	uxtb	r3, r3
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d106      	bne.n	800fc08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fc02:	6878      	ldr	r0, [r7, #4]
 800fc04:	f7fd f8d2 	bl	800cdac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2202      	movs	r2, #2
 800fc0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681a      	ldr	r2, [r3, #0]
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	3304      	adds	r3, #4
 800fc18:	4619      	mov	r1, r3
 800fc1a:	4610      	mov	r0, r2
 800fc1c:	f000 fe1e 	bl	801085c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2201      	movs	r2, #1
 800fc24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	2201      	movs	r2, #1
 800fc2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2201      	movs	r2, #1
 800fc34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	2201      	movs	r2, #1
 800fc3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2201      	movs	r2, #1
 800fc44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2201      	movs	r2, #1
 800fc4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2201      	movs	r2, #1
 800fc54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2201      	movs	r2, #1
 800fc5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2201      	movs	r2, #1
 800fc64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2201      	movs	r2, #1
 800fc74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	2201      	movs	r2, #1
 800fc7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fc80:	2300      	movs	r3, #0
}
 800fc82:	4618      	mov	r0, r3
 800fc84:	3708      	adds	r7, #8
 800fc86:	46bd      	mov	sp, r7
 800fc88:	bd80      	pop	{r7, pc}
	...

0800fc8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b085      	sub	sp, #20
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fc9a:	b2db      	uxtb	r3, r3
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	d001      	beq.n	800fca4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800fca0:	2301      	movs	r3, #1
 800fca2:	e04c      	b.n	800fd3e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2202      	movs	r2, #2
 800fca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	4a26      	ldr	r2, [pc, #152]	; (800fd4c <HAL_TIM_Base_Start+0xc0>)
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d022      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fcbe:	d01d      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	4a22      	ldr	r2, [pc, #136]	; (800fd50 <HAL_TIM_Base_Start+0xc4>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d018      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4a21      	ldr	r2, [pc, #132]	; (800fd54 <HAL_TIM_Base_Start+0xc8>)
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	d013      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4a1f      	ldr	r2, [pc, #124]	; (800fd58 <HAL_TIM_Base_Start+0xcc>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d00e      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4a1e      	ldr	r2, [pc, #120]	; (800fd5c <HAL_TIM_Base_Start+0xd0>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d009      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4a1c      	ldr	r2, [pc, #112]	; (800fd60 <HAL_TIM_Base_Start+0xd4>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d004      	beq.n	800fcfc <HAL_TIM_Base_Start+0x70>
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	4a1b      	ldr	r2, [pc, #108]	; (800fd64 <HAL_TIM_Base_Start+0xd8>)
 800fcf8:	4293      	cmp	r3, r2
 800fcfa:	d115      	bne.n	800fd28 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	689a      	ldr	r2, [r3, #8]
 800fd02:	4b19      	ldr	r3, [pc, #100]	; (800fd68 <HAL_TIM_Base_Start+0xdc>)
 800fd04:	4013      	ands	r3, r2
 800fd06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	2b06      	cmp	r3, #6
 800fd0c:	d015      	beq.n	800fd3a <HAL_TIM_Base_Start+0xae>
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd14:	d011      	beq.n	800fd3a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f042 0201 	orr.w	r2, r2, #1
 800fd24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fd26:	e008      	b.n	800fd3a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	f042 0201 	orr.w	r2, r2, #1
 800fd36:	601a      	str	r2, [r3, #0]
 800fd38:	e000      	b.n	800fd3c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fd3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fd3c:	2300      	movs	r3, #0
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	3714      	adds	r7, #20
 800fd42:	46bd      	mov	sp, r7
 800fd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd48:	4770      	bx	lr
 800fd4a:	bf00      	nop
 800fd4c:	40012c00 	.word	0x40012c00
 800fd50:	40000400 	.word	0x40000400
 800fd54:	40000800 	.word	0x40000800
 800fd58:	40000c00 	.word	0x40000c00
 800fd5c:	40013400 	.word	0x40013400
 800fd60:	40014000 	.word	0x40014000
 800fd64:	40015000 	.word	0x40015000
 800fd68:	00010007 	.word	0x00010007

0800fd6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	b085      	sub	sp, #20
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fd7a:	b2db      	uxtb	r3, r3
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	d001      	beq.n	800fd84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800fd80:	2301      	movs	r3, #1
 800fd82:	e054      	b.n	800fe2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	2202      	movs	r2, #2
 800fd88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	68da      	ldr	r2, [r3, #12]
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	f042 0201 	orr.w	r2, r2, #1
 800fd9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	4a26      	ldr	r2, [pc, #152]	; (800fe3c <HAL_TIM_Base_Start_IT+0xd0>)
 800fda2:	4293      	cmp	r3, r2
 800fda4:	d022      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fdae:	d01d      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	4a22      	ldr	r2, [pc, #136]	; (800fe40 <HAL_TIM_Base_Start_IT+0xd4>)
 800fdb6:	4293      	cmp	r3, r2
 800fdb8:	d018      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	4a21      	ldr	r2, [pc, #132]	; (800fe44 <HAL_TIM_Base_Start_IT+0xd8>)
 800fdc0:	4293      	cmp	r3, r2
 800fdc2:	d013      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	4a1f      	ldr	r2, [pc, #124]	; (800fe48 <HAL_TIM_Base_Start_IT+0xdc>)
 800fdca:	4293      	cmp	r3, r2
 800fdcc:	d00e      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	4a1e      	ldr	r2, [pc, #120]	; (800fe4c <HAL_TIM_Base_Start_IT+0xe0>)
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	d009      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	4a1c      	ldr	r2, [pc, #112]	; (800fe50 <HAL_TIM_Base_Start_IT+0xe4>)
 800fdde:	4293      	cmp	r3, r2
 800fde0:	d004      	beq.n	800fdec <HAL_TIM_Base_Start_IT+0x80>
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	4a1b      	ldr	r2, [pc, #108]	; (800fe54 <HAL_TIM_Base_Start_IT+0xe8>)
 800fde8:	4293      	cmp	r3, r2
 800fdea:	d115      	bne.n	800fe18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	689a      	ldr	r2, [r3, #8]
 800fdf2:	4b19      	ldr	r3, [pc, #100]	; (800fe58 <HAL_TIM_Base_Start_IT+0xec>)
 800fdf4:	4013      	ands	r3, r2
 800fdf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	2b06      	cmp	r3, #6
 800fdfc:	d015      	beq.n	800fe2a <HAL_TIM_Base_Start_IT+0xbe>
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe04:	d011      	beq.n	800fe2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	681a      	ldr	r2, [r3, #0]
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	f042 0201 	orr.w	r2, r2, #1
 800fe14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fe16:	e008      	b.n	800fe2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	681a      	ldr	r2, [r3, #0]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	f042 0201 	orr.w	r2, r2, #1
 800fe26:	601a      	str	r2, [r3, #0]
 800fe28:	e000      	b.n	800fe2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fe2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fe2c:	2300      	movs	r3, #0
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3714      	adds	r7, #20
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr
 800fe3a:	bf00      	nop
 800fe3c:	40012c00 	.word	0x40012c00
 800fe40:	40000400 	.word	0x40000400
 800fe44:	40000800 	.word	0x40000800
 800fe48:	40000c00 	.word	0x40000c00
 800fe4c:	40013400 	.word	0x40013400
 800fe50:	40014000 	.word	0x40014000
 800fe54:	40015000 	.word	0x40015000
 800fe58:	00010007 	.word	0x00010007

0800fe5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b082      	sub	sp, #8
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d101      	bne.n	800fe6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fe6a:	2301      	movs	r3, #1
 800fe6c:	e049      	b.n	800ff02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe74:	b2db      	uxtb	r3, r3
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d106      	bne.n	800fe88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f7fc ff4c 	bl	800cd20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2202      	movs	r2, #2
 800fe8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	3304      	adds	r3, #4
 800fe98:	4619      	mov	r1, r3
 800fe9a:	4610      	mov	r0, r2
 800fe9c:	f000 fcde 	bl	801085c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	2201      	movs	r2, #1
 800fea4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	2201      	movs	r2, #1
 800feac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2201      	movs	r2, #1
 800feb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2201      	movs	r2, #1
 800febc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	2201      	movs	r2, #1
 800fec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	2201      	movs	r2, #1
 800fecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	2201      	movs	r2, #1
 800fed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2201      	movs	r2, #1
 800fedc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2201      	movs	r2, #1
 800fee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	2201      	movs	r2, #1
 800feec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2201      	movs	r2, #1
 800fef4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	2201      	movs	r2, #1
 800fefc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ff00:	2300      	movs	r3, #0
}
 800ff02:	4618      	mov	r0, r3
 800ff04:	3708      	adds	r7, #8
 800ff06:	46bd      	mov	sp, r7
 800ff08:	bd80      	pop	{r7, pc}
	...

0800ff0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b084      	sub	sp, #16
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
 800ff14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d109      	bne.n	800ff30 <HAL_TIM_PWM_Start+0x24>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ff22:	b2db      	uxtb	r3, r3
 800ff24:	2b01      	cmp	r3, #1
 800ff26:	bf14      	ite	ne
 800ff28:	2301      	movne	r3, #1
 800ff2a:	2300      	moveq	r3, #0
 800ff2c:	b2db      	uxtb	r3, r3
 800ff2e:	e03c      	b.n	800ffaa <HAL_TIM_PWM_Start+0x9e>
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	2b04      	cmp	r3, #4
 800ff34:	d109      	bne.n	800ff4a <HAL_TIM_PWM_Start+0x3e>
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ff3c:	b2db      	uxtb	r3, r3
 800ff3e:	2b01      	cmp	r3, #1
 800ff40:	bf14      	ite	ne
 800ff42:	2301      	movne	r3, #1
 800ff44:	2300      	moveq	r3, #0
 800ff46:	b2db      	uxtb	r3, r3
 800ff48:	e02f      	b.n	800ffaa <HAL_TIM_PWM_Start+0x9e>
 800ff4a:	683b      	ldr	r3, [r7, #0]
 800ff4c:	2b08      	cmp	r3, #8
 800ff4e:	d109      	bne.n	800ff64 <HAL_TIM_PWM_Start+0x58>
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ff56:	b2db      	uxtb	r3, r3
 800ff58:	2b01      	cmp	r3, #1
 800ff5a:	bf14      	ite	ne
 800ff5c:	2301      	movne	r3, #1
 800ff5e:	2300      	moveq	r3, #0
 800ff60:	b2db      	uxtb	r3, r3
 800ff62:	e022      	b.n	800ffaa <HAL_TIM_PWM_Start+0x9e>
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	2b0c      	cmp	r3, #12
 800ff68:	d109      	bne.n	800ff7e <HAL_TIM_PWM_Start+0x72>
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ff70:	b2db      	uxtb	r3, r3
 800ff72:	2b01      	cmp	r3, #1
 800ff74:	bf14      	ite	ne
 800ff76:	2301      	movne	r3, #1
 800ff78:	2300      	moveq	r3, #0
 800ff7a:	b2db      	uxtb	r3, r3
 800ff7c:	e015      	b.n	800ffaa <HAL_TIM_PWM_Start+0x9e>
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	2b10      	cmp	r3, #16
 800ff82:	d109      	bne.n	800ff98 <HAL_TIM_PWM_Start+0x8c>
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ff8a:	b2db      	uxtb	r3, r3
 800ff8c:	2b01      	cmp	r3, #1
 800ff8e:	bf14      	ite	ne
 800ff90:	2301      	movne	r3, #1
 800ff92:	2300      	moveq	r3, #0
 800ff94:	b2db      	uxtb	r3, r3
 800ff96:	e008      	b.n	800ffaa <HAL_TIM_PWM_Start+0x9e>
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	2b01      	cmp	r3, #1
 800ffa2:	bf14      	ite	ne
 800ffa4:	2301      	movne	r3, #1
 800ffa6:	2300      	moveq	r3, #0
 800ffa8:	b2db      	uxtb	r3, r3
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d001      	beq.n	800ffb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ffae:	2301      	movs	r3, #1
 800ffb0:	e0a6      	b.n	8010100 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d104      	bne.n	800ffc2 <HAL_TIM_PWM_Start+0xb6>
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	2202      	movs	r2, #2
 800ffbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ffc0:	e023      	b.n	801000a <HAL_TIM_PWM_Start+0xfe>
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	2b04      	cmp	r3, #4
 800ffc6:	d104      	bne.n	800ffd2 <HAL_TIM_PWM_Start+0xc6>
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	2202      	movs	r2, #2
 800ffcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ffd0:	e01b      	b.n	801000a <HAL_TIM_PWM_Start+0xfe>
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	2b08      	cmp	r3, #8
 800ffd6:	d104      	bne.n	800ffe2 <HAL_TIM_PWM_Start+0xd6>
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2202      	movs	r2, #2
 800ffdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ffe0:	e013      	b.n	801000a <HAL_TIM_PWM_Start+0xfe>
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	2b0c      	cmp	r3, #12
 800ffe6:	d104      	bne.n	800fff2 <HAL_TIM_PWM_Start+0xe6>
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2202      	movs	r2, #2
 800ffec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fff0:	e00b      	b.n	801000a <HAL_TIM_PWM_Start+0xfe>
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	2b10      	cmp	r3, #16
 800fff6:	d104      	bne.n	8010002 <HAL_TIM_PWM_Start+0xf6>
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	2202      	movs	r2, #2
 800fffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010000:	e003      	b.n	801000a <HAL_TIM_PWM_Start+0xfe>
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2202      	movs	r2, #2
 8010006:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	2201      	movs	r2, #1
 8010010:	6839      	ldr	r1, [r7, #0]
 8010012:	4618      	mov	r0, r3
 8010014:	f001 f92f 	bl	8011276 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	4a3a      	ldr	r2, [pc, #232]	; (8010108 <HAL_TIM_PWM_Start+0x1fc>)
 801001e:	4293      	cmp	r3, r2
 8010020:	d018      	beq.n	8010054 <HAL_TIM_PWM_Start+0x148>
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	4a39      	ldr	r2, [pc, #228]	; (801010c <HAL_TIM_PWM_Start+0x200>)
 8010028:	4293      	cmp	r3, r2
 801002a:	d013      	beq.n	8010054 <HAL_TIM_PWM_Start+0x148>
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	4a37      	ldr	r2, [pc, #220]	; (8010110 <HAL_TIM_PWM_Start+0x204>)
 8010032:	4293      	cmp	r3, r2
 8010034:	d00e      	beq.n	8010054 <HAL_TIM_PWM_Start+0x148>
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	4a36      	ldr	r2, [pc, #216]	; (8010114 <HAL_TIM_PWM_Start+0x208>)
 801003c:	4293      	cmp	r3, r2
 801003e:	d009      	beq.n	8010054 <HAL_TIM_PWM_Start+0x148>
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	4a34      	ldr	r2, [pc, #208]	; (8010118 <HAL_TIM_PWM_Start+0x20c>)
 8010046:	4293      	cmp	r3, r2
 8010048:	d004      	beq.n	8010054 <HAL_TIM_PWM_Start+0x148>
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	4a33      	ldr	r2, [pc, #204]	; (801011c <HAL_TIM_PWM_Start+0x210>)
 8010050:	4293      	cmp	r3, r2
 8010052:	d101      	bne.n	8010058 <HAL_TIM_PWM_Start+0x14c>
 8010054:	2301      	movs	r3, #1
 8010056:	e000      	b.n	801005a <HAL_TIM_PWM_Start+0x14e>
 8010058:	2300      	movs	r3, #0
 801005a:	2b00      	cmp	r3, #0
 801005c:	d007      	beq.n	801006e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801006c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	4a25      	ldr	r2, [pc, #148]	; (8010108 <HAL_TIM_PWM_Start+0x1fc>)
 8010074:	4293      	cmp	r3, r2
 8010076:	d022      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010080:	d01d      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	4a26      	ldr	r2, [pc, #152]	; (8010120 <HAL_TIM_PWM_Start+0x214>)
 8010088:	4293      	cmp	r3, r2
 801008a:	d018      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	4a24      	ldr	r2, [pc, #144]	; (8010124 <HAL_TIM_PWM_Start+0x218>)
 8010092:	4293      	cmp	r3, r2
 8010094:	d013      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	4a23      	ldr	r2, [pc, #140]	; (8010128 <HAL_TIM_PWM_Start+0x21c>)
 801009c:	4293      	cmp	r3, r2
 801009e:	d00e      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	4a19      	ldr	r2, [pc, #100]	; (801010c <HAL_TIM_PWM_Start+0x200>)
 80100a6:	4293      	cmp	r3, r2
 80100a8:	d009      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	4a18      	ldr	r2, [pc, #96]	; (8010110 <HAL_TIM_PWM_Start+0x204>)
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d004      	beq.n	80100be <HAL_TIM_PWM_Start+0x1b2>
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	4a18      	ldr	r2, [pc, #96]	; (801011c <HAL_TIM_PWM_Start+0x210>)
 80100ba:	4293      	cmp	r3, r2
 80100bc:	d115      	bne.n	80100ea <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	689a      	ldr	r2, [r3, #8]
 80100c4:	4b19      	ldr	r3, [pc, #100]	; (801012c <HAL_TIM_PWM_Start+0x220>)
 80100c6:	4013      	ands	r3, r2
 80100c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	2b06      	cmp	r3, #6
 80100ce:	d015      	beq.n	80100fc <HAL_TIM_PWM_Start+0x1f0>
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80100d6:	d011      	beq.n	80100fc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	681a      	ldr	r2, [r3, #0]
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	f042 0201 	orr.w	r2, r2, #1
 80100e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80100e8:	e008      	b.n	80100fc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	681a      	ldr	r2, [r3, #0]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	f042 0201 	orr.w	r2, r2, #1
 80100f8:	601a      	str	r2, [r3, #0]
 80100fa:	e000      	b.n	80100fe <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80100fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80100fe:	2300      	movs	r3, #0
}
 8010100:	4618      	mov	r0, r3
 8010102:	3710      	adds	r7, #16
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}
 8010108:	40012c00 	.word	0x40012c00
 801010c:	40013400 	.word	0x40013400
 8010110:	40014000 	.word	0x40014000
 8010114:	40014400 	.word	0x40014400
 8010118:	40014800 	.word	0x40014800
 801011c:	40015000 	.word	0x40015000
 8010120:	40000400 	.word	0x40000400
 8010124:	40000800 	.word	0x40000800
 8010128:	40000c00 	.word	0x40000c00
 801012c:	00010007 	.word	0x00010007

08010130 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b082      	sub	sp, #8
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
 8010138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	2200      	movs	r2, #0
 8010140:	6839      	ldr	r1, [r7, #0]
 8010142:	4618      	mov	r0, r3
 8010144:	f001 f897 	bl	8011276 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	4a40      	ldr	r2, [pc, #256]	; (8010250 <HAL_TIM_PWM_Stop+0x120>)
 801014e:	4293      	cmp	r3, r2
 8010150:	d018      	beq.n	8010184 <HAL_TIM_PWM_Stop+0x54>
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	4a3f      	ldr	r2, [pc, #252]	; (8010254 <HAL_TIM_PWM_Stop+0x124>)
 8010158:	4293      	cmp	r3, r2
 801015a:	d013      	beq.n	8010184 <HAL_TIM_PWM_Stop+0x54>
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	4a3d      	ldr	r2, [pc, #244]	; (8010258 <HAL_TIM_PWM_Stop+0x128>)
 8010162:	4293      	cmp	r3, r2
 8010164:	d00e      	beq.n	8010184 <HAL_TIM_PWM_Stop+0x54>
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	4a3c      	ldr	r2, [pc, #240]	; (801025c <HAL_TIM_PWM_Stop+0x12c>)
 801016c:	4293      	cmp	r3, r2
 801016e:	d009      	beq.n	8010184 <HAL_TIM_PWM_Stop+0x54>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	4a3a      	ldr	r2, [pc, #232]	; (8010260 <HAL_TIM_PWM_Stop+0x130>)
 8010176:	4293      	cmp	r3, r2
 8010178:	d004      	beq.n	8010184 <HAL_TIM_PWM_Stop+0x54>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	4a39      	ldr	r2, [pc, #228]	; (8010264 <HAL_TIM_PWM_Stop+0x134>)
 8010180:	4293      	cmp	r3, r2
 8010182:	d101      	bne.n	8010188 <HAL_TIM_PWM_Stop+0x58>
 8010184:	2301      	movs	r3, #1
 8010186:	e000      	b.n	801018a <HAL_TIM_PWM_Stop+0x5a>
 8010188:	2300      	movs	r3, #0
 801018a:	2b00      	cmp	r3, #0
 801018c:	d017      	beq.n	80101be <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	6a1a      	ldr	r2, [r3, #32]
 8010194:	f241 1311 	movw	r3, #4369	; 0x1111
 8010198:	4013      	ands	r3, r2
 801019a:	2b00      	cmp	r3, #0
 801019c:	d10f      	bne.n	80101be <HAL_TIM_PWM_Stop+0x8e>
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	6a1a      	ldr	r2, [r3, #32]
 80101a4:	f244 4344 	movw	r3, #17476	; 0x4444
 80101a8:	4013      	ands	r3, r2
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d107      	bne.n	80101be <HAL_TIM_PWM_Stop+0x8e>
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80101bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	6a1a      	ldr	r2, [r3, #32]
 80101c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80101c8:	4013      	ands	r3, r2
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d10f      	bne.n	80101ee <HAL_TIM_PWM_Stop+0xbe>
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	6a1a      	ldr	r2, [r3, #32]
 80101d4:	f244 4344 	movw	r3, #17476	; 0x4444
 80101d8:	4013      	ands	r3, r2
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d107      	bne.n	80101ee <HAL_TIM_PWM_Stop+0xbe>
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	681a      	ldr	r2, [r3, #0]
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	f022 0201 	bic.w	r2, r2, #1
 80101ec:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d104      	bne.n	80101fe <HAL_TIM_PWM_Stop+0xce>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	2201      	movs	r2, #1
 80101f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80101fc:	e023      	b.n	8010246 <HAL_TIM_PWM_Stop+0x116>
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	2b04      	cmp	r3, #4
 8010202:	d104      	bne.n	801020e <HAL_TIM_PWM_Stop+0xde>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2201      	movs	r2, #1
 8010208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801020c:	e01b      	b.n	8010246 <HAL_TIM_PWM_Stop+0x116>
 801020e:	683b      	ldr	r3, [r7, #0]
 8010210:	2b08      	cmp	r3, #8
 8010212:	d104      	bne.n	801021e <HAL_TIM_PWM_Stop+0xee>
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	2201      	movs	r2, #1
 8010218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801021c:	e013      	b.n	8010246 <HAL_TIM_PWM_Stop+0x116>
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	2b0c      	cmp	r3, #12
 8010222:	d104      	bne.n	801022e <HAL_TIM_PWM_Stop+0xfe>
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2201      	movs	r2, #1
 8010228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801022c:	e00b      	b.n	8010246 <HAL_TIM_PWM_Stop+0x116>
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	2b10      	cmp	r3, #16
 8010232:	d104      	bne.n	801023e <HAL_TIM_PWM_Stop+0x10e>
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2201      	movs	r2, #1
 8010238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801023c:	e003      	b.n	8010246 <HAL_TIM_PWM_Stop+0x116>
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2201      	movs	r2, #1
 8010242:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8010246:	2300      	movs	r3, #0
}
 8010248:	4618      	mov	r0, r3
 801024a:	3708      	adds	r7, #8
 801024c:	46bd      	mov	sp, r7
 801024e:	bd80      	pop	{r7, pc}
 8010250:	40012c00 	.word	0x40012c00
 8010254:	40013400 	.word	0x40013400
 8010258:	40014000 	.word	0x40014000
 801025c:	40014400 	.word	0x40014400
 8010260:	40014800 	.word	0x40014800
 8010264:	40015000 	.word	0x40015000

08010268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b082      	sub	sp, #8
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	691b      	ldr	r3, [r3, #16]
 8010276:	f003 0302 	and.w	r3, r3, #2
 801027a:	2b02      	cmp	r3, #2
 801027c:	d122      	bne.n	80102c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	68db      	ldr	r3, [r3, #12]
 8010284:	f003 0302 	and.w	r3, r3, #2
 8010288:	2b02      	cmp	r3, #2
 801028a:	d11b      	bne.n	80102c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	f06f 0202 	mvn.w	r2, #2
 8010294:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2201      	movs	r2, #1
 801029a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	699b      	ldr	r3, [r3, #24]
 80102a2:	f003 0303 	and.w	r3, r3, #3
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d003      	beq.n	80102b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80102aa:	6878      	ldr	r0, [r7, #4]
 80102ac:	f000 fab8 	bl	8010820 <HAL_TIM_IC_CaptureCallback>
 80102b0:	e005      	b.n	80102be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80102b2:	6878      	ldr	r0, [r7, #4]
 80102b4:	f000 faaa 	bl	801080c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f000 fabb 	bl	8010834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2200      	movs	r2, #0
 80102c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	691b      	ldr	r3, [r3, #16]
 80102ca:	f003 0304 	and.w	r3, r3, #4
 80102ce:	2b04      	cmp	r3, #4
 80102d0:	d122      	bne.n	8010318 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	68db      	ldr	r3, [r3, #12]
 80102d8:	f003 0304 	and.w	r3, r3, #4
 80102dc:	2b04      	cmp	r3, #4
 80102de:	d11b      	bne.n	8010318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	f06f 0204 	mvn.w	r2, #4
 80102e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	2202      	movs	r2, #2
 80102ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	699b      	ldr	r3, [r3, #24]
 80102f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d003      	beq.n	8010306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f000 fa8e 	bl	8010820 <HAL_TIM_IC_CaptureCallback>
 8010304:	e005      	b.n	8010312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010306:	6878      	ldr	r0, [r7, #4]
 8010308:	f000 fa80 	bl	801080c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f000 fa91 	bl	8010834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2200      	movs	r2, #0
 8010316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	691b      	ldr	r3, [r3, #16]
 801031e:	f003 0308 	and.w	r3, r3, #8
 8010322:	2b08      	cmp	r3, #8
 8010324:	d122      	bne.n	801036c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	68db      	ldr	r3, [r3, #12]
 801032c:	f003 0308 	and.w	r3, r3, #8
 8010330:	2b08      	cmp	r3, #8
 8010332:	d11b      	bne.n	801036c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	f06f 0208 	mvn.w	r2, #8
 801033c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	2204      	movs	r2, #4
 8010342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	69db      	ldr	r3, [r3, #28]
 801034a:	f003 0303 	and.w	r3, r3, #3
 801034e:	2b00      	cmp	r3, #0
 8010350:	d003      	beq.n	801035a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f000 fa64 	bl	8010820 <HAL_TIM_IC_CaptureCallback>
 8010358:	e005      	b.n	8010366 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801035a:	6878      	ldr	r0, [r7, #4]
 801035c:	f000 fa56 	bl	801080c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f000 fa67 	bl	8010834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	2200      	movs	r2, #0
 801036a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	691b      	ldr	r3, [r3, #16]
 8010372:	f003 0310 	and.w	r3, r3, #16
 8010376:	2b10      	cmp	r3, #16
 8010378:	d122      	bne.n	80103c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	68db      	ldr	r3, [r3, #12]
 8010380:	f003 0310 	and.w	r3, r3, #16
 8010384:	2b10      	cmp	r3, #16
 8010386:	d11b      	bne.n	80103c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	f06f 0210 	mvn.w	r2, #16
 8010390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	2208      	movs	r2, #8
 8010396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	69db      	ldr	r3, [r3, #28]
 801039e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d003      	beq.n	80103ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80103a6:	6878      	ldr	r0, [r7, #4]
 80103a8:	f000 fa3a 	bl	8010820 <HAL_TIM_IC_CaptureCallback>
 80103ac:	e005      	b.n	80103ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80103ae:	6878      	ldr	r0, [r7, #4]
 80103b0:	f000 fa2c 	bl	801080c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 fa3d 	bl	8010834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	2200      	movs	r2, #0
 80103be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	691b      	ldr	r3, [r3, #16]
 80103c6:	f003 0301 	and.w	r3, r3, #1
 80103ca:	2b01      	cmp	r3, #1
 80103cc:	d10e      	bne.n	80103ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	68db      	ldr	r3, [r3, #12]
 80103d4:	f003 0301 	and.w	r3, r3, #1
 80103d8:	2b01      	cmp	r3, #1
 80103da:	d107      	bne.n	80103ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	f06f 0201 	mvn.w	r2, #1
 80103e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80103e6:	6878      	ldr	r0, [r7, #4]
 80103e8:	f7f1 f890 	bl	800150c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	691b      	ldr	r3, [r3, #16]
 80103f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80103f6:	2b80      	cmp	r3, #128	; 0x80
 80103f8:	d10e      	bne.n	8010418 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	68db      	ldr	r3, [r3, #12]
 8010400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010404:	2b80      	cmp	r3, #128	; 0x80
 8010406:	d107      	bne.n	8010418 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f001 f8a6 	bl	8011564 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	691b      	ldr	r3, [r3, #16]
 801041e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010426:	d10e      	bne.n	8010446 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	68db      	ldr	r3, [r3, #12]
 801042e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010432:	2b80      	cmp	r3, #128	; 0x80
 8010434:	d107      	bne.n	8010446 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 801043e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f001 f899 	bl	8011578 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	691b      	ldr	r3, [r3, #16]
 801044c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010450:	2b40      	cmp	r3, #64	; 0x40
 8010452:	d10e      	bne.n	8010472 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	68db      	ldr	r3, [r3, #12]
 801045a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801045e:	2b40      	cmp	r3, #64	; 0x40
 8010460:	d107      	bne.n	8010472 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801046a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f000 f9eb 	bl	8010848 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	691b      	ldr	r3, [r3, #16]
 8010478:	f003 0320 	and.w	r3, r3, #32
 801047c:	2b20      	cmp	r3, #32
 801047e:	d10e      	bne.n	801049e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	68db      	ldr	r3, [r3, #12]
 8010486:	f003 0320 	and.w	r3, r3, #32
 801048a:	2b20      	cmp	r3, #32
 801048c:	d107      	bne.n	801049e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	f06f 0220 	mvn.w	r2, #32
 8010496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010498:	6878      	ldr	r0, [r7, #4]
 801049a:	f001 f859 	bl	8011550 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	691b      	ldr	r3, [r3, #16]
 80104a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80104a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80104ac:	d10f      	bne.n	80104ce <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	68db      	ldr	r3, [r3, #12]
 80104b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80104b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80104bc:	d107      	bne.n	80104ce <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80104c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80104c8:	6878      	ldr	r0, [r7, #4]
 80104ca:	f001 f85f 	bl	801158c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	691b      	ldr	r3, [r3, #16]
 80104d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80104d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80104dc:	d10f      	bne.n	80104fe <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	68db      	ldr	r3, [r3, #12]
 80104e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80104e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80104ec:	d107      	bne.n	80104fe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80104f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80104f8:	6878      	ldr	r0, [r7, #4]
 80104fa:	f001 f851 	bl	80115a0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	691b      	ldr	r3, [r3, #16]
 8010504:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010508:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801050c:	d10f      	bne.n	801052e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	68db      	ldr	r3, [r3, #12]
 8010514:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010518:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801051c:	d107      	bne.n	801052e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8010526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8010528:	6878      	ldr	r0, [r7, #4]
 801052a:	f001 f843 	bl	80115b4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	691b      	ldr	r3, [r3, #16]
 8010534:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010538:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801053c:	d10f      	bne.n	801055e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	68db      	ldr	r3, [r3, #12]
 8010544:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010548:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801054c:	d107      	bne.n	801055e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8010556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8010558:	6878      	ldr	r0, [r7, #4]
 801055a:	f001 f835 	bl	80115c8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801055e:	bf00      	nop
 8010560:	3708      	adds	r7, #8
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}
	...

08010568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b084      	sub	sp, #16
 801056c:	af00      	add	r7, sp, #0
 801056e:	60f8      	str	r0, [r7, #12]
 8010570:	60b9      	str	r1, [r7, #8]
 8010572:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801057a:	2b01      	cmp	r3, #1
 801057c:	d101      	bne.n	8010582 <HAL_TIM_PWM_ConfigChannel+0x1a>
 801057e:	2302      	movs	r3, #2
 8010580:	e0fd      	b.n	801077e <HAL_TIM_PWM_ConfigChannel+0x216>
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	2201      	movs	r2, #1
 8010586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	2b14      	cmp	r3, #20
 801058e:	f200 80f0 	bhi.w	8010772 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8010592:	a201      	add	r2, pc, #4	; (adr r2, 8010598 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8010594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010598:	080105ed 	.word	0x080105ed
 801059c:	08010773 	.word	0x08010773
 80105a0:	08010773 	.word	0x08010773
 80105a4:	08010773 	.word	0x08010773
 80105a8:	0801062d 	.word	0x0801062d
 80105ac:	08010773 	.word	0x08010773
 80105b0:	08010773 	.word	0x08010773
 80105b4:	08010773 	.word	0x08010773
 80105b8:	0801066f 	.word	0x0801066f
 80105bc:	08010773 	.word	0x08010773
 80105c0:	08010773 	.word	0x08010773
 80105c4:	08010773 	.word	0x08010773
 80105c8:	080106af 	.word	0x080106af
 80105cc:	08010773 	.word	0x08010773
 80105d0:	08010773 	.word	0x08010773
 80105d4:	08010773 	.word	0x08010773
 80105d8:	080106f1 	.word	0x080106f1
 80105dc:	08010773 	.word	0x08010773
 80105e0:	08010773 	.word	0x08010773
 80105e4:	08010773 	.word	0x08010773
 80105e8:	08010731 	.word	0x08010731
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	68b9      	ldr	r1, [r7, #8]
 80105f2:	4618      	mov	r0, r3
 80105f4:	f000 f9da 	bl	80109ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	699a      	ldr	r2, [r3, #24]
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	f042 0208 	orr.w	r2, r2, #8
 8010606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	699a      	ldr	r2, [r3, #24]
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	f022 0204 	bic.w	r2, r2, #4
 8010616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	6999      	ldr	r1, [r3, #24]
 801061e:	68bb      	ldr	r3, [r7, #8]
 8010620:	691a      	ldr	r2, [r3, #16]
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	430a      	orrs	r2, r1
 8010628:	619a      	str	r2, [r3, #24]
      break;
 801062a:	e0a3      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	68b9      	ldr	r1, [r7, #8]
 8010632:	4618      	mov	r0, r3
 8010634:	f000 fa54 	bl	8010ae0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	699a      	ldr	r2, [r3, #24]
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	699a      	ldr	r2, [r3, #24]
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	6999      	ldr	r1, [r3, #24]
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	691b      	ldr	r3, [r3, #16]
 8010662:	021a      	lsls	r2, r3, #8
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	430a      	orrs	r2, r1
 801066a:	619a      	str	r2, [r3, #24]
      break;
 801066c:	e082      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	68b9      	ldr	r1, [r7, #8]
 8010674:	4618      	mov	r0, r3
 8010676:	f000 fac7 	bl	8010c08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	69da      	ldr	r2, [r3, #28]
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	f042 0208 	orr.w	r2, r2, #8
 8010688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	69da      	ldr	r2, [r3, #28]
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	f022 0204 	bic.w	r2, r2, #4
 8010698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	69d9      	ldr	r1, [r3, #28]
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	691a      	ldr	r2, [r3, #16]
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	430a      	orrs	r2, r1
 80106aa:	61da      	str	r2, [r3, #28]
      break;
 80106ac:	e062      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	68b9      	ldr	r1, [r7, #8]
 80106b4:	4618      	mov	r0, r3
 80106b6:	f000 fb39 	bl	8010d2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	69da      	ldr	r2, [r3, #28]
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80106c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	69da      	ldr	r2, [r3, #28]
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80106d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	69d9      	ldr	r1, [r3, #28]
 80106e0:	68bb      	ldr	r3, [r7, #8]
 80106e2:	691b      	ldr	r3, [r3, #16]
 80106e4:	021a      	lsls	r2, r3, #8
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	430a      	orrs	r2, r1
 80106ec:	61da      	str	r2, [r3, #28]
      break;
 80106ee:	e041      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	68b9      	ldr	r1, [r7, #8]
 80106f6:	4618      	mov	r0, r3
 80106f8:	f000 fbac 	bl	8010e54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	f042 0208 	orr.w	r2, r2, #8
 801070a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	f022 0204 	bic.w	r2, r2, #4
 801071a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8010722:	68bb      	ldr	r3, [r7, #8]
 8010724:	691a      	ldr	r2, [r3, #16]
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	430a      	orrs	r2, r1
 801072c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 801072e:	e021      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	68b9      	ldr	r1, [r7, #8]
 8010736:	4618      	mov	r0, r3
 8010738:	f000 fbf6 	bl	8010f28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801074a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801075a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8010762:	68bb      	ldr	r3, [r7, #8]
 8010764:	691b      	ldr	r3, [r3, #16]
 8010766:	021a      	lsls	r2, r3, #8
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	430a      	orrs	r2, r1
 801076e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8010770:	e000      	b.n	8010774 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8010772:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	2200      	movs	r2, #0
 8010778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801077c:	2300      	movs	r3, #0
}
 801077e:	4618      	mov	r0, r3
 8010780:	3710      	adds	r7, #16
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
 8010786:	bf00      	nop

08010788 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b082      	sub	sp, #8
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
 8010790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010798:	2b01      	cmp	r3, #1
 801079a:	d101      	bne.n	80107a0 <HAL_TIM_SlaveConfigSynchro+0x18>
 801079c:	2302      	movs	r3, #2
 801079e:	e031      	b.n	8010804 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	2201      	movs	r2, #1
 80107a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2202      	movs	r2, #2
 80107ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80107b0:	6839      	ldr	r1, [r7, #0]
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f000 fc24 	bl	8011000 <TIM_SlaveTimer_SetConfig>
 80107b8:	4603      	mov	r3, r0
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d009      	beq.n	80107d2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2201      	movs	r2, #1
 80107c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2200      	movs	r2, #0
 80107ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80107ce:	2301      	movs	r3, #1
 80107d0:	e018      	b.n	8010804 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	68da      	ldr	r2, [r3, #12]
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80107e0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	68da      	ldr	r2, [r3, #12]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80107f0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2201      	movs	r2, #1
 80107f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2200      	movs	r2, #0
 80107fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010802:	2300      	movs	r3, #0
}
 8010804:	4618      	mov	r0, r3
 8010806:	3708      	adds	r7, #8
 8010808:	46bd      	mov	sp, r7
 801080a:	bd80      	pop	{r7, pc}

0801080c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801080c:	b480      	push	{r7}
 801080e:	b083      	sub	sp, #12
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010814:	bf00      	nop
 8010816:	370c      	adds	r7, #12
 8010818:	46bd      	mov	sp, r7
 801081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081e:	4770      	bx	lr

08010820 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010820:	b480      	push	{r7}
 8010822:	b083      	sub	sp, #12
 8010824:	af00      	add	r7, sp, #0
 8010826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010828:	bf00      	nop
 801082a:	370c      	adds	r7, #12
 801082c:	46bd      	mov	sp, r7
 801082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010832:	4770      	bx	lr

08010834 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010834:	b480      	push	{r7}
 8010836:	b083      	sub	sp, #12
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801083c:	bf00      	nop
 801083e:	370c      	adds	r7, #12
 8010840:	46bd      	mov	sp, r7
 8010842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010846:	4770      	bx	lr

08010848 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010848:	b480      	push	{r7}
 801084a:	b083      	sub	sp, #12
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010850:	bf00      	nop
 8010852:	370c      	adds	r7, #12
 8010854:	46bd      	mov	sp, r7
 8010856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085a:	4770      	bx	lr

0801085c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 801085c:	b480      	push	{r7}
 801085e:	b085      	sub	sp, #20
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	4a46      	ldr	r2, [pc, #280]	; (8010988 <TIM_Base_SetConfig+0x12c>)
 8010870:	4293      	cmp	r3, r2
 8010872:	d017      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801087a:	d013      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	4a43      	ldr	r2, [pc, #268]	; (801098c <TIM_Base_SetConfig+0x130>)
 8010880:	4293      	cmp	r3, r2
 8010882:	d00f      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	4a42      	ldr	r2, [pc, #264]	; (8010990 <TIM_Base_SetConfig+0x134>)
 8010888:	4293      	cmp	r3, r2
 801088a:	d00b      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	4a41      	ldr	r2, [pc, #260]	; (8010994 <TIM_Base_SetConfig+0x138>)
 8010890:	4293      	cmp	r3, r2
 8010892:	d007      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	4a40      	ldr	r2, [pc, #256]	; (8010998 <TIM_Base_SetConfig+0x13c>)
 8010898:	4293      	cmp	r3, r2
 801089a:	d003      	beq.n	80108a4 <TIM_Base_SetConfig+0x48>
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	4a3f      	ldr	r2, [pc, #252]	; (801099c <TIM_Base_SetConfig+0x140>)
 80108a0:	4293      	cmp	r3, r2
 80108a2:	d108      	bne.n	80108b6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	685b      	ldr	r3, [r3, #4]
 80108b0:	68fa      	ldr	r2, [r7, #12]
 80108b2:	4313      	orrs	r3, r2
 80108b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	4a33      	ldr	r2, [pc, #204]	; (8010988 <TIM_Base_SetConfig+0x12c>)
 80108ba:	4293      	cmp	r3, r2
 80108bc:	d023      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80108c4:	d01f      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	4a30      	ldr	r2, [pc, #192]	; (801098c <TIM_Base_SetConfig+0x130>)
 80108ca:	4293      	cmp	r3, r2
 80108cc:	d01b      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	4a2f      	ldr	r2, [pc, #188]	; (8010990 <TIM_Base_SetConfig+0x134>)
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d017      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	4a2e      	ldr	r2, [pc, #184]	; (8010994 <TIM_Base_SetConfig+0x138>)
 80108da:	4293      	cmp	r3, r2
 80108dc:	d013      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	4a2d      	ldr	r2, [pc, #180]	; (8010998 <TIM_Base_SetConfig+0x13c>)
 80108e2:	4293      	cmp	r3, r2
 80108e4:	d00f      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	4a2d      	ldr	r2, [pc, #180]	; (80109a0 <TIM_Base_SetConfig+0x144>)
 80108ea:	4293      	cmp	r3, r2
 80108ec:	d00b      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	4a2c      	ldr	r2, [pc, #176]	; (80109a4 <TIM_Base_SetConfig+0x148>)
 80108f2:	4293      	cmp	r3, r2
 80108f4:	d007      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	4a2b      	ldr	r2, [pc, #172]	; (80109a8 <TIM_Base_SetConfig+0x14c>)
 80108fa:	4293      	cmp	r3, r2
 80108fc:	d003      	beq.n	8010906 <TIM_Base_SetConfig+0xaa>
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	4a26      	ldr	r2, [pc, #152]	; (801099c <TIM_Base_SetConfig+0x140>)
 8010902:	4293      	cmp	r3, r2
 8010904:	d108      	bne.n	8010918 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801090c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	68db      	ldr	r3, [r3, #12]
 8010912:	68fa      	ldr	r2, [r7, #12]
 8010914:	4313      	orrs	r3, r2
 8010916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	695b      	ldr	r3, [r3, #20]
 8010922:	4313      	orrs	r3, r2
 8010924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	68fa      	ldr	r2, [r7, #12]
 801092a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	689a      	ldr	r2, [r3, #8]
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	681a      	ldr	r2, [r3, #0]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	4a12      	ldr	r2, [pc, #72]	; (8010988 <TIM_Base_SetConfig+0x12c>)
 8010940:	4293      	cmp	r3, r2
 8010942:	d013      	beq.n	801096c <TIM_Base_SetConfig+0x110>
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	4a14      	ldr	r2, [pc, #80]	; (8010998 <TIM_Base_SetConfig+0x13c>)
 8010948:	4293      	cmp	r3, r2
 801094a:	d00f      	beq.n	801096c <TIM_Base_SetConfig+0x110>
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	4a14      	ldr	r2, [pc, #80]	; (80109a0 <TIM_Base_SetConfig+0x144>)
 8010950:	4293      	cmp	r3, r2
 8010952:	d00b      	beq.n	801096c <TIM_Base_SetConfig+0x110>
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	4a13      	ldr	r2, [pc, #76]	; (80109a4 <TIM_Base_SetConfig+0x148>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d007      	beq.n	801096c <TIM_Base_SetConfig+0x110>
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	4a12      	ldr	r2, [pc, #72]	; (80109a8 <TIM_Base_SetConfig+0x14c>)
 8010960:	4293      	cmp	r3, r2
 8010962:	d003      	beq.n	801096c <TIM_Base_SetConfig+0x110>
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	4a0d      	ldr	r2, [pc, #52]	; (801099c <TIM_Base_SetConfig+0x140>)
 8010968:	4293      	cmp	r3, r2
 801096a:	d103      	bne.n	8010974 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	691a      	ldr	r2, [r3, #16]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	2201      	movs	r2, #1
 8010978:	615a      	str	r2, [r3, #20]
}
 801097a:	bf00      	nop
 801097c:	3714      	adds	r7, #20
 801097e:	46bd      	mov	sp, r7
 8010980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010984:	4770      	bx	lr
 8010986:	bf00      	nop
 8010988:	40012c00 	.word	0x40012c00
 801098c:	40000400 	.word	0x40000400
 8010990:	40000800 	.word	0x40000800
 8010994:	40000c00 	.word	0x40000c00
 8010998:	40013400 	.word	0x40013400
 801099c:	40015000 	.word	0x40015000
 80109a0:	40014000 	.word	0x40014000
 80109a4:	40014400 	.word	0x40014400
 80109a8:	40014800 	.word	0x40014800

080109ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80109ac:	b480      	push	{r7}
 80109ae:	b087      	sub	sp, #28
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]
 80109b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	6a1b      	ldr	r3, [r3, #32]
 80109ba:	f023 0201 	bic.w	r2, r3, #1
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	6a1b      	ldr	r3, [r3, #32]
 80109c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	685b      	ldr	r3, [r3, #4]
 80109cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	699b      	ldr	r3, [r3, #24]
 80109d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80109da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	f023 0303 	bic.w	r3, r3, #3
 80109e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	68fa      	ldr	r2, [r7, #12]
 80109ee:	4313      	orrs	r3, r2
 80109f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80109f2:	697b      	ldr	r3, [r7, #20]
 80109f4:	f023 0302 	bic.w	r3, r3, #2
 80109f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	689b      	ldr	r3, [r3, #8]
 80109fe:	697a      	ldr	r2, [r7, #20]
 8010a00:	4313      	orrs	r3, r2
 8010a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	4a30      	ldr	r2, [pc, #192]	; (8010ac8 <TIM_OC1_SetConfig+0x11c>)
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	d013      	beq.n	8010a34 <TIM_OC1_SetConfig+0x88>
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	4a2f      	ldr	r2, [pc, #188]	; (8010acc <TIM_OC1_SetConfig+0x120>)
 8010a10:	4293      	cmp	r3, r2
 8010a12:	d00f      	beq.n	8010a34 <TIM_OC1_SetConfig+0x88>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	4a2e      	ldr	r2, [pc, #184]	; (8010ad0 <TIM_OC1_SetConfig+0x124>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d00b      	beq.n	8010a34 <TIM_OC1_SetConfig+0x88>
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	4a2d      	ldr	r2, [pc, #180]	; (8010ad4 <TIM_OC1_SetConfig+0x128>)
 8010a20:	4293      	cmp	r3, r2
 8010a22:	d007      	beq.n	8010a34 <TIM_OC1_SetConfig+0x88>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	4a2c      	ldr	r2, [pc, #176]	; (8010ad8 <TIM_OC1_SetConfig+0x12c>)
 8010a28:	4293      	cmp	r3, r2
 8010a2a:	d003      	beq.n	8010a34 <TIM_OC1_SetConfig+0x88>
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	4a2b      	ldr	r2, [pc, #172]	; (8010adc <TIM_OC1_SetConfig+0x130>)
 8010a30:	4293      	cmp	r3, r2
 8010a32:	d10c      	bne.n	8010a4e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	f023 0308 	bic.w	r3, r3, #8
 8010a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010a3c:	683b      	ldr	r3, [r7, #0]
 8010a3e:	68db      	ldr	r3, [r3, #12]
 8010a40:	697a      	ldr	r2, [r7, #20]
 8010a42:	4313      	orrs	r3, r2
 8010a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	f023 0304 	bic.w	r3, r3, #4
 8010a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	4a1d      	ldr	r2, [pc, #116]	; (8010ac8 <TIM_OC1_SetConfig+0x11c>)
 8010a52:	4293      	cmp	r3, r2
 8010a54:	d013      	beq.n	8010a7e <TIM_OC1_SetConfig+0xd2>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	4a1c      	ldr	r2, [pc, #112]	; (8010acc <TIM_OC1_SetConfig+0x120>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d00f      	beq.n	8010a7e <TIM_OC1_SetConfig+0xd2>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	4a1b      	ldr	r2, [pc, #108]	; (8010ad0 <TIM_OC1_SetConfig+0x124>)
 8010a62:	4293      	cmp	r3, r2
 8010a64:	d00b      	beq.n	8010a7e <TIM_OC1_SetConfig+0xd2>
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	4a1a      	ldr	r2, [pc, #104]	; (8010ad4 <TIM_OC1_SetConfig+0x128>)
 8010a6a:	4293      	cmp	r3, r2
 8010a6c:	d007      	beq.n	8010a7e <TIM_OC1_SetConfig+0xd2>
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	4a19      	ldr	r2, [pc, #100]	; (8010ad8 <TIM_OC1_SetConfig+0x12c>)
 8010a72:	4293      	cmp	r3, r2
 8010a74:	d003      	beq.n	8010a7e <TIM_OC1_SetConfig+0xd2>
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	4a18      	ldr	r2, [pc, #96]	; (8010adc <TIM_OC1_SetConfig+0x130>)
 8010a7a:	4293      	cmp	r3, r2
 8010a7c:	d111      	bne.n	8010aa2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010a7e:	693b      	ldr	r3, [r7, #16]
 8010a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010a86:	693b      	ldr	r3, [r7, #16]
 8010a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	695b      	ldr	r3, [r3, #20]
 8010a92:	693a      	ldr	r2, [r7, #16]
 8010a94:	4313      	orrs	r3, r2
 8010a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	699b      	ldr	r3, [r3, #24]
 8010a9c:	693a      	ldr	r2, [r7, #16]
 8010a9e:	4313      	orrs	r3, r2
 8010aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	693a      	ldr	r2, [r7, #16]
 8010aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	685a      	ldr	r2, [r3, #4]
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	697a      	ldr	r2, [r7, #20]
 8010aba:	621a      	str	r2, [r3, #32]
}
 8010abc:	bf00      	nop
 8010abe:	371c      	adds	r7, #28
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac6:	4770      	bx	lr
 8010ac8:	40012c00 	.word	0x40012c00
 8010acc:	40013400 	.word	0x40013400
 8010ad0:	40014000 	.word	0x40014000
 8010ad4:	40014400 	.word	0x40014400
 8010ad8:	40014800 	.word	0x40014800
 8010adc:	40015000 	.word	0x40015000

08010ae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010ae0:	b480      	push	{r7}
 8010ae2:	b087      	sub	sp, #28
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
 8010ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	6a1b      	ldr	r3, [r3, #32]
 8010aee:	f023 0210 	bic.w	r2, r3, #16
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	6a1b      	ldr	r3, [r3, #32]
 8010afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	685b      	ldr	r3, [r3, #4]
 8010b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	699b      	ldr	r3, [r3, #24]
 8010b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	021b      	lsls	r3, r3, #8
 8010b22:	68fa      	ldr	r2, [r7, #12]
 8010b24:	4313      	orrs	r3, r2
 8010b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010b28:	697b      	ldr	r3, [r7, #20]
 8010b2a:	f023 0320 	bic.w	r3, r3, #32
 8010b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010b30:	683b      	ldr	r3, [r7, #0]
 8010b32:	689b      	ldr	r3, [r3, #8]
 8010b34:	011b      	lsls	r3, r3, #4
 8010b36:	697a      	ldr	r2, [r7, #20]
 8010b38:	4313      	orrs	r3, r2
 8010b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	4a2c      	ldr	r2, [pc, #176]	; (8010bf0 <TIM_OC2_SetConfig+0x110>)
 8010b40:	4293      	cmp	r3, r2
 8010b42:	d007      	beq.n	8010b54 <TIM_OC2_SetConfig+0x74>
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	4a2b      	ldr	r2, [pc, #172]	; (8010bf4 <TIM_OC2_SetConfig+0x114>)
 8010b48:	4293      	cmp	r3, r2
 8010b4a:	d003      	beq.n	8010b54 <TIM_OC2_SetConfig+0x74>
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	4a2a      	ldr	r2, [pc, #168]	; (8010bf8 <TIM_OC2_SetConfig+0x118>)
 8010b50:	4293      	cmp	r3, r2
 8010b52:	d10d      	bne.n	8010b70 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	68db      	ldr	r3, [r3, #12]
 8010b60:	011b      	lsls	r3, r3, #4
 8010b62:	697a      	ldr	r2, [r7, #20]
 8010b64:	4313      	orrs	r3, r2
 8010b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010b68:	697b      	ldr	r3, [r7, #20]
 8010b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010b6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	4a1f      	ldr	r2, [pc, #124]	; (8010bf0 <TIM_OC2_SetConfig+0x110>)
 8010b74:	4293      	cmp	r3, r2
 8010b76:	d013      	beq.n	8010ba0 <TIM_OC2_SetConfig+0xc0>
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	4a1e      	ldr	r2, [pc, #120]	; (8010bf4 <TIM_OC2_SetConfig+0x114>)
 8010b7c:	4293      	cmp	r3, r2
 8010b7e:	d00f      	beq.n	8010ba0 <TIM_OC2_SetConfig+0xc0>
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	4a1e      	ldr	r2, [pc, #120]	; (8010bfc <TIM_OC2_SetConfig+0x11c>)
 8010b84:	4293      	cmp	r3, r2
 8010b86:	d00b      	beq.n	8010ba0 <TIM_OC2_SetConfig+0xc0>
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	4a1d      	ldr	r2, [pc, #116]	; (8010c00 <TIM_OC2_SetConfig+0x120>)
 8010b8c:	4293      	cmp	r3, r2
 8010b8e:	d007      	beq.n	8010ba0 <TIM_OC2_SetConfig+0xc0>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	4a1c      	ldr	r2, [pc, #112]	; (8010c04 <TIM_OC2_SetConfig+0x124>)
 8010b94:	4293      	cmp	r3, r2
 8010b96:	d003      	beq.n	8010ba0 <TIM_OC2_SetConfig+0xc0>
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	4a17      	ldr	r2, [pc, #92]	; (8010bf8 <TIM_OC2_SetConfig+0x118>)
 8010b9c:	4293      	cmp	r3, r2
 8010b9e:	d113      	bne.n	8010bc8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010ba0:	693b      	ldr	r3, [r7, #16]
 8010ba2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010ba6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010bae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	695b      	ldr	r3, [r3, #20]
 8010bb4:	009b      	lsls	r3, r3, #2
 8010bb6:	693a      	ldr	r2, [r7, #16]
 8010bb8:	4313      	orrs	r3, r2
 8010bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	699b      	ldr	r3, [r3, #24]
 8010bc0:	009b      	lsls	r3, r3, #2
 8010bc2:	693a      	ldr	r2, [r7, #16]
 8010bc4:	4313      	orrs	r3, r2
 8010bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	693a      	ldr	r2, [r7, #16]
 8010bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	68fa      	ldr	r2, [r7, #12]
 8010bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010bd4:	683b      	ldr	r3, [r7, #0]
 8010bd6:	685a      	ldr	r2, [r3, #4]
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	697a      	ldr	r2, [r7, #20]
 8010be0:	621a      	str	r2, [r3, #32]
}
 8010be2:	bf00      	nop
 8010be4:	371c      	adds	r7, #28
 8010be6:	46bd      	mov	sp, r7
 8010be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bec:	4770      	bx	lr
 8010bee:	bf00      	nop
 8010bf0:	40012c00 	.word	0x40012c00
 8010bf4:	40013400 	.word	0x40013400
 8010bf8:	40015000 	.word	0x40015000
 8010bfc:	40014000 	.word	0x40014000
 8010c00:	40014400 	.word	0x40014400
 8010c04:	40014800 	.word	0x40014800

08010c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b087      	sub	sp, #28
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
 8010c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	6a1b      	ldr	r3, [r3, #32]
 8010c16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6a1b      	ldr	r3, [r3, #32]
 8010c22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	685b      	ldr	r3, [r3, #4]
 8010c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	69db      	ldr	r3, [r3, #28]
 8010c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f023 0303 	bic.w	r3, r3, #3
 8010c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	68fa      	ldr	r2, [r7, #12]
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	689b      	ldr	r3, [r3, #8]
 8010c5a:	021b      	lsls	r3, r3, #8
 8010c5c:	697a      	ldr	r2, [r7, #20]
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	4a2b      	ldr	r2, [pc, #172]	; (8010d14 <TIM_OC3_SetConfig+0x10c>)
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d007      	beq.n	8010c7a <TIM_OC3_SetConfig+0x72>
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	4a2a      	ldr	r2, [pc, #168]	; (8010d18 <TIM_OC3_SetConfig+0x110>)
 8010c6e:	4293      	cmp	r3, r2
 8010c70:	d003      	beq.n	8010c7a <TIM_OC3_SetConfig+0x72>
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	4a29      	ldr	r2, [pc, #164]	; (8010d1c <TIM_OC3_SetConfig+0x114>)
 8010c76:	4293      	cmp	r3, r2
 8010c78:	d10d      	bne.n	8010c96 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010c80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	68db      	ldr	r3, [r3, #12]
 8010c86:	021b      	lsls	r3, r3, #8
 8010c88:	697a      	ldr	r2, [r7, #20]
 8010c8a:	4313      	orrs	r3, r2
 8010c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	4a1e      	ldr	r2, [pc, #120]	; (8010d14 <TIM_OC3_SetConfig+0x10c>)
 8010c9a:	4293      	cmp	r3, r2
 8010c9c:	d013      	beq.n	8010cc6 <TIM_OC3_SetConfig+0xbe>
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	4a1d      	ldr	r2, [pc, #116]	; (8010d18 <TIM_OC3_SetConfig+0x110>)
 8010ca2:	4293      	cmp	r3, r2
 8010ca4:	d00f      	beq.n	8010cc6 <TIM_OC3_SetConfig+0xbe>
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	4a1d      	ldr	r2, [pc, #116]	; (8010d20 <TIM_OC3_SetConfig+0x118>)
 8010caa:	4293      	cmp	r3, r2
 8010cac:	d00b      	beq.n	8010cc6 <TIM_OC3_SetConfig+0xbe>
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	4a1c      	ldr	r2, [pc, #112]	; (8010d24 <TIM_OC3_SetConfig+0x11c>)
 8010cb2:	4293      	cmp	r3, r2
 8010cb4:	d007      	beq.n	8010cc6 <TIM_OC3_SetConfig+0xbe>
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	4a1b      	ldr	r2, [pc, #108]	; (8010d28 <TIM_OC3_SetConfig+0x120>)
 8010cba:	4293      	cmp	r3, r2
 8010cbc:	d003      	beq.n	8010cc6 <TIM_OC3_SetConfig+0xbe>
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	4a16      	ldr	r2, [pc, #88]	; (8010d1c <TIM_OC3_SetConfig+0x114>)
 8010cc2:	4293      	cmp	r3, r2
 8010cc4:	d113      	bne.n	8010cee <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010ccc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010cce:	693b      	ldr	r3, [r7, #16]
 8010cd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	695b      	ldr	r3, [r3, #20]
 8010cda:	011b      	lsls	r3, r3, #4
 8010cdc:	693a      	ldr	r2, [r7, #16]
 8010cde:	4313      	orrs	r3, r2
 8010ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010ce2:	683b      	ldr	r3, [r7, #0]
 8010ce4:	699b      	ldr	r3, [r3, #24]
 8010ce6:	011b      	lsls	r3, r3, #4
 8010ce8:	693a      	ldr	r2, [r7, #16]
 8010cea:	4313      	orrs	r3, r2
 8010cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	693a      	ldr	r2, [r7, #16]
 8010cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	68fa      	ldr	r2, [r7, #12]
 8010cf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010cfa:	683b      	ldr	r3, [r7, #0]
 8010cfc:	685a      	ldr	r2, [r3, #4]
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	697a      	ldr	r2, [r7, #20]
 8010d06:	621a      	str	r2, [r3, #32]
}
 8010d08:	bf00      	nop
 8010d0a:	371c      	adds	r7, #28
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d12:	4770      	bx	lr
 8010d14:	40012c00 	.word	0x40012c00
 8010d18:	40013400 	.word	0x40013400
 8010d1c:	40015000 	.word	0x40015000
 8010d20:	40014000 	.word	0x40014000
 8010d24:	40014400 	.word	0x40014400
 8010d28:	40014800 	.word	0x40014800

08010d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b087      	sub	sp, #28
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
 8010d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6a1b      	ldr	r3, [r3, #32]
 8010d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	6a1b      	ldr	r3, [r3, #32]
 8010d46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	685b      	ldr	r3, [r3, #4]
 8010d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	69db      	ldr	r3, [r3, #28]
 8010d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	021b      	lsls	r3, r3, #8
 8010d6e:	68fa      	ldr	r2, [r7, #12]
 8010d70:	4313      	orrs	r3, r2
 8010d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010d74:	697b      	ldr	r3, [r7, #20]
 8010d76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010d7c:	683b      	ldr	r3, [r7, #0]
 8010d7e:	689b      	ldr	r3, [r3, #8]
 8010d80:	031b      	lsls	r3, r3, #12
 8010d82:	697a      	ldr	r2, [r7, #20]
 8010d84:	4313      	orrs	r3, r2
 8010d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	4a2c      	ldr	r2, [pc, #176]	; (8010e3c <TIM_OC4_SetConfig+0x110>)
 8010d8c:	4293      	cmp	r3, r2
 8010d8e:	d007      	beq.n	8010da0 <TIM_OC4_SetConfig+0x74>
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	4a2b      	ldr	r2, [pc, #172]	; (8010e40 <TIM_OC4_SetConfig+0x114>)
 8010d94:	4293      	cmp	r3, r2
 8010d96:	d003      	beq.n	8010da0 <TIM_OC4_SetConfig+0x74>
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	4a2a      	ldr	r2, [pc, #168]	; (8010e44 <TIM_OC4_SetConfig+0x118>)
 8010d9c:	4293      	cmp	r3, r2
 8010d9e:	d10d      	bne.n	8010dbc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8010da0:	697b      	ldr	r3, [r7, #20]
 8010da2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8010da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8010da8:	683b      	ldr	r3, [r7, #0]
 8010daa:	68db      	ldr	r3, [r3, #12]
 8010dac:	031b      	lsls	r3, r3, #12
 8010dae:	697a      	ldr	r2, [r7, #20]
 8010db0:	4313      	orrs	r3, r2
 8010db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8010db4:	697b      	ldr	r3, [r7, #20]
 8010db6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010dba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	4a1f      	ldr	r2, [pc, #124]	; (8010e3c <TIM_OC4_SetConfig+0x110>)
 8010dc0:	4293      	cmp	r3, r2
 8010dc2:	d013      	beq.n	8010dec <TIM_OC4_SetConfig+0xc0>
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	4a1e      	ldr	r2, [pc, #120]	; (8010e40 <TIM_OC4_SetConfig+0x114>)
 8010dc8:	4293      	cmp	r3, r2
 8010dca:	d00f      	beq.n	8010dec <TIM_OC4_SetConfig+0xc0>
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	4a1e      	ldr	r2, [pc, #120]	; (8010e48 <TIM_OC4_SetConfig+0x11c>)
 8010dd0:	4293      	cmp	r3, r2
 8010dd2:	d00b      	beq.n	8010dec <TIM_OC4_SetConfig+0xc0>
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	4a1d      	ldr	r2, [pc, #116]	; (8010e4c <TIM_OC4_SetConfig+0x120>)
 8010dd8:	4293      	cmp	r3, r2
 8010dda:	d007      	beq.n	8010dec <TIM_OC4_SetConfig+0xc0>
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	4a1c      	ldr	r2, [pc, #112]	; (8010e50 <TIM_OC4_SetConfig+0x124>)
 8010de0:	4293      	cmp	r3, r2
 8010de2:	d003      	beq.n	8010dec <TIM_OC4_SetConfig+0xc0>
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	4a17      	ldr	r2, [pc, #92]	; (8010e44 <TIM_OC4_SetConfig+0x118>)
 8010de8:	4293      	cmp	r3, r2
 8010dea:	d113      	bne.n	8010e14 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010dec:	693b      	ldr	r3, [r7, #16]
 8010dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010df2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010df4:	693b      	ldr	r3, [r7, #16]
 8010df6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8010dfa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	695b      	ldr	r3, [r3, #20]
 8010e00:	019b      	lsls	r3, r3, #6
 8010e02:	693a      	ldr	r2, [r7, #16]
 8010e04:	4313      	orrs	r3, r2
 8010e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8010e08:	683b      	ldr	r3, [r7, #0]
 8010e0a:	699b      	ldr	r3, [r3, #24]
 8010e0c:	019b      	lsls	r3, r3, #6
 8010e0e:	693a      	ldr	r2, [r7, #16]
 8010e10:	4313      	orrs	r3, r2
 8010e12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	693a      	ldr	r2, [r7, #16]
 8010e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	68fa      	ldr	r2, [r7, #12]
 8010e1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	685a      	ldr	r2, [r3, #4]
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	697a      	ldr	r2, [r7, #20]
 8010e2c:	621a      	str	r2, [r3, #32]
}
 8010e2e:	bf00      	nop
 8010e30:	371c      	adds	r7, #28
 8010e32:	46bd      	mov	sp, r7
 8010e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e38:	4770      	bx	lr
 8010e3a:	bf00      	nop
 8010e3c:	40012c00 	.word	0x40012c00
 8010e40:	40013400 	.word	0x40013400
 8010e44:	40015000 	.word	0x40015000
 8010e48:	40014000 	.word	0x40014000
 8010e4c:	40014400 	.word	0x40014400
 8010e50:	40014800 	.word	0x40014800

08010e54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010e54:	b480      	push	{r7}
 8010e56:	b087      	sub	sp, #28
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	6a1b      	ldr	r3, [r3, #32]
 8010e62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	6a1b      	ldr	r3, [r3, #32]
 8010e6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	685b      	ldr	r3, [r3, #4]
 8010e74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010e88:	683b      	ldr	r3, [r7, #0]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	68fa      	ldr	r2, [r7, #12]
 8010e8e:	4313      	orrs	r3, r2
 8010e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010e98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010e9a:	683b      	ldr	r3, [r7, #0]
 8010e9c:	689b      	ldr	r3, [r3, #8]
 8010e9e:	041b      	lsls	r3, r3, #16
 8010ea0:	693a      	ldr	r2, [r7, #16]
 8010ea2:	4313      	orrs	r3, r2
 8010ea4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	4a19      	ldr	r2, [pc, #100]	; (8010f10 <TIM_OC5_SetConfig+0xbc>)
 8010eaa:	4293      	cmp	r3, r2
 8010eac:	d013      	beq.n	8010ed6 <TIM_OC5_SetConfig+0x82>
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	4a18      	ldr	r2, [pc, #96]	; (8010f14 <TIM_OC5_SetConfig+0xc0>)
 8010eb2:	4293      	cmp	r3, r2
 8010eb4:	d00f      	beq.n	8010ed6 <TIM_OC5_SetConfig+0x82>
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	4a17      	ldr	r2, [pc, #92]	; (8010f18 <TIM_OC5_SetConfig+0xc4>)
 8010eba:	4293      	cmp	r3, r2
 8010ebc:	d00b      	beq.n	8010ed6 <TIM_OC5_SetConfig+0x82>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	4a16      	ldr	r2, [pc, #88]	; (8010f1c <TIM_OC5_SetConfig+0xc8>)
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	d007      	beq.n	8010ed6 <TIM_OC5_SetConfig+0x82>
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	4a15      	ldr	r2, [pc, #84]	; (8010f20 <TIM_OC5_SetConfig+0xcc>)
 8010eca:	4293      	cmp	r3, r2
 8010ecc:	d003      	beq.n	8010ed6 <TIM_OC5_SetConfig+0x82>
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	4a14      	ldr	r2, [pc, #80]	; (8010f24 <TIM_OC5_SetConfig+0xd0>)
 8010ed2:	4293      	cmp	r3, r2
 8010ed4:	d109      	bne.n	8010eea <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010edc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	695b      	ldr	r3, [r3, #20]
 8010ee2:	021b      	lsls	r3, r3, #8
 8010ee4:	697a      	ldr	r2, [r7, #20]
 8010ee6:	4313      	orrs	r3, r2
 8010ee8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	697a      	ldr	r2, [r7, #20]
 8010eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	68fa      	ldr	r2, [r7, #12]
 8010ef4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010ef6:	683b      	ldr	r3, [r7, #0]
 8010ef8:	685a      	ldr	r2, [r3, #4]
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	693a      	ldr	r2, [r7, #16]
 8010f02:	621a      	str	r2, [r3, #32]
}
 8010f04:	bf00      	nop
 8010f06:	371c      	adds	r7, #28
 8010f08:	46bd      	mov	sp, r7
 8010f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0e:	4770      	bx	lr
 8010f10:	40012c00 	.word	0x40012c00
 8010f14:	40013400 	.word	0x40013400
 8010f18:	40014000 	.word	0x40014000
 8010f1c:	40014400 	.word	0x40014400
 8010f20:	40014800 	.word	0x40014800
 8010f24:	40015000 	.word	0x40015000

08010f28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010f28:	b480      	push	{r7}
 8010f2a:	b087      	sub	sp, #28
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	6078      	str	r0, [r7, #4]
 8010f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	6a1b      	ldr	r3, [r3, #32]
 8010f36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6a1b      	ldr	r3, [r3, #32]
 8010f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	021b      	lsls	r3, r3, #8
 8010f62:	68fa      	ldr	r2, [r7, #12]
 8010f64:	4313      	orrs	r3, r2
 8010f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	689b      	ldr	r3, [r3, #8]
 8010f74:	051b      	lsls	r3, r3, #20
 8010f76:	693a      	ldr	r2, [r7, #16]
 8010f78:	4313      	orrs	r3, r2
 8010f7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	4a1a      	ldr	r2, [pc, #104]	; (8010fe8 <TIM_OC6_SetConfig+0xc0>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d013      	beq.n	8010fac <TIM_OC6_SetConfig+0x84>
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	4a19      	ldr	r2, [pc, #100]	; (8010fec <TIM_OC6_SetConfig+0xc4>)
 8010f88:	4293      	cmp	r3, r2
 8010f8a:	d00f      	beq.n	8010fac <TIM_OC6_SetConfig+0x84>
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	4a18      	ldr	r2, [pc, #96]	; (8010ff0 <TIM_OC6_SetConfig+0xc8>)
 8010f90:	4293      	cmp	r3, r2
 8010f92:	d00b      	beq.n	8010fac <TIM_OC6_SetConfig+0x84>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	4a17      	ldr	r2, [pc, #92]	; (8010ff4 <TIM_OC6_SetConfig+0xcc>)
 8010f98:	4293      	cmp	r3, r2
 8010f9a:	d007      	beq.n	8010fac <TIM_OC6_SetConfig+0x84>
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	4a16      	ldr	r2, [pc, #88]	; (8010ff8 <TIM_OC6_SetConfig+0xd0>)
 8010fa0:	4293      	cmp	r3, r2
 8010fa2:	d003      	beq.n	8010fac <TIM_OC6_SetConfig+0x84>
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	4a15      	ldr	r2, [pc, #84]	; (8010ffc <TIM_OC6_SetConfig+0xd4>)
 8010fa8:	4293      	cmp	r3, r2
 8010faa:	d109      	bne.n	8010fc0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010fb4:	683b      	ldr	r3, [r7, #0]
 8010fb6:	695b      	ldr	r3, [r3, #20]
 8010fb8:	029b      	lsls	r3, r3, #10
 8010fba:	697a      	ldr	r2, [r7, #20]
 8010fbc:	4313      	orrs	r3, r2
 8010fbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	697a      	ldr	r2, [r7, #20]
 8010fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	68fa      	ldr	r2, [r7, #12]
 8010fca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	685a      	ldr	r2, [r3, #4]
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	693a      	ldr	r2, [r7, #16]
 8010fd8:	621a      	str	r2, [r3, #32]
}
 8010fda:	bf00      	nop
 8010fdc:	371c      	adds	r7, #28
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe4:	4770      	bx	lr
 8010fe6:	bf00      	nop
 8010fe8:	40012c00 	.word	0x40012c00
 8010fec:	40013400 	.word	0x40013400
 8010ff0:	40014000 	.word	0x40014000
 8010ff4:	40014400 	.word	0x40014400
 8010ff8:	40014800 	.word	0x40014800
 8010ffc:	40015000 	.word	0x40015000

08011000 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b086      	sub	sp, #24
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
 8011008:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	689b      	ldr	r3, [r3, #8]
 8011010:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011012:	697b      	ldr	r3, [r7, #20]
 8011014:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8011018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801101c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 801101e:	683b      	ldr	r3, [r7, #0]
 8011020:	685b      	ldr	r3, [r3, #4]
 8011022:	697a      	ldr	r2, [r7, #20]
 8011024:	4313      	orrs	r3, r2
 8011026:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801102e:	f023 0307 	bic.w	r3, r3, #7
 8011032:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8011034:	683b      	ldr	r3, [r7, #0]
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	697a      	ldr	r2, [r7, #20]
 801103a:	4313      	orrs	r3, r2
 801103c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	697a      	ldr	r2, [r7, #20]
 8011044:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	685b      	ldr	r3, [r3, #4]
 801104a:	2b70      	cmp	r3, #112	; 0x70
 801104c:	d034      	beq.n	80110b8 <TIM_SlaveTimer_SetConfig+0xb8>
 801104e:	2b70      	cmp	r3, #112	; 0x70
 8011050:	d811      	bhi.n	8011076 <TIM_SlaveTimer_SetConfig+0x76>
 8011052:	2b30      	cmp	r3, #48	; 0x30
 8011054:	d07d      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 8011056:	2b30      	cmp	r3, #48	; 0x30
 8011058:	d806      	bhi.n	8011068 <TIM_SlaveTimer_SetConfig+0x68>
 801105a:	2b10      	cmp	r3, #16
 801105c:	d079      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 801105e:	2b20      	cmp	r3, #32
 8011060:	d077      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 8011062:	2b00      	cmp	r3, #0
 8011064:	d075      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
        assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
        break;
      }

    default:
      break;
 8011066:	e075      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8011068:	2b50      	cmp	r3, #80	; 0x50
 801106a:	d05e      	beq.n	801112a <TIM_SlaveTimer_SetConfig+0x12a>
 801106c:	2b60      	cmp	r3, #96	; 0x60
 801106e:	d066      	beq.n	801113e <TIM_SlaveTimer_SetConfig+0x13e>
 8011070:	2b40      	cmp	r3, #64	; 0x40
 8011072:	d02c      	beq.n	80110ce <TIM_SlaveTimer_SetConfig+0xce>
      break;
 8011074:	e06e      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8011076:	4a3a      	ldr	r2, [pc, #232]	; (8011160 <TIM_SlaveTimer_SetConfig+0x160>)
 8011078:	4293      	cmp	r3, r2
 801107a:	d06a      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 801107c:	4a38      	ldr	r2, [pc, #224]	; (8011160 <TIM_SlaveTimer_SetConfig+0x160>)
 801107e:	4293      	cmp	r3, r2
 8011080:	d809      	bhi.n	8011096 <TIM_SlaveTimer_SetConfig+0x96>
 8011082:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8011086:	d064      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 8011088:	4a36      	ldr	r2, [pc, #216]	; (8011164 <TIM_SlaveTimer_SetConfig+0x164>)
 801108a:	4293      	cmp	r3, r2
 801108c:	d061      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 801108e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011092:	d05e      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8011094:	e05e      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8011096:	4a34      	ldr	r2, [pc, #208]	; (8011168 <TIM_SlaveTimer_SetConfig+0x168>)
 8011098:	4293      	cmp	r3, r2
 801109a:	d05a      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 801109c:	4a32      	ldr	r2, [pc, #200]	; (8011168 <TIM_SlaveTimer_SetConfig+0x168>)
 801109e:	4293      	cmp	r3, r2
 80110a0:	d803      	bhi.n	80110aa <TIM_SlaveTimer_SetConfig+0xaa>
 80110a2:	4a32      	ldr	r2, [pc, #200]	; (801116c <TIM_SlaveTimer_SetConfig+0x16c>)
 80110a4:	4293      	cmp	r3, r2
 80110a6:	d054      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 80110a8:	e054      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 80110aa:	4a31      	ldr	r2, [pc, #196]	; (8011170 <TIM_SlaveTimer_SetConfig+0x170>)
 80110ac:	4293      	cmp	r3, r2
 80110ae:	d050      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
 80110b0:	4a30      	ldr	r2, [pc, #192]	; (8011174 <TIM_SlaveTimer_SetConfig+0x174>)
 80110b2:	4293      	cmp	r3, r2
 80110b4:	d04d      	beq.n	8011152 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 80110b6:	e04d      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	6818      	ldr	r0, [r3, #0]
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	68d9      	ldr	r1, [r3, #12]
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	689a      	ldr	r2, [r3, #8]
 80110c4:	683b      	ldr	r3, [r7, #0]
 80110c6:	691b      	ldr	r3, [r3, #16]
 80110c8:	f000 f8b5 	bl	8011236 <TIM_ETR_SetConfig>
      break;
 80110cc:	e042      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	2b05      	cmp	r3, #5
 80110d4:	d004      	beq.n	80110e0 <TIM_SlaveTimer_SetConfig+0xe0>
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 80110de:	d101      	bne.n	80110e4 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 80110e0:	2301      	movs	r3, #1
 80110e2:	e038      	b.n	8011156 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	6a1b      	ldr	r3, [r3, #32]
 80110ea:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	6a1a      	ldr	r2, [r3, #32]
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	f022 0201 	bic.w	r2, r2, #1
 80110fa:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	699b      	ldr	r3, [r3, #24]
 8011102:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801110a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 801110c:	683b      	ldr	r3, [r7, #0]
 801110e:	691b      	ldr	r3, [r3, #16]
 8011110:	011b      	lsls	r3, r3, #4
 8011112:	68fa      	ldr	r2, [r7, #12]
 8011114:	4313      	orrs	r3, r2
 8011116:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	68fa      	ldr	r2, [r7, #12]
 801111e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	693a      	ldr	r2, [r7, #16]
 8011126:	621a      	str	r2, [r3, #32]
      break;
 8011128:	e014      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	6818      	ldr	r0, [r3, #0]
 801112e:	683b      	ldr	r3, [r7, #0]
 8011130:	6899      	ldr	r1, [r3, #8]
 8011132:	683b      	ldr	r3, [r7, #0]
 8011134:	691b      	ldr	r3, [r3, #16]
 8011136:	461a      	mov	r2, r3
 8011138:	f000 f81e 	bl	8011178 <TIM_TI1_ConfigInputStage>
      break;
 801113c:	e00a      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6818      	ldr	r0, [r3, #0]
 8011142:	683b      	ldr	r3, [r7, #0]
 8011144:	6899      	ldr	r1, [r3, #8]
 8011146:	683b      	ldr	r3, [r7, #0]
 8011148:	691b      	ldr	r3, [r3, #16]
 801114a:	461a      	mov	r2, r3
 801114c:	f000 f843 	bl	80111d6 <TIM_TI2_ConfigInputStage>
      break;
 8011150:	e000      	b.n	8011154 <TIM_SlaveTimer_SetConfig+0x154>
        break;
 8011152:	bf00      	nop
  }
  return HAL_OK;
 8011154:	2300      	movs	r3, #0
}
 8011156:	4618      	mov	r0, r3
 8011158:	3718      	adds	r7, #24
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
 801115e:	bf00      	nop
 8011160:	00100030 	.word	0x00100030
 8011164:	00100020 	.word	0x00100020
 8011168:	00100050 	.word	0x00100050
 801116c:	00100040 	.word	0x00100040
 8011170:	00100060 	.word	0x00100060
 8011174:	00100070 	.word	0x00100070

08011178 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011178:	b480      	push	{r7}
 801117a:	b087      	sub	sp, #28
 801117c:	af00      	add	r7, sp, #0
 801117e:	60f8      	str	r0, [r7, #12]
 8011180:	60b9      	str	r1, [r7, #8]
 8011182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	6a1b      	ldr	r3, [r3, #32]
 8011188:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	6a1b      	ldr	r3, [r3, #32]
 801118e:	f023 0201 	bic.w	r2, r3, #1
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	699b      	ldr	r3, [r3, #24]
 801119a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801119c:	693b      	ldr	r3, [r7, #16]
 801119e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80111a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	011b      	lsls	r3, r3, #4
 80111a8:	693a      	ldr	r2, [r7, #16]
 80111aa:	4313      	orrs	r3, r2
 80111ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80111ae:	697b      	ldr	r3, [r7, #20]
 80111b0:	f023 030a 	bic.w	r3, r3, #10
 80111b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80111b6:	697a      	ldr	r2, [r7, #20]
 80111b8:	68bb      	ldr	r3, [r7, #8]
 80111ba:	4313      	orrs	r3, r2
 80111bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	693a      	ldr	r2, [r7, #16]
 80111c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	697a      	ldr	r2, [r7, #20]
 80111c8:	621a      	str	r2, [r3, #32]
}
 80111ca:	bf00      	nop
 80111cc:	371c      	adds	r7, #28
 80111ce:	46bd      	mov	sp, r7
 80111d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d4:	4770      	bx	lr

080111d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80111d6:	b480      	push	{r7}
 80111d8:	b087      	sub	sp, #28
 80111da:	af00      	add	r7, sp, #0
 80111dc:	60f8      	str	r0, [r7, #12]
 80111de:	60b9      	str	r1, [r7, #8]
 80111e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	6a1b      	ldr	r3, [r3, #32]
 80111e6:	f023 0210 	bic.w	r2, r3, #16
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	699b      	ldr	r3, [r3, #24]
 80111f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	6a1b      	ldr	r3, [r3, #32]
 80111f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80111fa:	697b      	ldr	r3, [r7, #20]
 80111fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011200:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	031b      	lsls	r3, r3, #12
 8011206:	697a      	ldr	r2, [r7, #20]
 8011208:	4313      	orrs	r3, r2
 801120a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8011212:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011214:	68bb      	ldr	r3, [r7, #8]
 8011216:	011b      	lsls	r3, r3, #4
 8011218:	693a      	ldr	r2, [r7, #16]
 801121a:	4313      	orrs	r3, r2
 801121c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	697a      	ldr	r2, [r7, #20]
 8011222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	693a      	ldr	r2, [r7, #16]
 8011228:	621a      	str	r2, [r3, #32]
}
 801122a:	bf00      	nop
 801122c:	371c      	adds	r7, #28
 801122e:	46bd      	mov	sp, r7
 8011230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011234:	4770      	bx	lr

08011236 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011236:	b480      	push	{r7}
 8011238:	b087      	sub	sp, #28
 801123a:	af00      	add	r7, sp, #0
 801123c:	60f8      	str	r0, [r7, #12]
 801123e:	60b9      	str	r1, [r7, #8]
 8011240:	607a      	str	r2, [r7, #4]
 8011242:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	689b      	ldr	r3, [r3, #8]
 8011248:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801124a:	697b      	ldr	r3, [r7, #20]
 801124c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8011250:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011252:	683b      	ldr	r3, [r7, #0]
 8011254:	021a      	lsls	r2, r3, #8
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	431a      	orrs	r2, r3
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	4313      	orrs	r3, r2
 801125e:	697a      	ldr	r2, [r7, #20]
 8011260:	4313      	orrs	r3, r2
 8011262:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	697a      	ldr	r2, [r7, #20]
 8011268:	609a      	str	r2, [r3, #8]
}
 801126a:	bf00      	nop
 801126c:	371c      	adds	r7, #28
 801126e:	46bd      	mov	sp, r7
 8011270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011274:	4770      	bx	lr

08011276 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8011276:	b480      	push	{r7}
 8011278:	b087      	sub	sp, #28
 801127a:	af00      	add	r7, sp, #0
 801127c:	60f8      	str	r0, [r7, #12]
 801127e:	60b9      	str	r1, [r7, #8]
 8011280:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	f003 031f 	and.w	r3, r3, #31
 8011288:	2201      	movs	r2, #1
 801128a:	fa02 f303 	lsl.w	r3, r2, r3
 801128e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	6a1a      	ldr	r2, [r3, #32]
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	43db      	mvns	r3, r3
 8011298:	401a      	ands	r2, r3
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	6a1a      	ldr	r2, [r3, #32]
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	f003 031f 	and.w	r3, r3, #31
 80112a8:	6879      	ldr	r1, [r7, #4]
 80112aa:	fa01 f303 	lsl.w	r3, r1, r3
 80112ae:	431a      	orrs	r2, r3
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	621a      	str	r2, [r3, #32]
}
 80112b4:	bf00      	nop
 80112b6:	371c      	adds	r7, #28
 80112b8:	46bd      	mov	sp, r7
 80112ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112be:	4770      	bx	lr

080112c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80112c0:	b480      	push	{r7}
 80112c2:	b085      	sub	sp, #20
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
 80112c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80112d0:	2b01      	cmp	r3, #1
 80112d2:	d101      	bne.n	80112d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80112d4:	2302      	movs	r3, #2
 80112d6:	e074      	b.n	80113c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2201      	movs	r2, #1
 80112dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	2202      	movs	r2, #2
 80112e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	685b      	ldr	r3, [r3, #4]
 80112ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	689b      	ldr	r3, [r3, #8]
 80112f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	4a34      	ldr	r2, [pc, #208]	; (80113d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80112fe:	4293      	cmp	r3, r2
 8011300:	d009      	beq.n	8011316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	4a33      	ldr	r2, [pc, #204]	; (80113d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011308:	4293      	cmp	r3, r2
 801130a:	d004      	beq.n	8011316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	4a31      	ldr	r2, [pc, #196]	; (80113d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011312:	4293      	cmp	r3, r2
 8011314:	d108      	bne.n	8011328 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 801131c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	685b      	ldr	r3, [r3, #4]
 8011322:	68fa      	ldr	r2, [r7, #12]
 8011324:	4313      	orrs	r3, r2
 8011326:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 801132e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011332:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	68fa      	ldr	r2, [r7, #12]
 801133a:	4313      	orrs	r3, r2
 801133c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	68fa      	ldr	r2, [r7, #12]
 8011344:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	4a21      	ldr	r2, [pc, #132]	; (80113d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801134c:	4293      	cmp	r3, r2
 801134e:	d022      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011358:	d01d      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	4a1f      	ldr	r2, [pc, #124]	; (80113dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8011360:	4293      	cmp	r3, r2
 8011362:	d018      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	4a1d      	ldr	r2, [pc, #116]	; (80113e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d013      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	4a1c      	ldr	r2, [pc, #112]	; (80113e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8011374:	4293      	cmp	r3, r2
 8011376:	d00e      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	4a15      	ldr	r2, [pc, #84]	; (80113d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801137e:	4293      	cmp	r3, r2
 8011380:	d009      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	4a18      	ldr	r2, [pc, #96]	; (80113e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8011388:	4293      	cmp	r3, r2
 801138a:	d004      	beq.n	8011396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4a11      	ldr	r2, [pc, #68]	; (80113d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011392:	4293      	cmp	r3, r2
 8011394:	d10c      	bne.n	80113b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801139c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801139e:	683b      	ldr	r3, [r7, #0]
 80113a0:	689b      	ldr	r3, [r3, #8]
 80113a2:	68ba      	ldr	r2, [r7, #8]
 80113a4:	4313      	orrs	r3, r2
 80113a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	68ba      	ldr	r2, [r7, #8]
 80113ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	2201      	movs	r2, #1
 80113b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2200      	movs	r2, #0
 80113bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80113c0:	2300      	movs	r3, #0
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3714      	adds	r7, #20
 80113c6:	46bd      	mov	sp, r7
 80113c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113cc:	4770      	bx	lr
 80113ce:	bf00      	nop
 80113d0:	40012c00 	.word	0x40012c00
 80113d4:	40013400 	.word	0x40013400
 80113d8:	40015000 	.word	0x40015000
 80113dc:	40000400 	.word	0x40000400
 80113e0:	40000800 	.word	0x40000800
 80113e4:	40000c00 	.word	0x40000c00
 80113e8:	40014000 	.word	0x40014000

080113ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80113ec:	b480      	push	{r7}
 80113ee:	b085      	sub	sp, #20
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
 80113f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80113f6:	2300      	movs	r3, #0
 80113f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011400:	2b01      	cmp	r3, #1
 8011402:	d101      	bne.n	8011408 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8011404:	2302      	movs	r3, #2
 8011406:	e096      	b.n	8011536 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	2201      	movs	r2, #1
 801140c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8011416:	683b      	ldr	r3, [r7, #0]
 8011418:	68db      	ldr	r3, [r3, #12]
 801141a:	4313      	orrs	r3, r2
 801141c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8011424:	683b      	ldr	r3, [r7, #0]
 8011426:	689b      	ldr	r3, [r3, #8]
 8011428:	4313      	orrs	r3, r2
 801142a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	685b      	ldr	r3, [r3, #4]
 8011436:	4313      	orrs	r3, r2
 8011438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	4313      	orrs	r3, r2
 8011446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801144e:	683b      	ldr	r3, [r7, #0]
 8011450:	691b      	ldr	r3, [r3, #16]
 8011452:	4313      	orrs	r3, r2
 8011454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	695b      	ldr	r3, [r3, #20]
 8011460:	4313      	orrs	r3, r2
 8011462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801146e:	4313      	orrs	r3, r2
 8011470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8011478:	683b      	ldr	r3, [r7, #0]
 801147a:	699b      	ldr	r3, [r3, #24]
 801147c:	041b      	lsls	r3, r3, #16
 801147e:	4313      	orrs	r3, r2
 8011480:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	4a2f      	ldr	r2, [pc, #188]	; (8011544 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8011488:	4293      	cmp	r3, r2
 801148a:	d009      	beq.n	80114a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	4a2d      	ldr	r2, [pc, #180]	; (8011548 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8011492:	4293      	cmp	r3, r2
 8011494:	d004      	beq.n	80114a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	4a2c      	ldr	r2, [pc, #176]	; (801154c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 801149c:	4293      	cmp	r3, r2
 801149e:	d106      	bne.n	80114ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80114a6:	683b      	ldr	r3, [r7, #0]
 80114a8:	69db      	ldr	r3, [r3, #28]
 80114aa:	4313      	orrs	r3, r2
 80114ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	4a24      	ldr	r2, [pc, #144]	; (8011544 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80114b4:	4293      	cmp	r3, r2
 80114b6:	d009      	beq.n	80114cc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4a22      	ldr	r2, [pc, #136]	; (8011548 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80114be:	4293      	cmp	r3, r2
 80114c0:	d004      	beq.n	80114cc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	4a21      	ldr	r2, [pc, #132]	; (801154c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80114c8:	4293      	cmp	r3, r2
 80114ca:	d12b      	bne.n	8011524 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114d6:	051b      	lsls	r3, r3, #20
 80114d8:	4313      	orrs	r3, r2
 80114da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	6a1b      	ldr	r3, [r3, #32]
 80114e6:	4313      	orrs	r3, r2
 80114e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80114f0:	683b      	ldr	r3, [r7, #0]
 80114f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114f4:	4313      	orrs	r3, r2
 80114f6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	4a11      	ldr	r2, [pc, #68]	; (8011544 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80114fe:	4293      	cmp	r3, r2
 8011500:	d009      	beq.n	8011516 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	4a10      	ldr	r2, [pc, #64]	; (8011548 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8011508:	4293      	cmp	r3, r2
 801150a:	d004      	beq.n	8011516 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	4a0e      	ldr	r2, [pc, #56]	; (801154c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8011512:	4293      	cmp	r3, r2
 8011514:	d106      	bne.n	8011524 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011520:	4313      	orrs	r3, r2
 8011522:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	68fa      	ldr	r2, [r7, #12]
 801152a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	2200      	movs	r2, #0
 8011530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8011534:	2300      	movs	r3, #0
}
 8011536:	4618      	mov	r0, r3
 8011538:	3714      	adds	r7, #20
 801153a:	46bd      	mov	sp, r7
 801153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011540:	4770      	bx	lr
 8011542:	bf00      	nop
 8011544:	40012c00 	.word	0x40012c00
 8011548:	40013400 	.word	0x40013400
 801154c:	40015000 	.word	0x40015000

08011550 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011550:	b480      	push	{r7}
 8011552:	b083      	sub	sp, #12
 8011554:	af00      	add	r7, sp, #0
 8011556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011558:	bf00      	nop
 801155a:	370c      	adds	r7, #12
 801155c:	46bd      	mov	sp, r7
 801155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011562:	4770      	bx	lr

08011564 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011564:	b480      	push	{r7}
 8011566:	b083      	sub	sp, #12
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801156c:	bf00      	nop
 801156e:	370c      	adds	r7, #12
 8011570:	46bd      	mov	sp, r7
 8011572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011576:	4770      	bx	lr

08011578 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011578:	b480      	push	{r7}
 801157a:	b083      	sub	sp, #12
 801157c:	af00      	add	r7, sp, #0
 801157e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011580:	bf00      	nop
 8011582:	370c      	adds	r7, #12
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr

0801158c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 801158c:	b480      	push	{r7}
 801158e:	b083      	sub	sp, #12
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8011594:	bf00      	nop
 8011596:	370c      	adds	r7, #12
 8011598:	46bd      	mov	sp, r7
 801159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801159e:	4770      	bx	lr

080115a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80115a0:	b480      	push	{r7}
 80115a2:	b083      	sub	sp, #12
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80115a8:	bf00      	nop
 80115aa:	370c      	adds	r7, #12
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr

080115b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80115b4:	b480      	push	{r7}
 80115b6:	b083      	sub	sp, #12
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80115bc:	bf00      	nop
 80115be:	370c      	adds	r7, #12
 80115c0:	46bd      	mov	sp, r7
 80115c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c6:	4770      	bx	lr

080115c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80115c8:	b480      	push	{r7}
 80115ca:	b083      	sub	sp, #12
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80115d0:	bf00      	nop
 80115d2:	370c      	adds	r7, #12
 80115d4:	46bd      	mov	sp, r7
 80115d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115da:	4770      	bx	lr

080115dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b082      	sub	sp, #8
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d101      	bne.n	80115ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80115ea:	2301      	movs	r3, #1
 80115ec:	e042      	b.n	8011674 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d106      	bne.n	8011606 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	2200      	movs	r2, #0
 80115fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011600:	6878      	ldr	r0, [r7, #4]
 8011602:	f7fb faf5 	bl	800cbf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2224      	movs	r2, #36	; 0x24
 801160a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	681a      	ldr	r2, [r3, #0]
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	f022 0201 	bic.w	r2, r2, #1
 801161c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801161e:	6878      	ldr	r0, [r7, #4]
 8011620:	f000 fb2e 	bl	8011c80 <UART_SetConfig>
 8011624:	4603      	mov	r3, r0
 8011626:	2b01      	cmp	r3, #1
 8011628:	d101      	bne.n	801162e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 801162a:	2301      	movs	r3, #1
 801162c:	e022      	b.n	8011674 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011632:	2b00      	cmp	r3, #0
 8011634:	d002      	beq.n	801163c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f000 fdf4 	bl	8012224 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	685a      	ldr	r2, [r3, #4]
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801164a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	689a      	ldr	r2, [r3, #8]
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801165a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	681a      	ldr	r2, [r3, #0]
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	f042 0201 	orr.w	r2, r2, #1
 801166a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801166c:	6878      	ldr	r0, [r7, #4]
 801166e:	f000 fe7b 	bl	8012368 <UART_CheckIdleState>
 8011672:	4603      	mov	r3, r0
}
 8011674:	4618      	mov	r0, r3
 8011676:	3708      	adds	r7, #8
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}

0801167c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b08a      	sub	sp, #40	; 0x28
 8011680:	af02      	add	r7, sp, #8
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	603b      	str	r3, [r7, #0]
 8011688:	4613      	mov	r3, r2
 801168a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011692:	2b20      	cmp	r3, #32
 8011694:	f040 8083 	bne.w	801179e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8011698:	68bb      	ldr	r3, [r7, #8]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d002      	beq.n	80116a4 <HAL_UART_Transmit+0x28>
 801169e:	88fb      	ldrh	r3, [r7, #6]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d101      	bne.n	80116a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80116a4:	2301      	movs	r3, #1
 80116a6:	e07b      	b.n	80117a0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80116ae:	2b01      	cmp	r3, #1
 80116b0:	d101      	bne.n	80116b6 <HAL_UART_Transmit+0x3a>
 80116b2:	2302      	movs	r3, #2
 80116b4:	e074      	b.n	80117a0 <HAL_UART_Transmit+0x124>
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	2201      	movs	r2, #1
 80116ba:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	2200      	movs	r2, #0
 80116c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	2221      	movs	r2, #33	; 0x21
 80116ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80116ce:	f7fc f84f 	bl	800d770 <HAL_GetTick>
 80116d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	88fa      	ldrh	r2, [r7, #6]
 80116d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	88fa      	ldrh	r2, [r7, #6]
 80116e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	689b      	ldr	r3, [r3, #8]
 80116e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80116ec:	d108      	bne.n	8011700 <HAL_UART_Transmit+0x84>
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	691b      	ldr	r3, [r3, #16]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d104      	bne.n	8011700 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80116f6:	2300      	movs	r3, #0
 80116f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	61bb      	str	r3, [r7, #24]
 80116fe:	e003      	b.n	8011708 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8011700:	68bb      	ldr	r3, [r7, #8]
 8011702:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011704:	2300      	movs	r3, #0
 8011706:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	2200      	movs	r2, #0
 801170c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8011710:	e02c      	b.n	801176c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	9300      	str	r3, [sp, #0]
 8011716:	697b      	ldr	r3, [r7, #20]
 8011718:	2200      	movs	r2, #0
 801171a:	2180      	movs	r1, #128	; 0x80
 801171c:	68f8      	ldr	r0, [r7, #12]
 801171e:	f000 fe6b 	bl	80123f8 <UART_WaitOnFlagUntilTimeout>
 8011722:	4603      	mov	r3, r0
 8011724:	2b00      	cmp	r3, #0
 8011726:	d001      	beq.n	801172c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8011728:	2303      	movs	r3, #3
 801172a:	e039      	b.n	80117a0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 801172c:	69fb      	ldr	r3, [r7, #28]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d10b      	bne.n	801174a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8011732:	69bb      	ldr	r3, [r7, #24]
 8011734:	881b      	ldrh	r3, [r3, #0]
 8011736:	461a      	mov	r2, r3
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011740:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8011742:	69bb      	ldr	r3, [r7, #24]
 8011744:	3302      	adds	r3, #2
 8011746:	61bb      	str	r3, [r7, #24]
 8011748:	e007      	b.n	801175a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801174a:	69fb      	ldr	r3, [r7, #28]
 801174c:	781a      	ldrb	r2, [r3, #0]
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8011754:	69fb      	ldr	r3, [r7, #28]
 8011756:	3301      	adds	r3, #1
 8011758:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8011760:	b29b      	uxth	r3, r3
 8011762:	3b01      	subs	r3, #1
 8011764:	b29a      	uxth	r2, r3
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8011772:	b29b      	uxth	r3, r3
 8011774:	2b00      	cmp	r3, #0
 8011776:	d1cc      	bne.n	8011712 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	9300      	str	r3, [sp, #0]
 801177c:	697b      	ldr	r3, [r7, #20]
 801177e:	2200      	movs	r2, #0
 8011780:	2140      	movs	r1, #64	; 0x40
 8011782:	68f8      	ldr	r0, [r7, #12]
 8011784:	f000 fe38 	bl	80123f8 <UART_WaitOnFlagUntilTimeout>
 8011788:	4603      	mov	r3, r0
 801178a:	2b00      	cmp	r3, #0
 801178c:	d001      	beq.n	8011792 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 801178e:	2303      	movs	r3, #3
 8011790:	e006      	b.n	80117a0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	2220      	movs	r2, #32
 8011796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 801179a:	2300      	movs	r3, #0
 801179c:	e000      	b.n	80117a0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 801179e:	2302      	movs	r3, #2
  }
}
 80117a0:	4618      	mov	r0, r3
 80117a2:	3720      	adds	r7, #32
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bd80      	pop	{r7, pc}

080117a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80117a8:	b480      	push	{r7}
 80117aa:	b085      	sub	sp, #20
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	60f8      	str	r0, [r7, #12]
 80117b0:	60b9      	str	r1, [r7, #8]
 80117b2:	4613      	mov	r3, r2
 80117b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80117bc:	2b20      	cmp	r3, #32
 80117be:	f040 80bc 	bne.w	801193a <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d002      	beq.n	80117ce <HAL_UART_Receive_IT+0x26>
 80117c8:	88fb      	ldrh	r3, [r7, #6]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d101      	bne.n	80117d2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80117ce:	2301      	movs	r3, #1
 80117d0:	e0b4      	b.n	801193c <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80117d8:	2b01      	cmp	r3, #1
 80117da:	d101      	bne.n	80117e0 <HAL_UART_Receive_IT+0x38>
 80117dc:	2302      	movs	r3, #2
 80117de:	e0ad      	b.n	801193c <HAL_UART_Receive_IT+0x194>
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	2201      	movs	r2, #1
 80117e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	68ba      	ldr	r2, [r7, #8]
 80117ec:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	88fa      	ldrh	r2, [r7, #6]
 80117f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	88fa      	ldrh	r2, [r7, #6]
 80117fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	2200      	movs	r2, #0
 8011802:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	689b      	ldr	r3, [r3, #8]
 8011808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801180c:	d10e      	bne.n	801182c <HAL_UART_Receive_IT+0x84>
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	691b      	ldr	r3, [r3, #16]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d105      	bne.n	8011822 <HAL_UART_Receive_IT+0x7a>
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	f240 12ff 	movw	r2, #511	; 0x1ff
 801181c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011820:	e02d      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	22ff      	movs	r2, #255	; 0xff
 8011826:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801182a:	e028      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	689b      	ldr	r3, [r3, #8]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d10d      	bne.n	8011850 <HAL_UART_Receive_IT+0xa8>
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	691b      	ldr	r3, [r3, #16]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d104      	bne.n	8011846 <HAL_UART_Receive_IT+0x9e>
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	22ff      	movs	r2, #255	; 0xff
 8011840:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011844:	e01b      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	227f      	movs	r2, #127	; 0x7f
 801184a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801184e:	e016      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	689b      	ldr	r3, [r3, #8]
 8011854:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011858:	d10d      	bne.n	8011876 <HAL_UART_Receive_IT+0xce>
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	691b      	ldr	r3, [r3, #16]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d104      	bne.n	801186c <HAL_UART_Receive_IT+0xc4>
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	227f      	movs	r2, #127	; 0x7f
 8011866:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801186a:	e008      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	223f      	movs	r2, #63	; 0x3f
 8011870:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011874:	e003      	b.n	801187e <HAL_UART_Receive_IT+0xd6>
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	2200      	movs	r2, #0
 801187a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	2200      	movs	r2, #0
 8011882:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	2222      	movs	r2, #34	; 0x22
 801188a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	689a      	ldr	r2, [r3, #8]
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	f042 0201 	orr.w	r2, r2, #1
 801189c:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80118a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80118a6:	d12a      	bne.n	80118fe <HAL_UART_Receive_IT+0x156>
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80118ae:	88fa      	ldrh	r2, [r7, #6]
 80118b0:	429a      	cmp	r2, r3
 80118b2:	d324      	bcc.n	80118fe <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	689b      	ldr	r3, [r3, #8]
 80118b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80118bc:	d107      	bne.n	80118ce <HAL_UART_Receive_IT+0x126>
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	691b      	ldr	r3, [r3, #16]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d103      	bne.n	80118ce <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	4a1f      	ldr	r2, [pc, #124]	; (8011948 <HAL_UART_Receive_IT+0x1a0>)
 80118ca:	66da      	str	r2, [r3, #108]	; 0x6c
 80118cc:	e002      	b.n	80118d4 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	4a1e      	ldr	r2, [pc, #120]	; (801194c <HAL_UART_Receive_IT+0x1a4>)
 80118d2:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	2200      	movs	r2, #0
 80118d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	681a      	ldr	r2, [r3, #0]
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80118ea:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	689a      	ldr	r2, [r3, #8]
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80118fa:	609a      	str	r2, [r3, #8]
 80118fc:	e01b      	b.n	8011936 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	689b      	ldr	r3, [r3, #8]
 8011902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011906:	d107      	bne.n	8011918 <HAL_UART_Receive_IT+0x170>
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	691b      	ldr	r3, [r3, #16]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d103      	bne.n	8011918 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	4a0f      	ldr	r2, [pc, #60]	; (8011950 <HAL_UART_Receive_IT+0x1a8>)
 8011914:	66da      	str	r2, [r3, #108]	; 0x6c
 8011916:	e002      	b.n	801191e <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	4a0e      	ldr	r2, [pc, #56]	; (8011954 <HAL_UART_Receive_IT+0x1ac>)
 801191c:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	2200      	movs	r2, #0
 8011922:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	681a      	ldr	r2, [r3, #0]
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8011934:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8011936:	2300      	movs	r3, #0
 8011938:	e000      	b.n	801193c <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 801193a:	2302      	movs	r3, #2
  }
}
 801193c:	4618      	mov	r0, r3
 801193e:	3714      	adds	r7, #20
 8011940:	46bd      	mov	sp, r7
 8011942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011946:	4770      	bx	lr
 8011948:	080127fd 	.word	0x080127fd
 801194c:	080126f5 	.word	0x080126f5
 8011950:	08012649 	.word	0x08012649
 8011954:	0801259f 	.word	0x0801259f

08011958 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b088      	sub	sp, #32
 801195c:	af00      	add	r7, sp, #0
 801195e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	69db      	ldr	r3, [r3, #28]
 8011966:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	689b      	ldr	r3, [r3, #8]
 8011976:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011978:	69fa      	ldr	r2, [r7, #28]
 801197a:	f640 030f 	movw	r3, #2063	; 0x80f
 801197e:	4013      	ands	r3, r2
 8011980:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d118      	bne.n	80119ba <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011988:	69fb      	ldr	r3, [r7, #28]
 801198a:	f003 0320 	and.w	r3, r3, #32
 801198e:	2b00      	cmp	r3, #0
 8011990:	d013      	beq.n	80119ba <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011992:	69bb      	ldr	r3, [r7, #24]
 8011994:	f003 0320 	and.w	r3, r3, #32
 8011998:	2b00      	cmp	r3, #0
 801199a:	d104      	bne.n	80119a6 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801199c:	697b      	ldr	r3, [r7, #20]
 801199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d009      	beq.n	80119ba <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	f000 8145 	beq.w	8011c3a <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119b4:	6878      	ldr	r0, [r7, #4]
 80119b6:	4798      	blx	r3
      }
      return;
 80119b8:	e13f      	b.n	8011c3a <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	f000 80e8 	beq.w	8011b92 <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80119c2:	697a      	ldr	r2, [r7, #20]
 80119c4:	4ba1      	ldr	r3, [pc, #644]	; (8011c4c <HAL_UART_IRQHandler+0x2f4>)
 80119c6:	4013      	ands	r3, r2
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d105      	bne.n	80119d8 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80119cc:	69ba      	ldr	r2, [r7, #24]
 80119ce:	4ba0      	ldr	r3, [pc, #640]	; (8011c50 <HAL_UART_IRQHandler+0x2f8>)
 80119d0:	4013      	ands	r3, r2
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	f000 80dd 	beq.w	8011b92 <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80119d8:	69fb      	ldr	r3, [r7, #28]
 80119da:	f003 0301 	and.w	r3, r3, #1
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d010      	beq.n	8011a04 <HAL_UART_IRQHandler+0xac>
 80119e2:	69bb      	ldr	r3, [r7, #24]
 80119e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d00b      	beq.n	8011a04 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	2201      	movs	r2, #1
 80119f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80119fa:	f043 0201 	orr.w	r2, r3, #1
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011a04:	69fb      	ldr	r3, [r7, #28]
 8011a06:	f003 0302 	and.w	r3, r3, #2
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d010      	beq.n	8011a30 <HAL_UART_IRQHandler+0xd8>
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	f003 0301 	and.w	r3, r3, #1
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d00b      	beq.n	8011a30 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	2202      	movs	r2, #2
 8011a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a26:	f043 0204 	orr.w	r2, r3, #4
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011a30:	69fb      	ldr	r3, [r7, #28]
 8011a32:	f003 0304 	and.w	r3, r3, #4
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d010      	beq.n	8011a5c <HAL_UART_IRQHandler+0x104>
 8011a3a:	697b      	ldr	r3, [r7, #20]
 8011a3c:	f003 0301 	and.w	r3, r3, #1
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d00b      	beq.n	8011a5c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	2204      	movs	r2, #4
 8011a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a52:	f043 0202 	orr.w	r2, r3, #2
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011a5c:	69fb      	ldr	r3, [r7, #28]
 8011a5e:	f003 0308 	and.w	r3, r3, #8
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d015      	beq.n	8011a92 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011a66:	69bb      	ldr	r3, [r7, #24]
 8011a68:	f003 0320 	and.w	r3, r3, #32
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d104      	bne.n	8011a7a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011a70:	697a      	ldr	r2, [r7, #20]
 8011a72:	4b76      	ldr	r3, [pc, #472]	; (8011c4c <HAL_UART_IRQHandler+0x2f4>)
 8011a74:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d00b      	beq.n	8011a92 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	2208      	movs	r2, #8
 8011a80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a88:	f043 0208 	orr.w	r2, r3, #8
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011a92:	69fb      	ldr	r3, [r7, #28]
 8011a94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d011      	beq.n	8011ac0 <HAL_UART_IRQHandler+0x168>
 8011a9c:	69bb      	ldr	r3, [r7, #24]
 8011a9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d00c      	beq.n	8011ac0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ab6:	f043 0220 	orr.w	r2, r3, #32
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	f000 80b9 	beq.w	8011c3e <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011acc:	69fb      	ldr	r3, [r7, #28]
 8011ace:	f003 0320 	and.w	r3, r3, #32
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d011      	beq.n	8011afa <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	f003 0320 	and.w	r3, r3, #32
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d104      	bne.n	8011aea <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011ae0:	697b      	ldr	r3, [r7, #20]
 8011ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d007      	beq.n	8011afa <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d003      	beq.n	8011afa <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011af6:	6878      	ldr	r0, [r7, #4]
 8011af8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011b00:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	689b      	ldr	r3, [r3, #8]
 8011b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b0c:	2b40      	cmp	r3, #64	; 0x40
 8011b0e:	d004      	beq.n	8011b1a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d031      	beq.n	8011b7e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8011b1a:	6878      	ldr	r0, [r7, #4]
 8011b1c:	f000 fcec 	bl	80124f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	689b      	ldr	r3, [r3, #8]
 8011b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b2a:	2b40      	cmp	r3, #64	; 0x40
 8011b2c:	d123      	bne.n	8011b76 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	689a      	ldr	r2, [r3, #8]
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011b3c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d013      	beq.n	8011b6e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b4a:	4a42      	ldr	r2, [pc, #264]	; (8011c54 <HAL_UART_IRQHandler+0x2fc>)
 8011b4c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b52:	4618      	mov	r0, r3
 8011b54:	f7fd f86f 	bl	800ec36 <HAL_DMA_Abort_IT>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d017      	beq.n	8011b8e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b64:	687a      	ldr	r2, [r7, #4]
 8011b66:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8011b68:	4610      	mov	r0, r2
 8011b6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011b6c:	e00f      	b.n	8011b8e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011b6e:	6878      	ldr	r0, [r7, #4]
 8011b70:	f000 f87c 	bl	8011c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011b74:	e00b      	b.n	8011b8e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	f000 f878 	bl	8011c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011b7c:	e007      	b.n	8011b8e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011b7e:	6878      	ldr	r0, [r7, #4]
 8011b80:	f000 f874 	bl	8011c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2200      	movs	r2, #0
 8011b88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8011b8c:	e057      	b.n	8011c3e <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011b8e:	bf00      	nop
    return;
 8011b90:	e055      	b.n	8011c3e <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011b92:	69fb      	ldr	r3, [r7, #28]
 8011b94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d00d      	beq.n	8011bb8 <HAL_UART_IRQHandler+0x260>
 8011b9c:	697b      	ldr	r3, [r7, #20]
 8011b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d008      	beq.n	8011bb8 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8011bae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f000 fea7 	bl	8012904 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011bb6:	e045      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011bb8:	69fb      	ldr	r3, [r7, #28]
 8011bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d012      	beq.n	8011be8 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011bc2:	69bb      	ldr	r3, [r7, #24]
 8011bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d104      	bne.n	8011bd6 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011bcc:	697b      	ldr	r3, [r7, #20]
 8011bce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d008      	beq.n	8011be8 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d031      	beq.n	8011c42 <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	4798      	blx	r3
    }
    return;
 8011be6:	e02c      	b.n	8011c42 <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011be8:	69fb      	ldr	r3, [r7, #28]
 8011bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d008      	beq.n	8011c04 <HAL_UART_IRQHandler+0x2ac>
 8011bf2:	69bb      	ldr	r3, [r7, #24]
 8011bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d003      	beq.n	8011c04 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8011bfc:	6878      	ldr	r0, [r7, #4]
 8011bfe:	f000 fcb4 	bl	801256a <UART_EndTransmit_IT>
    return;
 8011c02:	e01f      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011c04:	69fb      	ldr	r3, [r7, #28]
 8011c06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d008      	beq.n	8011c20 <HAL_UART_IRQHandler+0x2c8>
 8011c0e:	69bb      	ldr	r3, [r7, #24]
 8011c10:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d003      	beq.n	8011c20 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011c18:	6878      	ldr	r0, [r7, #4]
 8011c1a:	f000 fe87 	bl	801292c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011c1e:	e011      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8011c20:	69fb      	ldr	r3, [r7, #28]
 8011c22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d00c      	beq.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
 8011c2a:	69bb      	ldr	r3, [r7, #24]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	da09      	bge.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8011c30:	6878      	ldr	r0, [r7, #4]
 8011c32:	f000 fe71 	bl	8012918 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8011c36:	bf00      	nop
 8011c38:	e004      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
      return;
 8011c3a:	bf00      	nop
 8011c3c:	e002      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
    return;
 8011c3e:	bf00      	nop
 8011c40:	e000      	b.n	8011c44 <HAL_UART_IRQHandler+0x2ec>
    return;
 8011c42:	bf00      	nop
  }
}
 8011c44:	3720      	adds	r7, #32
 8011c46:	46bd      	mov	sp, r7
 8011c48:	bd80      	pop	{r7, pc}
 8011c4a:	bf00      	nop
 8011c4c:	10000001 	.word	0x10000001
 8011c50:	04000120 	.word	0x04000120
 8011c54:	0801253f 	.word	0x0801253f

08011c58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011c58:	b480      	push	{r7}
 8011c5a:	b083      	sub	sp, #12
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8011c60:	bf00      	nop
 8011c62:	370c      	adds	r7, #12
 8011c64:	46bd      	mov	sp, r7
 8011c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c6a:	4770      	bx	lr

08011c6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011c6c:	b480      	push	{r7}
 8011c6e:	b083      	sub	sp, #12
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8011c74:	bf00      	nop
 8011c76:	370c      	adds	r7, #12
 8011c78:	46bd      	mov	sp, r7
 8011c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c7e:	4770      	bx	lr

08011c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011c80:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8011c84:	b088      	sub	sp, #32
 8011c86:	af00      	add	r7, sp, #0
 8011c88:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	689a      	ldr	r2, [r3, #8]
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	691b      	ldr	r3, [r3, #16]
 8011c96:	431a      	orrs	r2, r3
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	695b      	ldr	r3, [r3, #20]
 8011c9c:	431a      	orrs	r2, r3
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	69db      	ldr	r3, [r3, #28]
 8011ca2:	4313      	orrs	r3, r2
 8011ca4:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011caa:	69fa      	ldr	r2, [r7, #28]
 8011cac:	4313      	orrs	r3, r2
 8011cae:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	681a      	ldr	r2, [r3, #0]
 8011cb6:	4bb1      	ldr	r3, [pc, #708]	; (8011f7c <UART_SetConfig+0x2fc>)
 8011cb8:	4013      	ands	r3, r2
 8011cba:	687a      	ldr	r2, [r7, #4]
 8011cbc:	6812      	ldr	r2, [r2, #0]
 8011cbe:	69f9      	ldr	r1, [r7, #28]
 8011cc0:	430b      	orrs	r3, r1
 8011cc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	68da      	ldr	r2, [r3, #12]
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	430a      	orrs	r2, r1
 8011cd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	699b      	ldr	r3, [r3, #24]
 8011cde:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	4aa6      	ldr	r2, [pc, #664]	; (8011f80 <UART_SetConfig+0x300>)
 8011ce6:	4293      	cmp	r3, r2
 8011ce8:	d004      	beq.n	8011cf4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	6a1b      	ldr	r3, [r3, #32]
 8011cee:	69fa      	ldr	r2, [r7, #28]
 8011cf0:	4313      	orrs	r3, r2
 8011cf2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	689b      	ldr	r3, [r3, #8]
 8011cfa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8011cfe:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8011d02:	687a      	ldr	r2, [r7, #4]
 8011d04:	6812      	ldr	r2, [r2, #0]
 8011d06:	69f9      	ldr	r1, [r7, #28]
 8011d08:	430b      	orrs	r3, r1
 8011d0a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d12:	f023 010f 	bic.w	r1, r3, #15
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	681b      	ldr	r3, [r3, #0]
 8011d1e:	430a      	orrs	r2, r1
 8011d20:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	4a97      	ldr	r2, [pc, #604]	; (8011f84 <UART_SetConfig+0x304>)
 8011d28:	4293      	cmp	r3, r2
 8011d2a:	d121      	bne.n	8011d70 <UART_SetConfig+0xf0>
 8011d2c:	4b96      	ldr	r3, [pc, #600]	; (8011f88 <UART_SetConfig+0x308>)
 8011d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011d32:	f003 0303 	and.w	r3, r3, #3
 8011d36:	2b03      	cmp	r3, #3
 8011d38:	d816      	bhi.n	8011d68 <UART_SetConfig+0xe8>
 8011d3a:	a201      	add	r2, pc, #4	; (adr r2, 8011d40 <UART_SetConfig+0xc0>)
 8011d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d40:	08011d51 	.word	0x08011d51
 8011d44:	08011d5d 	.word	0x08011d5d
 8011d48:	08011d57 	.word	0x08011d57
 8011d4c:	08011d63 	.word	0x08011d63
 8011d50:	2301      	movs	r3, #1
 8011d52:	76fb      	strb	r3, [r7, #27]
 8011d54:	e0e8      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011d56:	2302      	movs	r3, #2
 8011d58:	76fb      	strb	r3, [r7, #27]
 8011d5a:	e0e5      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011d5c:	2304      	movs	r3, #4
 8011d5e:	76fb      	strb	r3, [r7, #27]
 8011d60:	e0e2      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011d62:	2308      	movs	r3, #8
 8011d64:	76fb      	strb	r3, [r7, #27]
 8011d66:	e0df      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011d68:	2310      	movs	r3, #16
 8011d6a:	76fb      	strb	r3, [r7, #27]
 8011d6c:	bf00      	nop
 8011d6e:	e0db      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	4a85      	ldr	r2, [pc, #532]	; (8011f8c <UART_SetConfig+0x30c>)
 8011d76:	4293      	cmp	r3, r2
 8011d78:	d134      	bne.n	8011de4 <UART_SetConfig+0x164>
 8011d7a:	4b83      	ldr	r3, [pc, #524]	; (8011f88 <UART_SetConfig+0x308>)
 8011d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011d80:	f003 030c 	and.w	r3, r3, #12
 8011d84:	2b0c      	cmp	r3, #12
 8011d86:	d829      	bhi.n	8011ddc <UART_SetConfig+0x15c>
 8011d88:	a201      	add	r2, pc, #4	; (adr r2, 8011d90 <UART_SetConfig+0x110>)
 8011d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d8e:	bf00      	nop
 8011d90:	08011dc5 	.word	0x08011dc5
 8011d94:	08011ddd 	.word	0x08011ddd
 8011d98:	08011ddd 	.word	0x08011ddd
 8011d9c:	08011ddd 	.word	0x08011ddd
 8011da0:	08011dd1 	.word	0x08011dd1
 8011da4:	08011ddd 	.word	0x08011ddd
 8011da8:	08011ddd 	.word	0x08011ddd
 8011dac:	08011ddd 	.word	0x08011ddd
 8011db0:	08011dcb 	.word	0x08011dcb
 8011db4:	08011ddd 	.word	0x08011ddd
 8011db8:	08011ddd 	.word	0x08011ddd
 8011dbc:	08011ddd 	.word	0x08011ddd
 8011dc0:	08011dd7 	.word	0x08011dd7
 8011dc4:	2300      	movs	r3, #0
 8011dc6:	76fb      	strb	r3, [r7, #27]
 8011dc8:	e0ae      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011dca:	2302      	movs	r3, #2
 8011dcc:	76fb      	strb	r3, [r7, #27]
 8011dce:	e0ab      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011dd0:	2304      	movs	r3, #4
 8011dd2:	76fb      	strb	r3, [r7, #27]
 8011dd4:	e0a8      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011dd6:	2308      	movs	r3, #8
 8011dd8:	76fb      	strb	r3, [r7, #27]
 8011dda:	e0a5      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011ddc:	2310      	movs	r3, #16
 8011dde:	76fb      	strb	r3, [r7, #27]
 8011de0:	bf00      	nop
 8011de2:	e0a1      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	4a69      	ldr	r2, [pc, #420]	; (8011f90 <UART_SetConfig+0x310>)
 8011dea:	4293      	cmp	r3, r2
 8011dec:	d120      	bne.n	8011e30 <UART_SetConfig+0x1b0>
 8011dee:	4b66      	ldr	r3, [pc, #408]	; (8011f88 <UART_SetConfig+0x308>)
 8011df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011df4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8011df8:	2b10      	cmp	r3, #16
 8011dfa:	d00f      	beq.n	8011e1c <UART_SetConfig+0x19c>
 8011dfc:	2b10      	cmp	r3, #16
 8011dfe:	d802      	bhi.n	8011e06 <UART_SetConfig+0x186>
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d005      	beq.n	8011e10 <UART_SetConfig+0x190>
 8011e04:	e010      	b.n	8011e28 <UART_SetConfig+0x1a8>
 8011e06:	2b20      	cmp	r3, #32
 8011e08:	d005      	beq.n	8011e16 <UART_SetConfig+0x196>
 8011e0a:	2b30      	cmp	r3, #48	; 0x30
 8011e0c:	d009      	beq.n	8011e22 <UART_SetConfig+0x1a2>
 8011e0e:	e00b      	b.n	8011e28 <UART_SetConfig+0x1a8>
 8011e10:	2300      	movs	r3, #0
 8011e12:	76fb      	strb	r3, [r7, #27]
 8011e14:	e088      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e16:	2302      	movs	r3, #2
 8011e18:	76fb      	strb	r3, [r7, #27]
 8011e1a:	e085      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e1c:	2304      	movs	r3, #4
 8011e1e:	76fb      	strb	r3, [r7, #27]
 8011e20:	e082      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e22:	2308      	movs	r3, #8
 8011e24:	76fb      	strb	r3, [r7, #27]
 8011e26:	e07f      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e28:	2310      	movs	r3, #16
 8011e2a:	76fb      	strb	r3, [r7, #27]
 8011e2c:	bf00      	nop
 8011e2e:	e07b      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	4a57      	ldr	r2, [pc, #348]	; (8011f94 <UART_SetConfig+0x314>)
 8011e36:	4293      	cmp	r3, r2
 8011e38:	d120      	bne.n	8011e7c <UART_SetConfig+0x1fc>
 8011e3a:	4b53      	ldr	r3, [pc, #332]	; (8011f88 <UART_SetConfig+0x308>)
 8011e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011e40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8011e44:	2b40      	cmp	r3, #64	; 0x40
 8011e46:	d00f      	beq.n	8011e68 <UART_SetConfig+0x1e8>
 8011e48:	2b40      	cmp	r3, #64	; 0x40
 8011e4a:	d802      	bhi.n	8011e52 <UART_SetConfig+0x1d2>
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d005      	beq.n	8011e5c <UART_SetConfig+0x1dc>
 8011e50:	e010      	b.n	8011e74 <UART_SetConfig+0x1f4>
 8011e52:	2b80      	cmp	r3, #128	; 0x80
 8011e54:	d005      	beq.n	8011e62 <UART_SetConfig+0x1e2>
 8011e56:	2bc0      	cmp	r3, #192	; 0xc0
 8011e58:	d009      	beq.n	8011e6e <UART_SetConfig+0x1ee>
 8011e5a:	e00b      	b.n	8011e74 <UART_SetConfig+0x1f4>
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	76fb      	strb	r3, [r7, #27]
 8011e60:	e062      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e62:	2302      	movs	r3, #2
 8011e64:	76fb      	strb	r3, [r7, #27]
 8011e66:	e05f      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e68:	2304      	movs	r3, #4
 8011e6a:	76fb      	strb	r3, [r7, #27]
 8011e6c:	e05c      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e6e:	2308      	movs	r3, #8
 8011e70:	76fb      	strb	r3, [r7, #27]
 8011e72:	e059      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e74:	2310      	movs	r3, #16
 8011e76:	76fb      	strb	r3, [r7, #27]
 8011e78:	bf00      	nop
 8011e7a:	e055      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	4a45      	ldr	r2, [pc, #276]	; (8011f98 <UART_SetConfig+0x318>)
 8011e82:	4293      	cmp	r3, r2
 8011e84:	d124      	bne.n	8011ed0 <UART_SetConfig+0x250>
 8011e86:	4b40      	ldr	r3, [pc, #256]	; (8011f88 <UART_SetConfig+0x308>)
 8011e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011e8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011e94:	d012      	beq.n	8011ebc <UART_SetConfig+0x23c>
 8011e96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011e9a:	d802      	bhi.n	8011ea2 <UART_SetConfig+0x222>
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d007      	beq.n	8011eb0 <UART_SetConfig+0x230>
 8011ea0:	e012      	b.n	8011ec8 <UART_SetConfig+0x248>
 8011ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011ea6:	d006      	beq.n	8011eb6 <UART_SetConfig+0x236>
 8011ea8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011eac:	d009      	beq.n	8011ec2 <UART_SetConfig+0x242>
 8011eae:	e00b      	b.n	8011ec8 <UART_SetConfig+0x248>
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	76fb      	strb	r3, [r7, #27]
 8011eb4:	e038      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011eb6:	2302      	movs	r3, #2
 8011eb8:	76fb      	strb	r3, [r7, #27]
 8011eba:	e035      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011ebc:	2304      	movs	r3, #4
 8011ebe:	76fb      	strb	r3, [r7, #27]
 8011ec0:	e032      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011ec2:	2308      	movs	r3, #8
 8011ec4:	76fb      	strb	r3, [r7, #27]
 8011ec6:	e02f      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011ec8:	2310      	movs	r3, #16
 8011eca:	76fb      	strb	r3, [r7, #27]
 8011ecc:	bf00      	nop
 8011ece:	e02b      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	4a2a      	ldr	r2, [pc, #168]	; (8011f80 <UART_SetConfig+0x300>)
 8011ed6:	4293      	cmp	r3, r2
 8011ed8:	d124      	bne.n	8011f24 <UART_SetConfig+0x2a4>
 8011eda:	4b2b      	ldr	r3, [pc, #172]	; (8011f88 <UART_SetConfig+0x308>)
 8011edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ee0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8011ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011ee8:	d012      	beq.n	8011f10 <UART_SetConfig+0x290>
 8011eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011eee:	d802      	bhi.n	8011ef6 <UART_SetConfig+0x276>
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d007      	beq.n	8011f04 <UART_SetConfig+0x284>
 8011ef4:	e012      	b.n	8011f1c <UART_SetConfig+0x29c>
 8011ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011efa:	d006      	beq.n	8011f0a <UART_SetConfig+0x28a>
 8011efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011f00:	d009      	beq.n	8011f16 <UART_SetConfig+0x296>
 8011f02:	e00b      	b.n	8011f1c <UART_SetConfig+0x29c>
 8011f04:	2300      	movs	r3, #0
 8011f06:	76fb      	strb	r3, [r7, #27]
 8011f08:	e00e      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011f0a:	2302      	movs	r3, #2
 8011f0c:	76fb      	strb	r3, [r7, #27]
 8011f0e:	e00b      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011f10:	2304      	movs	r3, #4
 8011f12:	76fb      	strb	r3, [r7, #27]
 8011f14:	e008      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011f16:	2308      	movs	r3, #8
 8011f18:	76fb      	strb	r3, [r7, #27]
 8011f1a:	e005      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011f1c:	2310      	movs	r3, #16
 8011f1e:	76fb      	strb	r3, [r7, #27]
 8011f20:	bf00      	nop
 8011f22:	e001      	b.n	8011f28 <UART_SetConfig+0x2a8>
 8011f24:	2310      	movs	r3, #16
 8011f26:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	4a14      	ldr	r2, [pc, #80]	; (8011f80 <UART_SetConfig+0x300>)
 8011f2e:	4293      	cmp	r3, r2
 8011f30:	f040 80a1 	bne.w	8012076 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8011f34:	7efb      	ldrb	r3, [r7, #27]
 8011f36:	2b08      	cmp	r3, #8
 8011f38:	d836      	bhi.n	8011fa8 <UART_SetConfig+0x328>
 8011f3a:	a201      	add	r2, pc, #4	; (adr r2, 8011f40 <UART_SetConfig+0x2c0>)
 8011f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f40:	08011f65 	.word	0x08011f65
 8011f44:	08011fa9 	.word	0x08011fa9
 8011f48:	08011f6d 	.word	0x08011f6d
 8011f4c:	08011fa9 	.word	0x08011fa9
 8011f50:	08011f73 	.word	0x08011f73
 8011f54:	08011fa9 	.word	0x08011fa9
 8011f58:	08011fa9 	.word	0x08011fa9
 8011f5c:	08011fa9 	.word	0x08011fa9
 8011f60:	08011fa1 	.word	0x08011fa1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011f64:	f7fd fe0e 	bl	800fb84 <HAL_RCC_GetPCLK1Freq>
 8011f68:	6178      	str	r0, [r7, #20]
        break;
 8011f6a:	e022      	b.n	8011fb2 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011f6c:	4b0b      	ldr	r3, [pc, #44]	; (8011f9c <UART_SetConfig+0x31c>)
 8011f6e:	617b      	str	r3, [r7, #20]
        break;
 8011f70:	e01f      	b.n	8011fb2 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011f72:	f7fd fd99 	bl	800faa8 <HAL_RCC_GetSysClockFreq>
 8011f76:	6178      	str	r0, [r7, #20]
        break;
 8011f78:	e01b      	b.n	8011fb2 <UART_SetConfig+0x332>
 8011f7a:	bf00      	nop
 8011f7c:	cfff69f3 	.word	0xcfff69f3
 8011f80:	40008000 	.word	0x40008000
 8011f84:	40013800 	.word	0x40013800
 8011f88:	40021000 	.word	0x40021000
 8011f8c:	40004400 	.word	0x40004400
 8011f90:	40004800 	.word	0x40004800
 8011f94:	40004c00 	.word	0x40004c00
 8011f98:	40005000 	.word	0x40005000
 8011f9c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011fa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011fa4:	617b      	str	r3, [r7, #20]
        break;
 8011fa6:	e004      	b.n	8011fb2 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8011fa8:	2300      	movs	r3, #0
 8011faa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8011fac:	2301      	movs	r3, #1
 8011fae:	76bb      	strb	r3, [r7, #26]
        break;
 8011fb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011fb2:	697b      	ldr	r3, [r7, #20]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	f000 811d 	beq.w	80121f4 <UART_SetConfig+0x574>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fbe:	4a97      	ldr	r2, [pc, #604]	; (801221c <UART_SetConfig+0x59c>)
 8011fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011fc4:	461a      	mov	r2, r3
 8011fc6:	697b      	ldr	r3, [r7, #20]
 8011fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8011fcc:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	685a      	ldr	r2, [r3, #4]
 8011fd2:	4613      	mov	r3, r2
 8011fd4:	005b      	lsls	r3, r3, #1
 8011fd6:	4413      	add	r3, r2
 8011fd8:	68ba      	ldr	r2, [r7, #8]
 8011fda:	429a      	cmp	r2, r3
 8011fdc:	d305      	bcc.n	8011fea <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	685b      	ldr	r3, [r3, #4]
 8011fe2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011fe4:	68ba      	ldr	r2, [r7, #8]
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d902      	bls.n	8011ff0 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8011fea:	2301      	movs	r3, #1
 8011fec:	76bb      	strb	r3, [r7, #26]
 8011fee:	e101      	b.n	80121f4 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011ff0:	697b      	ldr	r3, [r7, #20]
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	f04f 0100 	mov.w	r1, #0
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ffc:	4a87      	ldr	r2, [pc, #540]	; (801221c <UART_SetConfig+0x59c>)
 8011ffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012002:	b29b      	uxth	r3, r3
 8012004:	f04f 0400 	mov.w	r4, #0
 8012008:	461a      	mov	r2, r3
 801200a:	4623      	mov	r3, r4
 801200c:	f7ee f958 	bl	80002c0 <__aeabi_uldivmod>
 8012010:	4603      	mov	r3, r0
 8012012:	460c      	mov	r4, r1
 8012014:	4619      	mov	r1, r3
 8012016:	4622      	mov	r2, r4
 8012018:	f04f 0300 	mov.w	r3, #0
 801201c:	f04f 0400 	mov.w	r4, #0
 8012020:	0214      	lsls	r4, r2, #8
 8012022:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8012026:	020b      	lsls	r3, r1, #8
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	6852      	ldr	r2, [r2, #4]
 801202c:	0852      	lsrs	r2, r2, #1
 801202e:	4611      	mov	r1, r2
 8012030:	f04f 0200 	mov.w	r2, #0
 8012034:	eb13 0b01 	adds.w	fp, r3, r1
 8012038:	eb44 0c02 	adc.w	ip, r4, r2
 801203c:	4658      	mov	r0, fp
 801203e:	4661      	mov	r1, ip
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	685b      	ldr	r3, [r3, #4]
 8012044:	f04f 0400 	mov.w	r4, #0
 8012048:	461a      	mov	r2, r3
 801204a:	4623      	mov	r3, r4
 801204c:	f7ee f938 	bl	80002c0 <__aeabi_uldivmod>
 8012050:	4603      	mov	r3, r0
 8012052:	460c      	mov	r4, r1
 8012054:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012056:	693b      	ldr	r3, [r7, #16]
 8012058:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801205c:	d308      	bcc.n	8012070 <UART_SetConfig+0x3f0>
 801205e:	693b      	ldr	r3, [r7, #16]
 8012060:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012064:	d204      	bcs.n	8012070 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	693a      	ldr	r2, [r7, #16]
 801206c:	60da      	str	r2, [r3, #12]
 801206e:	e0c1      	b.n	80121f4 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8012070:	2301      	movs	r3, #1
 8012072:	76bb      	strb	r3, [r7, #26]
 8012074:	e0be      	b.n	80121f4 <UART_SetConfig+0x574>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	69db      	ldr	r3, [r3, #28]
 801207a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801207e:	d164      	bne.n	801214a <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8012080:	7efb      	ldrb	r3, [r7, #27]
 8012082:	2b08      	cmp	r3, #8
 8012084:	d827      	bhi.n	80120d6 <UART_SetConfig+0x456>
 8012086:	a201      	add	r2, pc, #4	; (adr r2, 801208c <UART_SetConfig+0x40c>)
 8012088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801208c:	080120b1 	.word	0x080120b1
 8012090:	080120b9 	.word	0x080120b9
 8012094:	080120c1 	.word	0x080120c1
 8012098:	080120d7 	.word	0x080120d7
 801209c:	080120c7 	.word	0x080120c7
 80120a0:	080120d7 	.word	0x080120d7
 80120a4:	080120d7 	.word	0x080120d7
 80120a8:	080120d7 	.word	0x080120d7
 80120ac:	080120cf 	.word	0x080120cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80120b0:	f7fd fd68 	bl	800fb84 <HAL_RCC_GetPCLK1Freq>
 80120b4:	6178      	str	r0, [r7, #20]
        break;
 80120b6:	e013      	b.n	80120e0 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80120b8:	f7fd fd7a 	bl	800fbb0 <HAL_RCC_GetPCLK2Freq>
 80120bc:	6178      	str	r0, [r7, #20]
        break;
 80120be:	e00f      	b.n	80120e0 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80120c0:	4b57      	ldr	r3, [pc, #348]	; (8012220 <UART_SetConfig+0x5a0>)
 80120c2:	617b      	str	r3, [r7, #20]
        break;
 80120c4:	e00c      	b.n	80120e0 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80120c6:	f7fd fcef 	bl	800faa8 <HAL_RCC_GetSysClockFreq>
 80120ca:	6178      	str	r0, [r7, #20]
        break;
 80120cc:	e008      	b.n	80120e0 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80120ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80120d2:	617b      	str	r3, [r7, #20]
        break;
 80120d4:	e004      	b.n	80120e0 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 80120d6:	2300      	movs	r3, #0
 80120d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80120da:	2301      	movs	r3, #1
 80120dc:	76bb      	strb	r3, [r7, #26]
        break;
 80120de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	f000 8086 	beq.w	80121f4 <UART_SetConfig+0x574>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120ec:	4a4b      	ldr	r2, [pc, #300]	; (801221c <UART_SetConfig+0x59c>)
 80120ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80120f2:	461a      	mov	r2, r3
 80120f4:	697b      	ldr	r3, [r7, #20]
 80120f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80120fa:	005a      	lsls	r2, r3, #1
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	685b      	ldr	r3, [r3, #4]
 8012100:	085b      	lsrs	r3, r3, #1
 8012102:	441a      	add	r2, r3
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	685b      	ldr	r3, [r3, #4]
 8012108:	fbb2 f3f3 	udiv	r3, r2, r3
 801210c:	b29b      	uxth	r3, r3
 801210e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012110:	693b      	ldr	r3, [r7, #16]
 8012112:	2b0f      	cmp	r3, #15
 8012114:	d916      	bls.n	8012144 <UART_SetConfig+0x4c4>
 8012116:	693b      	ldr	r3, [r7, #16]
 8012118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801211c:	d212      	bcs.n	8012144 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801211e:	693b      	ldr	r3, [r7, #16]
 8012120:	b29b      	uxth	r3, r3
 8012122:	f023 030f 	bic.w	r3, r3, #15
 8012126:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012128:	693b      	ldr	r3, [r7, #16]
 801212a:	085b      	lsrs	r3, r3, #1
 801212c:	b29b      	uxth	r3, r3
 801212e:	f003 0307 	and.w	r3, r3, #7
 8012132:	b29a      	uxth	r2, r3
 8012134:	89fb      	ldrh	r3, [r7, #14]
 8012136:	4313      	orrs	r3, r2
 8012138:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	89fa      	ldrh	r2, [r7, #14]
 8012140:	60da      	str	r2, [r3, #12]
 8012142:	e057      	b.n	80121f4 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8012144:	2301      	movs	r3, #1
 8012146:	76bb      	strb	r3, [r7, #26]
 8012148:	e054      	b.n	80121f4 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 801214a:	7efb      	ldrb	r3, [r7, #27]
 801214c:	2b08      	cmp	r3, #8
 801214e:	d828      	bhi.n	80121a2 <UART_SetConfig+0x522>
 8012150:	a201      	add	r2, pc, #4	; (adr r2, 8012158 <UART_SetConfig+0x4d8>)
 8012152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012156:	bf00      	nop
 8012158:	0801217d 	.word	0x0801217d
 801215c:	08012185 	.word	0x08012185
 8012160:	0801218d 	.word	0x0801218d
 8012164:	080121a3 	.word	0x080121a3
 8012168:	08012193 	.word	0x08012193
 801216c:	080121a3 	.word	0x080121a3
 8012170:	080121a3 	.word	0x080121a3
 8012174:	080121a3 	.word	0x080121a3
 8012178:	0801219b 	.word	0x0801219b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801217c:	f7fd fd02 	bl	800fb84 <HAL_RCC_GetPCLK1Freq>
 8012180:	6178      	str	r0, [r7, #20]
        break;
 8012182:	e013      	b.n	80121ac <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012184:	f7fd fd14 	bl	800fbb0 <HAL_RCC_GetPCLK2Freq>
 8012188:	6178      	str	r0, [r7, #20]
        break;
 801218a:	e00f      	b.n	80121ac <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801218c:	4b24      	ldr	r3, [pc, #144]	; (8012220 <UART_SetConfig+0x5a0>)
 801218e:	617b      	str	r3, [r7, #20]
        break;
 8012190:	e00c      	b.n	80121ac <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8012192:	f7fd fc89 	bl	800faa8 <HAL_RCC_GetSysClockFreq>
 8012196:	6178      	str	r0, [r7, #20]
        break;
 8012198:	e008      	b.n	80121ac <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801219a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801219e:	617b      	str	r3, [r7, #20]
        break;
 80121a0:	e004      	b.n	80121ac <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 80121a2:	2300      	movs	r3, #0
 80121a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80121a6:	2301      	movs	r3, #1
 80121a8:	76bb      	strb	r3, [r7, #26]
        break;
 80121aa:	bf00      	nop
    }

    if (pclk != 0U)
 80121ac:	697b      	ldr	r3, [r7, #20]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d020      	beq.n	80121f4 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121b6:	4a19      	ldr	r2, [pc, #100]	; (801221c <UART_SetConfig+0x59c>)
 80121b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80121bc:	461a      	mov	r2, r3
 80121be:	697b      	ldr	r3, [r7, #20]
 80121c0:	fbb3 f2f2 	udiv	r2, r3, r2
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	685b      	ldr	r3, [r3, #4]
 80121c8:	085b      	lsrs	r3, r3, #1
 80121ca:	441a      	add	r2, r3
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	685b      	ldr	r3, [r3, #4]
 80121d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80121d4:	b29b      	uxth	r3, r3
 80121d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80121d8:	693b      	ldr	r3, [r7, #16]
 80121da:	2b0f      	cmp	r3, #15
 80121dc:	d908      	bls.n	80121f0 <UART_SetConfig+0x570>
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80121e4:	d204      	bcs.n	80121f0 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	693a      	ldr	r2, [r7, #16]
 80121ec:	60da      	str	r2, [r3, #12]
 80121ee:	e001      	b.n	80121f4 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80121f0:	2301      	movs	r3, #1
 80121f2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	2201      	movs	r2, #1
 80121f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	2201      	movs	r2, #1
 8012200:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	2200      	movs	r2, #0
 8012208:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	2200      	movs	r2, #0
 801220e:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8012210:	7ebb      	ldrb	r3, [r7, #26]
}
 8012212:	4618      	mov	r0, r3
 8012214:	3720      	adds	r7, #32
 8012216:	46bd      	mov	sp, r7
 8012218:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 801221c:	08016044 	.word	0x08016044
 8012220:	00f42400 	.word	0x00f42400

08012224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012224:	b480      	push	{r7}
 8012226:	b083      	sub	sp, #12
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012230:	f003 0301 	and.w	r3, r3, #1
 8012234:	2b00      	cmp	r3, #0
 8012236:	d00a      	beq.n	801224e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	685b      	ldr	r3, [r3, #4]
 801223e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	430a      	orrs	r2, r1
 801224c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012252:	f003 0302 	and.w	r3, r3, #2
 8012256:	2b00      	cmp	r3, #0
 8012258:	d00a      	beq.n	8012270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	685b      	ldr	r3, [r3, #4]
 8012260:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	430a      	orrs	r2, r1
 801226e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012274:	f003 0304 	and.w	r3, r3, #4
 8012278:	2b00      	cmp	r3, #0
 801227a:	d00a      	beq.n	8012292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	685b      	ldr	r3, [r3, #4]
 8012282:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	430a      	orrs	r2, r1
 8012290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012296:	f003 0308 	and.w	r3, r3, #8
 801229a:	2b00      	cmp	r3, #0
 801229c:	d00a      	beq.n	80122b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	685b      	ldr	r3, [r3, #4]
 80122a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	430a      	orrs	r2, r1
 80122b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122b8:	f003 0310 	and.w	r3, r3, #16
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d00a      	beq.n	80122d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	689b      	ldr	r3, [r3, #8]
 80122c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	430a      	orrs	r2, r1
 80122d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122da:	f003 0320 	and.w	r3, r3, #32
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d00a      	beq.n	80122f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	689b      	ldr	r3, [r3, #8]
 80122e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	430a      	orrs	r2, r1
 80122f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012300:	2b00      	cmp	r3, #0
 8012302:	d01a      	beq.n	801233a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	685b      	ldr	r3, [r3, #4]
 801230a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	430a      	orrs	r2, r1
 8012318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801231e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012322:	d10a      	bne.n	801233a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	685b      	ldr	r3, [r3, #4]
 801232a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	430a      	orrs	r2, r1
 8012338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801233e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012342:	2b00      	cmp	r3, #0
 8012344:	d00a      	beq.n	801235c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	685b      	ldr	r3, [r3, #4]
 801234c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	430a      	orrs	r2, r1
 801235a:	605a      	str	r2, [r3, #4]
  }
}
 801235c:	bf00      	nop
 801235e:	370c      	adds	r7, #12
 8012360:	46bd      	mov	sp, r7
 8012362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012366:	4770      	bx	lr

08012368 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012368:	b580      	push	{r7, lr}
 801236a:	b086      	sub	sp, #24
 801236c:	af02      	add	r7, sp, #8
 801236e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	2200      	movs	r2, #0
 8012374:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012378:	f7fb f9fa 	bl	800d770 <HAL_GetTick>
 801237c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	f003 0308 	and.w	r3, r3, #8
 8012388:	2b08      	cmp	r3, #8
 801238a:	d10e      	bne.n	80123aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801238c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012390:	9300      	str	r3, [sp, #0]
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	2200      	movs	r2, #0
 8012396:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801239a:	6878      	ldr	r0, [r7, #4]
 801239c:	f000 f82c 	bl	80123f8 <UART_WaitOnFlagUntilTimeout>
 80123a0:	4603      	mov	r3, r0
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d001      	beq.n	80123aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80123a6:	2303      	movs	r3, #3
 80123a8:	e022      	b.n	80123f0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	f003 0304 	and.w	r3, r3, #4
 80123b4:	2b04      	cmp	r3, #4
 80123b6:	d10e      	bne.n	80123d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80123b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80123bc:	9300      	str	r3, [sp, #0]
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	2200      	movs	r2, #0
 80123c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f816 	bl	80123f8 <UART_WaitOnFlagUntilTimeout>
 80123cc:	4603      	mov	r3, r0
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d001      	beq.n	80123d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80123d2:	2303      	movs	r3, #3
 80123d4:	e00c      	b.n	80123f0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	2220      	movs	r2, #32
 80123da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	2220      	movs	r2, #32
 80123e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	2200      	movs	r2, #0
 80123ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80123ee:	2300      	movs	r3, #0
}
 80123f0:	4618      	mov	r0, r3
 80123f2:	3710      	adds	r7, #16
 80123f4:	46bd      	mov	sp, r7
 80123f6:	bd80      	pop	{r7, pc}

080123f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b084      	sub	sp, #16
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	60f8      	str	r0, [r7, #12]
 8012400:	60b9      	str	r1, [r7, #8]
 8012402:	603b      	str	r3, [r7, #0]
 8012404:	4613      	mov	r3, r2
 8012406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012408:	e062      	b.n	80124d0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801240a:	69bb      	ldr	r3, [r7, #24]
 801240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012410:	d05e      	beq.n	80124d0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012412:	f7fb f9ad 	bl	800d770 <HAL_GetTick>
 8012416:	4602      	mov	r2, r0
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	69ba      	ldr	r2, [r7, #24]
 801241e:	429a      	cmp	r2, r3
 8012420:	d302      	bcc.n	8012428 <UART_WaitOnFlagUntilTimeout+0x30>
 8012422:	69bb      	ldr	r3, [r7, #24]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d11d      	bne.n	8012464 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	681a      	ldr	r2, [r3, #0]
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8012436:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	689a      	ldr	r2, [r3, #8]
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	f022 0201 	bic.w	r2, r2, #1
 8012446:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	2220      	movs	r2, #32
 801244c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	2220      	movs	r2, #32
 8012454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	2200      	movs	r2, #0
 801245c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8012460:	2303      	movs	r3, #3
 8012462:	e045      	b.n	80124f0 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	f003 0304 	and.w	r3, r3, #4
 801246e:	2b00      	cmp	r3, #0
 8012470:	d02e      	beq.n	80124d0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	69db      	ldr	r3, [r3, #28]
 8012478:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801247c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012480:	d126      	bne.n	80124d0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012482:	68fb      	ldr	r3, [r7, #12]
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801248a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	681a      	ldr	r2, [r3, #0]
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801249a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	689a      	ldr	r2, [r3, #8]
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	f022 0201 	bic.w	r2, r2, #1
 80124aa:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	2220      	movs	r2, #32
 80124b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	2220      	movs	r2, #32
 80124b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	2220      	movs	r2, #32
 80124c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	2200      	movs	r2, #0
 80124c8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80124cc:	2303      	movs	r3, #3
 80124ce:	e00f      	b.n	80124f0 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	69da      	ldr	r2, [r3, #28]
 80124d6:	68bb      	ldr	r3, [r7, #8]
 80124d8:	4013      	ands	r3, r2
 80124da:	68ba      	ldr	r2, [r7, #8]
 80124dc:	429a      	cmp	r2, r3
 80124de:	bf0c      	ite	eq
 80124e0:	2301      	moveq	r3, #1
 80124e2:	2300      	movne	r3, #0
 80124e4:	b2db      	uxtb	r3, r3
 80124e6:	461a      	mov	r2, r3
 80124e8:	79fb      	ldrb	r3, [r7, #7]
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d08d      	beq.n	801240a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80124ee:	2300      	movs	r3, #0
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3710      	adds	r7, #16
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80124f8:	b480      	push	{r7}
 80124fa:	b083      	sub	sp, #12
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	681a      	ldr	r2, [r3, #0]
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801250e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	689b      	ldr	r3, [r3, #8]
 8012516:	687a      	ldr	r2, [r7, #4]
 8012518:	6812      	ldr	r2, [r2, #0]
 801251a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801251e:	f023 0301 	bic.w	r3, r3, #1
 8012522:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2220      	movs	r2, #32
 8012528:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	2200      	movs	r2, #0
 8012530:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8012532:	bf00      	nop
 8012534:	370c      	adds	r7, #12
 8012536:	46bd      	mov	sp, r7
 8012538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801253c:	4770      	bx	lr

0801253e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801253e:	b580      	push	{r7, lr}
 8012540:	b084      	sub	sp, #16
 8012542:	af00      	add	r7, sp, #0
 8012544:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801254a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	2200      	movs	r2, #0
 8012550:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	2200      	movs	r2, #0
 8012558:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801255c:	68f8      	ldr	r0, [r7, #12]
 801255e:	f7ff fb85 	bl	8011c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012562:	bf00      	nop
 8012564:	3710      	adds	r7, #16
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}

0801256a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801256a:	b580      	push	{r7, lr}
 801256c:	b082      	sub	sp, #8
 801256e:	af00      	add	r7, sp, #0
 8012570:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	681a      	ldr	r2, [r3, #0]
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012580:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2220      	movs	r2, #32
 8012586:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	2200      	movs	r2, #0
 801258e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7ff fb61 	bl	8011c58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012596:	bf00      	nop
 8012598:	3708      	adds	r7, #8
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}

0801259e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801259e:	b580      	push	{r7, lr}
 80125a0:	b084      	sub	sp, #16
 80125a2:	af00      	add	r7, sp, #0
 80125a4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80125ac:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80125b4:	2b22      	cmp	r3, #34	; 0x22
 80125b6:	d13b      	bne.n	8012630 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125be:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80125c0:	89bb      	ldrh	r3, [r7, #12]
 80125c2:	b2d9      	uxtb	r1, r3
 80125c4:	89fb      	ldrh	r3, [r7, #14]
 80125c6:	b2da      	uxtb	r2, r3
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80125cc:	400a      	ands	r2, r1
 80125ce:	b2d2      	uxtb	r2, r2
 80125d0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80125d6:	1c5a      	adds	r2, r3, #1
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80125e2:	b29b      	uxth	r3, r3
 80125e4:	3b01      	subs	r3, #1
 80125e6:	b29a      	uxth	r2, r3
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80125f4:	b29b      	uxth	r3, r3
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d122      	bne.n	8012640 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	681a      	ldr	r2, [r3, #0]
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8012608:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	689a      	ldr	r2, [r3, #8]
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	f022 0201 	bic.w	r2, r2, #1
 8012618:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	2220      	movs	r2, #32
 801261e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2200      	movs	r2, #0
 8012626:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8012628:	6878      	ldr	r0, [r7, #4]
 801262a:	f7fa f8fb 	bl	800c824 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801262e:	e007      	b.n	8012640 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	699a      	ldr	r2, [r3, #24]
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	f042 0208 	orr.w	r2, r2, #8
 801263e:	619a      	str	r2, [r3, #24]
}
 8012640:	bf00      	nop
 8012642:	3710      	adds	r7, #16
 8012644:	46bd      	mov	sp, r7
 8012646:	bd80      	pop	{r7, pc}

08012648 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8012648:	b580      	push	{r7, lr}
 801264a:	b084      	sub	sp, #16
 801264c:	af00      	add	r7, sp, #0
 801264e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012656:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801265e:	2b22      	cmp	r3, #34	; 0x22
 8012660:	d13b      	bne.n	80126da <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012668:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801266e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8012670:	89ba      	ldrh	r2, [r7, #12]
 8012672:	89fb      	ldrh	r3, [r7, #14]
 8012674:	4013      	ands	r3, r2
 8012676:	b29a      	uxth	r2, r3
 8012678:	68bb      	ldr	r3, [r7, #8]
 801267a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012680:	1c9a      	adds	r2, r3, #2
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801268c:	b29b      	uxth	r3, r3
 801268e:	3b01      	subs	r3, #1
 8012690:	b29a      	uxth	r2, r3
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801269e:	b29b      	uxth	r3, r3
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	d122      	bne.n	80126ea <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	681a      	ldr	r2, [r3, #0]
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80126b2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	689a      	ldr	r2, [r3, #8]
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	f022 0201 	bic.w	r2, r2, #1
 80126c2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2220      	movs	r2, #32
 80126c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2200      	movs	r2, #0
 80126d0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80126d2:	6878      	ldr	r0, [r7, #4]
 80126d4:	f7fa f8a6 	bl	800c824 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80126d8:	e007      	b.n	80126ea <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	699a      	ldr	r2, [r3, #24]
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	f042 0208 	orr.w	r2, r2, #8
 80126e8:	619a      	str	r2, [r3, #24]
}
 80126ea:	bf00      	nop
 80126ec:	3710      	adds	r7, #16
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}
	...

080126f4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b084      	sub	sp, #16
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012702:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801270a:	2b22      	cmp	r3, #34	; 0x22
 801270c:	d168      	bne.n	80127e0 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012714:	81fb      	strh	r3, [r7, #14]
 8012716:	e03f      	b.n	8012798 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801271e:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8012720:	893b      	ldrh	r3, [r7, #8]
 8012722:	b2d9      	uxtb	r1, r3
 8012724:	89bb      	ldrh	r3, [r7, #12]
 8012726:	b2da      	uxtb	r2, r3
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801272c:	400a      	ands	r2, r1
 801272e:	b2d2      	uxtb	r2, r2
 8012730:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012736:	1c5a      	adds	r2, r3, #1
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012742:	b29b      	uxth	r3, r3
 8012744:	3b01      	subs	r3, #1
 8012746:	b29a      	uxth	r2, r3
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012754:	b29b      	uxth	r3, r3
 8012756:	2b00      	cmp	r3, #0
 8012758:	d11b      	bne.n	8012792 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8012768:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	689b      	ldr	r3, [r3, #8]
 8012770:	687a      	ldr	r2, [r7, #4]
 8012772:	6812      	ldr	r2, [r2, #0]
 8012774:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012778:	f023 0301 	bic.w	r3, r3, #1
 801277c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	2220      	movs	r2, #32
 8012782:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	2200      	movs	r2, #0
 801278a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801278c:	6878      	ldr	r0, [r7, #4]
 801278e:	f7fa f849 	bl	800c824 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8012792:	89fb      	ldrh	r3, [r7, #14]
 8012794:	3b01      	subs	r3, #1
 8012796:	81fb      	strh	r3, [r7, #14]
 8012798:	89fb      	ldrh	r3, [r7, #14]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d1bc      	bne.n	8012718 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80127a4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80127a6:	897b      	ldrh	r3, [r7, #10]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d021      	beq.n	80127f0 <UART_RxISR_8BIT_FIFOEN+0xfc>
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80127b2:	897a      	ldrh	r2, [r7, #10]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	d21b      	bcs.n	80127f0 <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	689a      	ldr	r2, [r3, #8]
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80127c6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	4a0b      	ldr	r2, [pc, #44]	; (80127f8 <UART_RxISR_8BIT_FIFOEN+0x104>)
 80127cc:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	681a      	ldr	r2, [r3, #0]
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	f042 0220 	orr.w	r2, r2, #32
 80127dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80127de:	e007      	b.n	80127f0 <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	699a      	ldr	r2, [r3, #24]
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	f042 0208 	orr.w	r2, r2, #8
 80127ee:	619a      	str	r2, [r3, #24]
}
 80127f0:	bf00      	nop
 80127f2:	3710      	adds	r7, #16
 80127f4:	46bd      	mov	sp, r7
 80127f6:	bd80      	pop	{r7, pc}
 80127f8:	0801259f 	.word	0x0801259f

080127fc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b086      	sub	sp, #24
 8012800:	af00      	add	r7, sp, #0
 8012802:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801280a:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012812:	2b22      	cmp	r3, #34	; 0x22
 8012814:	d168      	bne.n	80128e8 <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801281c:	82fb      	strh	r3, [r7, #22]
 801281e:	e03f      	b.n	80128a0 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012826:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801282c:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 801282e:	8a3a      	ldrh	r2, [r7, #16]
 8012830:	8abb      	ldrh	r3, [r7, #20]
 8012832:	4013      	ands	r3, r2
 8012834:	b29a      	uxth	r2, r3
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801283e:	1c9a      	adds	r2, r3, #2
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801284a:	b29b      	uxth	r3, r3
 801284c:	3b01      	subs	r3, #1
 801284e:	b29a      	uxth	r2, r3
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801285c:	b29b      	uxth	r3, r3
 801285e:	2b00      	cmp	r3, #0
 8012860:	d11b      	bne.n	801289a <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	681a      	ldr	r2, [r3, #0]
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8012870:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	689b      	ldr	r3, [r3, #8]
 8012878:	687a      	ldr	r2, [r7, #4]
 801287a:	6812      	ldr	r2, [r2, #0]
 801287c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012880:	f023 0301 	bic.w	r3, r3, #1
 8012884:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	2220      	movs	r2, #32
 801288a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	2200      	movs	r2, #0
 8012892:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8012894:	6878      	ldr	r0, [r7, #4]
 8012896:	f7f9 ffc5 	bl	800c824 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 801289a:	8afb      	ldrh	r3, [r7, #22]
 801289c:	3b01      	subs	r3, #1
 801289e:	82fb      	strh	r3, [r7, #22]
 80128a0:	8afb      	ldrh	r3, [r7, #22]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d1bc      	bne.n	8012820 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80128ac:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80128ae:	8a7b      	ldrh	r3, [r7, #18]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d021      	beq.n	80128f8 <UART_RxISR_16BIT_FIFOEN+0xfc>
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80128ba:	8a7a      	ldrh	r2, [r7, #18]
 80128bc:	429a      	cmp	r2, r3
 80128be:	d21b      	bcs.n	80128f8 <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	689a      	ldr	r2, [r3, #8]
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80128ce:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	4a0b      	ldr	r2, [pc, #44]	; (8012900 <UART_RxISR_16BIT_FIFOEN+0x104>)
 80128d4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	681a      	ldr	r2, [r3, #0]
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	f042 0220 	orr.w	r2, r2, #32
 80128e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80128e6:	e007      	b.n	80128f8 <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	699a      	ldr	r2, [r3, #24]
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	f042 0208 	orr.w	r2, r2, #8
 80128f6:	619a      	str	r2, [r3, #24]
}
 80128f8:	bf00      	nop
 80128fa:	3718      	adds	r7, #24
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}
 8012900:	08012649 	.word	0x08012649

08012904 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012904:	b480      	push	{r7}
 8012906:	b083      	sub	sp, #12
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801290c:	bf00      	nop
 801290e:	370c      	adds	r7, #12
 8012910:	46bd      	mov	sp, r7
 8012912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012916:	4770      	bx	lr

08012918 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012918:	b480      	push	{r7}
 801291a:	b083      	sub	sp, #12
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012920:	bf00      	nop
 8012922:	370c      	adds	r7, #12
 8012924:	46bd      	mov	sp, r7
 8012926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801292a:	4770      	bx	lr

0801292c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801292c:	b480      	push	{r7}
 801292e:	b083      	sub	sp, #12
 8012930:	af00      	add	r7, sp, #0
 8012932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012934:	bf00      	nop
 8012936:	370c      	adds	r7, #12
 8012938:	46bd      	mov	sp, r7
 801293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293e:	4770      	bx	lr

08012940 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012940:	b480      	push	{r7}
 8012942:	b085      	sub	sp, #20
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801294e:	2b01      	cmp	r3, #1
 8012950:	d101      	bne.n	8012956 <HAL_UARTEx_DisableFifoMode+0x16>
 8012952:	2302      	movs	r3, #2
 8012954:	e027      	b.n	80129a6 <HAL_UARTEx_DisableFifoMode+0x66>
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	2201      	movs	r2, #1
 801295a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	2224      	movs	r2, #36	; 0x24
 8012962:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	681a      	ldr	r2, [r3, #0]
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	f022 0201 	bic.w	r2, r2, #1
 801297c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012984:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2200      	movs	r2, #0
 801298a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	68fa      	ldr	r2, [r7, #12]
 8012992:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2220      	movs	r2, #32
 8012998:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	2200      	movs	r2, #0
 80129a0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80129a4:	2300      	movs	r3, #0
}
 80129a6:	4618      	mov	r0, r3
 80129a8:	3714      	adds	r7, #20
 80129aa:	46bd      	mov	sp, r7
 80129ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b0:	4770      	bx	lr

080129b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80129b2:	b580      	push	{r7, lr}
 80129b4:	b084      	sub	sp, #16
 80129b6:	af00      	add	r7, sp, #0
 80129b8:	6078      	str	r0, [r7, #4]
 80129ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80129c2:	2b01      	cmp	r3, #1
 80129c4:	d101      	bne.n	80129ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80129c6:	2302      	movs	r3, #2
 80129c8:	e02d      	b.n	8012a26 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	2201      	movs	r2, #1
 80129ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	2224      	movs	r2, #36	; 0x24
 80129d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	681a      	ldr	r2, [r3, #0]
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	f022 0201 	bic.w	r2, r2, #1
 80129f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	689b      	ldr	r3, [r3, #8]
 80129f8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	683a      	ldr	r2, [r7, #0]
 8012a02:	430a      	orrs	r2, r1
 8012a04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f000 f850 	bl	8012aac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	68fa      	ldr	r2, [r7, #12]
 8012a12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	2220      	movs	r2, #32
 8012a18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	2200      	movs	r2, #0
 8012a20:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8012a24:	2300      	movs	r3, #0
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3710      	adds	r7, #16
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}

08012a2e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012a2e:	b580      	push	{r7, lr}
 8012a30:	b084      	sub	sp, #16
 8012a32:	af00      	add	r7, sp, #0
 8012a34:	6078      	str	r0, [r7, #4]
 8012a36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012a3e:	2b01      	cmp	r3, #1
 8012a40:	d101      	bne.n	8012a46 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012a42:	2302      	movs	r3, #2
 8012a44:	e02d      	b.n	8012aa2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	2201      	movs	r2, #1
 8012a4a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	2224      	movs	r2, #36	; 0x24
 8012a52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	681a      	ldr	r2, [r3, #0]
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	f022 0201 	bic.w	r2, r2, #1
 8012a6c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	689b      	ldr	r3, [r3, #8]
 8012a74:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	683a      	ldr	r2, [r7, #0]
 8012a7e:	430a      	orrs	r2, r1
 8012a80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012a82:	6878      	ldr	r0, [r7, #4]
 8012a84:	f000 f812 	bl	8012aac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	2220      	movs	r2, #32
 8012a94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8012aa0:	2300      	movs	r3, #0
}
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	3710      	adds	r7, #16
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	bd80      	pop	{r7, pc}
	...

08012aac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012aac:	b480      	push	{r7}
 8012aae:	b089      	sub	sp, #36	; 0x24
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8012ab4:	4a2f      	ldr	r2, [pc, #188]	; (8012b74 <UARTEx_SetNbDataToProcess+0xc8>)
 8012ab6:	f107 0314 	add.w	r3, r7, #20
 8012aba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012abe:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8012ac2:	4a2d      	ldr	r2, [pc, #180]	; (8012b78 <UARTEx_SetNbDataToProcess+0xcc>)
 8012ac4:	f107 030c 	add.w	r3, r7, #12
 8012ac8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012acc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d108      	bne.n	8012aea <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	2201      	movs	r2, #1
 8012adc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	2201      	movs	r2, #1
 8012ae4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012ae8:	e03d      	b.n	8012b66 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012aea:	2308      	movs	r3, #8
 8012aec:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012aee:	2308      	movs	r3, #8
 8012af0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	689b      	ldr	r3, [r3, #8]
 8012af8:	0e5b      	lsrs	r3, r3, #25
 8012afa:	b2db      	uxtb	r3, r3
 8012afc:	f003 0307 	and.w	r3, r3, #7
 8012b00:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	681b      	ldr	r3, [r3, #0]
 8012b06:	689b      	ldr	r3, [r3, #8]
 8012b08:	0f5b      	lsrs	r3, r3, #29
 8012b0a:	b2db      	uxtb	r3, r3
 8012b0c:	f003 0307 	and.w	r3, r3, #7
 8012b10:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b12:	7fbb      	ldrb	r3, [r7, #30]
 8012b14:	7f3a      	ldrb	r2, [r7, #28]
 8012b16:	f107 0120 	add.w	r1, r7, #32
 8012b1a:	440a      	add	r2, r1
 8012b1c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8012b20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012b24:	7f3a      	ldrb	r2, [r7, #28]
 8012b26:	f107 0120 	add.w	r1, r7, #32
 8012b2a:	440a      	add	r2, r1
 8012b2c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b34:	b29a      	uxth	r2, r3
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b3c:	7ffb      	ldrb	r3, [r7, #31]
 8012b3e:	7f7a      	ldrb	r2, [r7, #29]
 8012b40:	f107 0120 	add.w	r1, r7, #32
 8012b44:	440a      	add	r2, r1
 8012b46:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8012b4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012b4e:	7f7a      	ldrb	r2, [r7, #29]
 8012b50:	f107 0120 	add.w	r1, r7, #32
 8012b54:	440a      	add	r2, r1
 8012b56:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b5e:	b29a      	uxth	r2, r3
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012b66:	bf00      	nop
 8012b68:	3724      	adds	r7, #36	; 0x24
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b70:	4770      	bx	lr
 8012b72:	bf00      	nop
 8012b74:	08015e00 	.word	0x08015e00
 8012b78:	08015e08 	.word	0x08015e08

08012b7c <LL_ADC_REG_SetSequencerLength>:
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
 8012b84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012b8a:	f023 020f 	bic.w	r2, r3, #15
 8012b8e:	683b      	ldr	r3, [r7, #0]
 8012b90:	431a      	orrs	r2, r3
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	631a      	str	r2, [r3, #48]	; 0x30
}
 8012b96:	bf00      	nop
 8012b98:	370c      	adds	r7, #12
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba0:	4770      	bx	lr

08012ba2 <LL_ADC_IsEnabled>:
{
 8012ba2:	b480      	push	{r7}
 8012ba4:	b083      	sub	sp, #12
 8012ba6:	af00      	add	r7, sp, #0
 8012ba8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	689b      	ldr	r3, [r3, #8]
 8012bae:	f003 0301 	and.w	r3, r3, #1
 8012bb2:	2b01      	cmp	r3, #1
 8012bb4:	d101      	bne.n	8012bba <LL_ADC_IsEnabled+0x18>
 8012bb6:	2301      	movs	r3, #1
 8012bb8:	e000      	b.n	8012bbc <LL_ADC_IsEnabled+0x1a>
 8012bba:	2300      	movs	r3, #0
}
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	370c      	adds	r7, #12
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc6:	4770      	bx	lr

08012bc8 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8012bc8:	b590      	push	{r4, r7, lr}
 8012bca:	b085      	sub	sp, #20
 8012bcc:	af00      	add	r7, sp, #0
 8012bce:	6078      	str	r0, [r7, #4]
 8012bd0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	4a27      	ldr	r2, [pc, #156]	; (8012c78 <LL_ADC_CommonInit+0xb0>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d10f      	bne.n	8012bfe <LL_ADC_CommonInit+0x36>
 8012bde:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8012be2:	f7ff ffde 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012be6:	4604      	mov	r4, r0
 8012be8:	4824      	ldr	r0, [pc, #144]	; (8012c7c <LL_ADC_CommonInit+0xb4>)
 8012bea:	f7ff ffda 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	4323      	orrs	r3, r4
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	bf0c      	ite	eq
 8012bf6:	2301      	moveq	r3, #1
 8012bf8:	2300      	movne	r3, #0
 8012bfa:	b2db      	uxtb	r3, r3
 8012bfc:	e012      	b.n	8012c24 <LL_ADC_CommonInit+0x5c>
 8012bfe:	4820      	ldr	r0, [pc, #128]	; (8012c80 <LL_ADC_CommonInit+0xb8>)
 8012c00:	f7ff ffcf 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012c04:	4604      	mov	r4, r0
 8012c06:	481f      	ldr	r0, [pc, #124]	; (8012c84 <LL_ADC_CommonInit+0xbc>)
 8012c08:	f7ff ffcb 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012c0c:	4603      	mov	r3, r0
 8012c0e:	431c      	orrs	r4, r3
 8012c10:	481d      	ldr	r0, [pc, #116]	; (8012c88 <LL_ADC_CommonInit+0xc0>)
 8012c12:	f7ff ffc6 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012c16:	4603      	mov	r3, r0
 8012c18:	4323      	orrs	r3, r4
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	bf0c      	ite	eq
 8012c1e:	2301      	moveq	r3, #1
 8012c20:	2300      	movne	r3, #0
 8012c22:	b2db      	uxtb	r3, r3
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d020      	beq.n	8012c6a <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8012c28:	683b      	ldr	r3, [r7, #0]
 8012c2a:	685b      	ldr	r3, [r3, #4]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d012      	beq.n	8012c56 <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	689a      	ldr	r2, [r3, #8]
 8012c34:	4b15      	ldr	r3, [pc, #84]	; (8012c8c <LL_ADC_CommonInit+0xc4>)
 8012c36:	4013      	ands	r3, r2
 8012c38:	683a      	ldr	r2, [r7, #0]
 8012c3a:	6811      	ldr	r1, [r2, #0]
 8012c3c:	683a      	ldr	r2, [r7, #0]
 8012c3e:	6852      	ldr	r2, [r2, #4]
 8012c40:	4311      	orrs	r1, r2
 8012c42:	683a      	ldr	r2, [r7, #0]
 8012c44:	6892      	ldr	r2, [r2, #8]
 8012c46:	4311      	orrs	r1, r2
 8012c48:	683a      	ldr	r2, [r7, #0]
 8012c4a:	68d2      	ldr	r2, [r2, #12]
 8012c4c:	430a      	orrs	r2, r1
 8012c4e:	431a      	orrs	r2, r3
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	609a      	str	r2, [r3, #8]
 8012c54:	e00b      	b.n	8012c6e <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	689a      	ldr	r2, [r3, #8]
 8012c5a:	4b0c      	ldr	r3, [pc, #48]	; (8012c8c <LL_ADC_CommonInit+0xc4>)
 8012c5c:	4013      	ands	r3, r2
 8012c5e:	683a      	ldr	r2, [r7, #0]
 8012c60:	6812      	ldr	r2, [r2, #0]
 8012c62:	431a      	orrs	r2, r3
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	609a      	str	r2, [r3, #8]
 8012c68:	e001      	b.n	8012c6e <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8012c6a:	2301      	movs	r3, #1
 8012c6c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8012c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c70:	4618      	mov	r0, r3
 8012c72:	3714      	adds	r7, #20
 8012c74:	46bd      	mov	sp, r7
 8012c76:	bd90      	pop	{r4, r7, pc}
 8012c78:	50000300 	.word	0x50000300
 8012c7c:	50000100 	.word	0x50000100
 8012c80:	50000400 	.word	0x50000400
 8012c84:	50000500 	.word	0x50000500
 8012c88:	50000600 	.word	0x50000600
 8012c8c:	ffc030e0 	.word	0xffc030e0

08012c90 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8012c90:	b580      	push	{r7, lr}
 8012c92:	b084      	sub	sp, #16
 8012c94:	af00      	add	r7, sp, #0
 8012c96:	6078      	str	r0, [r7, #4]
 8012c98:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8012c9e:	6878      	ldr	r0, [r7, #4]
 8012ca0:	f7ff ff7f 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012ca4:	4603      	mov	r3, r0
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d111      	bne.n	8012cce <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	68db      	ldr	r3, [r3, #12]
 8012cae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8012cb2:	f023 0318 	bic.w	r3, r3, #24
 8012cb6:	683a      	ldr	r2, [r7, #0]
 8012cb8:	6811      	ldr	r1, [r2, #0]
 8012cba:	683a      	ldr	r2, [r7, #0]
 8012cbc:	6852      	ldr	r2, [r2, #4]
 8012cbe:	4311      	orrs	r1, r2
 8012cc0:	683a      	ldr	r2, [r7, #0]
 8012cc2:	6892      	ldr	r2, [r2, #8]
 8012cc4:	430a      	orrs	r2, r1
 8012cc6:	431a      	orrs	r2, r3
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	60da      	str	r2, [r3, #12]
 8012ccc:	e001      	b.n	8012cd2 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8012cce:	2301      	movs	r3, #1
 8012cd0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8012cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cd4:	4618      	mov	r0, r3
 8012cd6:	3710      	adds	r7, #16
 8012cd8:	46bd      	mov	sp, r7
 8012cda:	bd80      	pop	{r7, pc}

08012cdc <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b084      	sub	sp, #16
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	6078      	str	r0, [r7, #4]
 8012ce4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8012cea:	6878      	ldr	r0, [r7, #4]
 8012cec:	f7ff ff59 	bl	8012ba2 <LL_ADC_IsEnabled>
 8012cf0:	4603      	mov	r3, r0
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d132      	bne.n	8012d5c <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8012cf6:	683b      	ldr	r3, [r7, #0]
 8012cf8:	685b      	ldr	r3, [r3, #4]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d015      	beq.n	8012d2a <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	68da      	ldr	r2, [r3, #12]
 8012d02:	4b1a      	ldr	r3, [pc, #104]	; (8012d6c <LL_ADC_REG_Init+0x90>)
 8012d04:	4013      	ands	r3, r2
 8012d06:	683a      	ldr	r2, [r7, #0]
 8012d08:	6811      	ldr	r1, [r2, #0]
 8012d0a:	683a      	ldr	r2, [r7, #0]
 8012d0c:	6892      	ldr	r2, [r2, #8]
 8012d0e:	4311      	orrs	r1, r2
 8012d10:	683a      	ldr	r2, [r7, #0]
 8012d12:	68d2      	ldr	r2, [r2, #12]
 8012d14:	4311      	orrs	r1, r2
 8012d16:	683a      	ldr	r2, [r7, #0]
 8012d18:	6912      	ldr	r2, [r2, #16]
 8012d1a:	4311      	orrs	r1, r2
 8012d1c:	683a      	ldr	r2, [r7, #0]
 8012d1e:	6952      	ldr	r2, [r2, #20]
 8012d20:	430a      	orrs	r2, r1
 8012d22:	431a      	orrs	r2, r3
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	60da      	str	r2, [r3, #12]
 8012d28:	e011      	b.n	8012d4e <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	68da      	ldr	r2, [r3, #12]
 8012d2e:	4b0f      	ldr	r3, [pc, #60]	; (8012d6c <LL_ADC_REG_Init+0x90>)
 8012d30:	4013      	ands	r3, r2
 8012d32:	683a      	ldr	r2, [r7, #0]
 8012d34:	6811      	ldr	r1, [r2, #0]
 8012d36:	683a      	ldr	r2, [r7, #0]
 8012d38:	68d2      	ldr	r2, [r2, #12]
 8012d3a:	4311      	orrs	r1, r2
 8012d3c:	683a      	ldr	r2, [r7, #0]
 8012d3e:	6912      	ldr	r2, [r2, #16]
 8012d40:	4311      	orrs	r1, r2
 8012d42:	683a      	ldr	r2, [r7, #0]
 8012d44:	6952      	ldr	r2, [r2, #20]
 8012d46:	430a      	orrs	r2, r1
 8012d48:	431a      	orrs	r2, r3
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8012d4e:	683b      	ldr	r3, [r7, #0]
 8012d50:	685b      	ldr	r3, [r3, #4]
 8012d52:	4619      	mov	r1, r3
 8012d54:	6878      	ldr	r0, [r7, #4]
 8012d56:	f7ff ff11 	bl	8012b7c <LL_ADC_REG_SetSequencerLength>
 8012d5a:	e001      	b.n	8012d60 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8012d5c:	2301      	movs	r3, #1
 8012d5e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8012d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d62:	4618      	mov	r0, r3
 8012d64:	3710      	adds	r7, #16
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}
 8012d6a:	bf00      	nop
 8012d6c:	fff0c01c 	.word	0xfff0c01c

08012d70 <LL_EXTI_EnableIT_0_31>:
{
 8012d70:	b480      	push	{r7}
 8012d72:	b083      	sub	sp, #12
 8012d74:	af00      	add	r7, sp, #0
 8012d76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8012d78:	4b05      	ldr	r3, [pc, #20]	; (8012d90 <LL_EXTI_EnableIT_0_31+0x20>)
 8012d7a:	681a      	ldr	r2, [r3, #0]
 8012d7c:	4904      	ldr	r1, [pc, #16]	; (8012d90 <LL_EXTI_EnableIT_0_31+0x20>)
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	4313      	orrs	r3, r2
 8012d82:	600b      	str	r3, [r1, #0]
}
 8012d84:	bf00      	nop
 8012d86:	370c      	adds	r7, #12
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8e:	4770      	bx	lr
 8012d90:	40010400 	.word	0x40010400

08012d94 <LL_EXTI_EnableIT_32_63>:
{
 8012d94:	b480      	push	{r7}
 8012d96:	b083      	sub	sp, #12
 8012d98:	af00      	add	r7, sp, #0
 8012d9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8012d9c:	4b05      	ldr	r3, [pc, #20]	; (8012db4 <LL_EXTI_EnableIT_32_63+0x20>)
 8012d9e:	6a1a      	ldr	r2, [r3, #32]
 8012da0:	4904      	ldr	r1, [pc, #16]	; (8012db4 <LL_EXTI_EnableIT_32_63+0x20>)
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	4313      	orrs	r3, r2
 8012da6:	620b      	str	r3, [r1, #32]
}
 8012da8:	bf00      	nop
 8012daa:	370c      	adds	r7, #12
 8012dac:	46bd      	mov	sp, r7
 8012dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012db2:	4770      	bx	lr
 8012db4:	40010400 	.word	0x40010400

08012db8 <LL_EXTI_DisableIT_0_31>:
{
 8012db8:	b480      	push	{r7}
 8012dba:	b083      	sub	sp, #12
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8012dc0:	4b06      	ldr	r3, [pc, #24]	; (8012ddc <LL_EXTI_DisableIT_0_31+0x24>)
 8012dc2:	681a      	ldr	r2, [r3, #0]
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	43db      	mvns	r3, r3
 8012dc8:	4904      	ldr	r1, [pc, #16]	; (8012ddc <LL_EXTI_DisableIT_0_31+0x24>)
 8012dca:	4013      	ands	r3, r2
 8012dcc:	600b      	str	r3, [r1, #0]
}
 8012dce:	bf00      	nop
 8012dd0:	370c      	adds	r7, #12
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd8:	4770      	bx	lr
 8012dda:	bf00      	nop
 8012ddc:	40010400 	.word	0x40010400

08012de0 <LL_EXTI_DisableIT_32_63>:
{
 8012de0:	b480      	push	{r7}
 8012de2:	b083      	sub	sp, #12
 8012de4:	af00      	add	r7, sp, #0
 8012de6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8012de8:	4b06      	ldr	r3, [pc, #24]	; (8012e04 <LL_EXTI_DisableIT_32_63+0x24>)
 8012dea:	6a1a      	ldr	r2, [r3, #32]
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	43db      	mvns	r3, r3
 8012df0:	4904      	ldr	r1, [pc, #16]	; (8012e04 <LL_EXTI_DisableIT_32_63+0x24>)
 8012df2:	4013      	ands	r3, r2
 8012df4:	620b      	str	r3, [r1, #32]
}
 8012df6:	bf00      	nop
 8012df8:	370c      	adds	r7, #12
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e00:	4770      	bx	lr
 8012e02:	bf00      	nop
 8012e04:	40010400 	.word	0x40010400

08012e08 <LL_EXTI_EnableEvent_0_31>:
{
 8012e08:	b480      	push	{r7}
 8012e0a:	b083      	sub	sp, #12
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8012e10:	4b05      	ldr	r3, [pc, #20]	; (8012e28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8012e12:	685a      	ldr	r2, [r3, #4]
 8012e14:	4904      	ldr	r1, [pc, #16]	; (8012e28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	4313      	orrs	r3, r2
 8012e1a:	604b      	str	r3, [r1, #4]
}
 8012e1c:	bf00      	nop
 8012e1e:	370c      	adds	r7, #12
 8012e20:	46bd      	mov	sp, r7
 8012e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e26:	4770      	bx	lr
 8012e28:	40010400 	.word	0x40010400

08012e2c <LL_EXTI_EnableEvent_32_63>:
{
 8012e2c:	b480      	push	{r7}
 8012e2e:	b083      	sub	sp, #12
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8012e34:	4b05      	ldr	r3, [pc, #20]	; (8012e4c <LL_EXTI_EnableEvent_32_63+0x20>)
 8012e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012e38:	4904      	ldr	r1, [pc, #16]	; (8012e4c <LL_EXTI_EnableEvent_32_63+0x20>)
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	4313      	orrs	r3, r2
 8012e3e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8012e40:	bf00      	nop
 8012e42:	370c      	adds	r7, #12
 8012e44:	46bd      	mov	sp, r7
 8012e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e4a:	4770      	bx	lr
 8012e4c:	40010400 	.word	0x40010400

08012e50 <LL_EXTI_DisableEvent_0_31>:
{
 8012e50:	b480      	push	{r7}
 8012e52:	b083      	sub	sp, #12
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8012e58:	4b06      	ldr	r3, [pc, #24]	; (8012e74 <LL_EXTI_DisableEvent_0_31+0x24>)
 8012e5a:	685a      	ldr	r2, [r3, #4]
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	43db      	mvns	r3, r3
 8012e60:	4904      	ldr	r1, [pc, #16]	; (8012e74 <LL_EXTI_DisableEvent_0_31+0x24>)
 8012e62:	4013      	ands	r3, r2
 8012e64:	604b      	str	r3, [r1, #4]
}
 8012e66:	bf00      	nop
 8012e68:	370c      	adds	r7, #12
 8012e6a:	46bd      	mov	sp, r7
 8012e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e70:	4770      	bx	lr
 8012e72:	bf00      	nop
 8012e74:	40010400 	.word	0x40010400

08012e78 <LL_EXTI_DisableEvent_32_63>:
{
 8012e78:	b480      	push	{r7}
 8012e7a:	b083      	sub	sp, #12
 8012e7c:	af00      	add	r7, sp, #0
 8012e7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8012e80:	4b06      	ldr	r3, [pc, #24]	; (8012e9c <LL_EXTI_DisableEvent_32_63+0x24>)
 8012e82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	43db      	mvns	r3, r3
 8012e88:	4904      	ldr	r1, [pc, #16]	; (8012e9c <LL_EXTI_DisableEvent_32_63+0x24>)
 8012e8a:	4013      	ands	r3, r2
 8012e8c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8012e8e:	bf00      	nop
 8012e90:	370c      	adds	r7, #12
 8012e92:	46bd      	mov	sp, r7
 8012e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e98:	4770      	bx	lr
 8012e9a:	bf00      	nop
 8012e9c:	40010400 	.word	0x40010400

08012ea0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8012ea0:	b480      	push	{r7}
 8012ea2:	b083      	sub	sp, #12
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8012ea8:	4b05      	ldr	r3, [pc, #20]	; (8012ec0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8012eaa:	689a      	ldr	r2, [r3, #8]
 8012eac:	4904      	ldr	r1, [pc, #16]	; (8012ec0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	4313      	orrs	r3, r2
 8012eb2:	608b      	str	r3, [r1, #8]
}
 8012eb4:	bf00      	nop
 8012eb6:	370c      	adds	r7, #12
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebe:	4770      	bx	lr
 8012ec0:	40010400 	.word	0x40010400

08012ec4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8012ec4:	b480      	push	{r7}
 8012ec6:	b083      	sub	sp, #12
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8012ecc:	4b05      	ldr	r3, [pc, #20]	; (8012ee4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8012ece:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012ed0:	4904      	ldr	r1, [pc, #16]	; (8012ee4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	4313      	orrs	r3, r2
 8012ed6:	628b      	str	r3, [r1, #40]	; 0x28
}
 8012ed8:	bf00      	nop
 8012eda:	370c      	adds	r7, #12
 8012edc:	46bd      	mov	sp, r7
 8012ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee2:	4770      	bx	lr
 8012ee4:	40010400 	.word	0x40010400

08012ee8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8012ee8:	b480      	push	{r7}
 8012eea:	b083      	sub	sp, #12
 8012eec:	af00      	add	r7, sp, #0
 8012eee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8012ef0:	4b06      	ldr	r3, [pc, #24]	; (8012f0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8012ef2:	689a      	ldr	r2, [r3, #8]
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	43db      	mvns	r3, r3
 8012ef8:	4904      	ldr	r1, [pc, #16]	; (8012f0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8012efa:	4013      	ands	r3, r2
 8012efc:	608b      	str	r3, [r1, #8]
}
 8012efe:	bf00      	nop
 8012f00:	370c      	adds	r7, #12
 8012f02:	46bd      	mov	sp, r7
 8012f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f08:	4770      	bx	lr
 8012f0a:	bf00      	nop
 8012f0c:	40010400 	.word	0x40010400

08012f10 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8012f10:	b480      	push	{r7}
 8012f12:	b083      	sub	sp, #12
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8012f18:	4b06      	ldr	r3, [pc, #24]	; (8012f34 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8012f1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	43db      	mvns	r3, r3
 8012f20:	4904      	ldr	r1, [pc, #16]	; (8012f34 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8012f22:	4013      	ands	r3, r2
 8012f24:	628b      	str	r3, [r1, #40]	; 0x28
}
 8012f26:	bf00      	nop
 8012f28:	370c      	adds	r7, #12
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f30:	4770      	bx	lr
 8012f32:	bf00      	nop
 8012f34:	40010400 	.word	0x40010400

08012f38 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8012f38:	b480      	push	{r7}
 8012f3a:	b083      	sub	sp, #12
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8012f40:	4b05      	ldr	r3, [pc, #20]	; (8012f58 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8012f42:	68da      	ldr	r2, [r3, #12]
 8012f44:	4904      	ldr	r1, [pc, #16]	; (8012f58 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	4313      	orrs	r3, r2
 8012f4a:	60cb      	str	r3, [r1, #12]
}
 8012f4c:	bf00      	nop
 8012f4e:	370c      	adds	r7, #12
 8012f50:	46bd      	mov	sp, r7
 8012f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f56:	4770      	bx	lr
 8012f58:	40010400 	.word	0x40010400

08012f5c <LL_EXTI_EnableFallingTrig_32_63>:
{
 8012f5c:	b480      	push	{r7}
 8012f5e:	b083      	sub	sp, #12
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8012f64:	4b05      	ldr	r3, [pc, #20]	; (8012f7c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8012f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f68:	4904      	ldr	r1, [pc, #16]	; (8012f7c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	4313      	orrs	r3, r2
 8012f6e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8012f70:	bf00      	nop
 8012f72:	370c      	adds	r7, #12
 8012f74:	46bd      	mov	sp, r7
 8012f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7a:	4770      	bx	lr
 8012f7c:	40010400 	.word	0x40010400

08012f80 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8012f80:	b480      	push	{r7}
 8012f82:	b083      	sub	sp, #12
 8012f84:	af00      	add	r7, sp, #0
 8012f86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8012f88:	4b06      	ldr	r3, [pc, #24]	; (8012fa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8012f8a:	68da      	ldr	r2, [r3, #12]
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	43db      	mvns	r3, r3
 8012f90:	4904      	ldr	r1, [pc, #16]	; (8012fa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8012f92:	4013      	ands	r3, r2
 8012f94:	60cb      	str	r3, [r1, #12]
}
 8012f96:	bf00      	nop
 8012f98:	370c      	adds	r7, #12
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa0:	4770      	bx	lr
 8012fa2:	bf00      	nop
 8012fa4:	40010400 	.word	0x40010400

08012fa8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8012fa8:	b480      	push	{r7}
 8012faa:	b083      	sub	sp, #12
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8012fb0:	4b06      	ldr	r3, [pc, #24]	; (8012fcc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8012fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	43db      	mvns	r3, r3
 8012fb8:	4904      	ldr	r1, [pc, #16]	; (8012fcc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8012fba:	4013      	ands	r3, r2
 8012fbc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8012fbe:	bf00      	nop
 8012fc0:	370c      	adds	r7, #12
 8012fc2:	46bd      	mov	sp, r7
 8012fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc8:	4770      	bx	lr
 8012fca:	bf00      	nop
 8012fcc:	40010400 	.word	0x40010400

08012fd0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	b084      	sub	sp, #16
 8012fd4:	af00      	add	r7, sp, #0
 8012fd6:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8012fd8:	2300      	movs	r3, #0
 8012fda:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	7a1b      	ldrb	r3, [r3, #8]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	f000 80c8 	beq.w	8013176 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d05d      	beq.n	80130aa <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	7a5b      	ldrb	r3, [r3, #9]
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d00e      	beq.n	8013014 <LL_EXTI_Init+0x44>
 8012ff6:	2b02      	cmp	r3, #2
 8012ff8:	d017      	beq.n	801302a <LL_EXTI_Init+0x5a>
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d120      	bne.n	8013040 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	4618      	mov	r0, r3
 8013004:	f7ff ff24 	bl	8012e50 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	4618      	mov	r0, r3
 801300e:	f7ff feaf 	bl	8012d70 <LL_EXTI_EnableIT_0_31>
          break;
 8013012:	e018      	b.n	8013046 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	4618      	mov	r0, r3
 801301a:	f7ff fecd 	bl	8012db8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	4618      	mov	r0, r3
 8013024:	f7ff fef0 	bl	8012e08 <LL_EXTI_EnableEvent_0_31>
          break;
 8013028:	e00d      	b.n	8013046 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	4618      	mov	r0, r3
 8013030:	f7ff fe9e 	bl	8012d70 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	681b      	ldr	r3, [r3, #0]
 8013038:	4618      	mov	r0, r3
 801303a:	f7ff fee5 	bl	8012e08 <LL_EXTI_EnableEvent_0_31>
          break;
 801303e:	e002      	b.n	8013046 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8013040:	2301      	movs	r3, #1
 8013042:	60fb      	str	r3, [r7, #12]
          break;
 8013044:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	7a9b      	ldrb	r3, [r3, #10]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d02d      	beq.n	80130aa <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	7a9b      	ldrb	r3, [r3, #10]
 8013052:	2b02      	cmp	r3, #2
 8013054:	d00e      	beq.n	8013074 <LL_EXTI_Init+0xa4>
 8013056:	2b03      	cmp	r3, #3
 8013058:	d017      	beq.n	801308a <LL_EXTI_Init+0xba>
 801305a:	2b01      	cmp	r3, #1
 801305c:	d120      	bne.n	80130a0 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	4618      	mov	r0, r3
 8013064:	f7ff ff8c 	bl	8012f80 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	4618      	mov	r0, r3
 801306e:	f7ff ff17 	bl	8012ea0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8013072:	e01b      	b.n	80130ac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	4618      	mov	r0, r3
 801307a:	f7ff ff35 	bl	8012ee8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	4618      	mov	r0, r3
 8013084:	f7ff ff58 	bl	8012f38 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8013088:	e010      	b.n	80130ac <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	4618      	mov	r0, r3
 8013090:	f7ff ff06 	bl	8012ea0 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	4618      	mov	r0, r3
 801309a:	f7ff ff4d 	bl	8012f38 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 801309e:	e005      	b.n	80130ac <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	f043 0302 	orr.w	r3, r3, #2
 80130a6:	60fb      	str	r3, [r7, #12]
            break;
 80130a8:	e000      	b.n	80130ac <LL_EXTI_Init+0xdc>
        }
      }
 80130aa:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	685b      	ldr	r3, [r3, #4]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d075      	beq.n	80131a0 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	7a5b      	ldrb	r3, [r3, #9]
 80130b8:	2b01      	cmp	r3, #1
 80130ba:	d00e      	beq.n	80130da <LL_EXTI_Init+0x10a>
 80130bc:	2b02      	cmp	r3, #2
 80130be:	d017      	beq.n	80130f0 <LL_EXTI_Init+0x120>
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d120      	bne.n	8013106 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	685b      	ldr	r3, [r3, #4]
 80130c8:	4618      	mov	r0, r3
 80130ca:	f7ff fed5 	bl	8012e78 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	685b      	ldr	r3, [r3, #4]
 80130d2:	4618      	mov	r0, r3
 80130d4:	f7ff fe5e 	bl	8012d94 <LL_EXTI_EnableIT_32_63>
          break;
 80130d8:	e01a      	b.n	8013110 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	685b      	ldr	r3, [r3, #4]
 80130de:	4618      	mov	r0, r3
 80130e0:	f7ff fe7e 	bl	8012de0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	685b      	ldr	r3, [r3, #4]
 80130e8:	4618      	mov	r0, r3
 80130ea:	f7ff fe9f 	bl	8012e2c <LL_EXTI_EnableEvent_32_63>
          break;
 80130ee:	e00f      	b.n	8013110 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	685b      	ldr	r3, [r3, #4]
 80130f4:	4618      	mov	r0, r3
 80130f6:	f7ff fe4d 	bl	8012d94 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	685b      	ldr	r3, [r3, #4]
 80130fe:	4618      	mov	r0, r3
 8013100:	f7ff fe94 	bl	8012e2c <LL_EXTI_EnableEvent_32_63>
          break;
 8013104:	e004      	b.n	8013110 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	f043 0304 	orr.w	r3, r3, #4
 801310c:	60fb      	str	r3, [r7, #12]
          break;
 801310e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	7a9b      	ldrb	r3, [r3, #10]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d043      	beq.n	80131a0 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	7a9b      	ldrb	r3, [r3, #10]
 801311c:	2b02      	cmp	r3, #2
 801311e:	d00e      	beq.n	801313e <LL_EXTI_Init+0x16e>
 8013120:	2b03      	cmp	r3, #3
 8013122:	d017      	beq.n	8013154 <LL_EXTI_Init+0x184>
 8013124:	2b01      	cmp	r3, #1
 8013126:	d120      	bne.n	801316a <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	685b      	ldr	r3, [r3, #4]
 801312c:	4618      	mov	r0, r3
 801312e:	f7ff ff3b 	bl	8012fa8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	685b      	ldr	r3, [r3, #4]
 8013136:	4618      	mov	r0, r3
 8013138:	f7ff fec4 	bl	8012ec4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 801313c:	e031      	b.n	80131a2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	685b      	ldr	r3, [r3, #4]
 8013142:	4618      	mov	r0, r3
 8013144:	f7ff fee4 	bl	8012f10 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	685b      	ldr	r3, [r3, #4]
 801314c:	4618      	mov	r0, r3
 801314e:	f7ff ff05 	bl	8012f5c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8013152:	e026      	b.n	80131a2 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	685b      	ldr	r3, [r3, #4]
 8013158:	4618      	mov	r0, r3
 801315a:	f7ff feb3 	bl	8012ec4 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	685b      	ldr	r3, [r3, #4]
 8013162:	4618      	mov	r0, r3
 8013164:	f7ff fefa 	bl	8012f5c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8013168:	e01b      	b.n	80131a2 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 801316a:	68fb      	ldr	r3, [r7, #12]
 801316c:	f043 0305 	orr.w	r3, r3, #5
 8013170:	60fb      	str	r3, [r7, #12]
            break;
 8013172:	bf00      	nop
 8013174:	e015      	b.n	80131a2 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	4618      	mov	r0, r3
 801317c:	f7ff fe1c 	bl	8012db8 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	4618      	mov	r0, r3
 8013186:	f7ff fe63 	bl	8012e50 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	685b      	ldr	r3, [r3, #4]
 801318e:	4618      	mov	r0, r3
 8013190:	f7ff fe26 	bl	8012de0 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	685b      	ldr	r3, [r3, #4]
 8013198:	4618      	mov	r0, r3
 801319a:	f7ff fe6d 	bl	8012e78 <LL_EXTI_DisableEvent_32_63>
 801319e:	e000      	b.n	80131a2 <LL_EXTI_Init+0x1d2>
      }
 80131a0:	bf00      	nop
  }

  return status;
 80131a2:	68fb      	ldr	r3, [r7, #12]
}
 80131a4:	4618      	mov	r0, r3
 80131a6:	3710      	adds	r7, #16
 80131a8:	46bd      	mov	sp, r7
 80131aa:	bd80      	pop	{r7, pc}

080131ac <LL_GPIO_SetPinMode>:
{
 80131ac:	b480      	push	{r7}
 80131ae:	b08b      	sub	sp, #44	; 0x2c
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	60f8      	str	r0, [r7, #12]
 80131b4:	60b9      	str	r1, [r7, #8]
 80131b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	681a      	ldr	r2, [r3, #0]
 80131bc:	68bb      	ldr	r3, [r7, #8]
 80131be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	fa93 f3a3 	rbit	r3, r3
 80131c6:	613b      	str	r3, [r7, #16]
  return result;
 80131c8:	693b      	ldr	r3, [r7, #16]
 80131ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80131cc:	69bb      	ldr	r3, [r7, #24]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d101      	bne.n	80131d6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80131d2:	2320      	movs	r3, #32
 80131d4:	e003      	b.n	80131de <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80131d6:	69bb      	ldr	r3, [r7, #24]
 80131d8:	fab3 f383 	clz	r3, r3
 80131dc:	b2db      	uxtb	r3, r3
 80131de:	005b      	lsls	r3, r3, #1
 80131e0:	2103      	movs	r1, #3
 80131e2:	fa01 f303 	lsl.w	r3, r1, r3
 80131e6:	43db      	mvns	r3, r3
 80131e8:	401a      	ands	r2, r3
 80131ea:	68bb      	ldr	r3, [r7, #8]
 80131ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80131ee:	6a3b      	ldr	r3, [r7, #32]
 80131f0:	fa93 f3a3 	rbit	r3, r3
 80131f4:	61fb      	str	r3, [r7, #28]
  return result;
 80131f6:	69fb      	ldr	r3, [r7, #28]
 80131f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80131fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d101      	bne.n	8013204 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8013200:	2320      	movs	r3, #32
 8013202:	e003      	b.n	801320c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8013204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013206:	fab3 f383 	clz	r3, r3
 801320a:	b2db      	uxtb	r3, r3
 801320c:	005b      	lsls	r3, r3, #1
 801320e:	6879      	ldr	r1, [r7, #4]
 8013210:	fa01 f303 	lsl.w	r3, r1, r3
 8013214:	431a      	orrs	r2, r3
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	601a      	str	r2, [r3, #0]
}
 801321a:	bf00      	nop
 801321c:	372c      	adds	r7, #44	; 0x2c
 801321e:	46bd      	mov	sp, r7
 8013220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013224:	4770      	bx	lr

08013226 <LL_GPIO_SetPinOutputType>:
{
 8013226:	b480      	push	{r7}
 8013228:	b085      	sub	sp, #20
 801322a:	af00      	add	r7, sp, #0
 801322c:	60f8      	str	r0, [r7, #12]
 801322e:	60b9      	str	r1, [r7, #8]
 8013230:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	685a      	ldr	r2, [r3, #4]
 8013236:	68bb      	ldr	r3, [r7, #8]
 8013238:	43db      	mvns	r3, r3
 801323a:	401a      	ands	r2, r3
 801323c:	68bb      	ldr	r3, [r7, #8]
 801323e:	6879      	ldr	r1, [r7, #4]
 8013240:	fb01 f303 	mul.w	r3, r1, r3
 8013244:	431a      	orrs	r2, r3
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	605a      	str	r2, [r3, #4]
}
 801324a:	bf00      	nop
 801324c:	3714      	adds	r7, #20
 801324e:	46bd      	mov	sp, r7
 8013250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013254:	4770      	bx	lr

08013256 <LL_GPIO_SetPinSpeed>:
{
 8013256:	b480      	push	{r7}
 8013258:	b08b      	sub	sp, #44	; 0x2c
 801325a:	af00      	add	r7, sp, #0
 801325c:	60f8      	str	r0, [r7, #12]
 801325e:	60b9      	str	r1, [r7, #8]
 8013260:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	689a      	ldr	r2, [r3, #8]
 8013266:	68bb      	ldr	r3, [r7, #8]
 8013268:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801326a:	697b      	ldr	r3, [r7, #20]
 801326c:	fa93 f3a3 	rbit	r3, r3
 8013270:	613b      	str	r3, [r7, #16]
  return result;
 8013272:	693b      	ldr	r3, [r7, #16]
 8013274:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8013276:	69bb      	ldr	r3, [r7, #24]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d101      	bne.n	8013280 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 801327c:	2320      	movs	r3, #32
 801327e:	e003      	b.n	8013288 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8013280:	69bb      	ldr	r3, [r7, #24]
 8013282:	fab3 f383 	clz	r3, r3
 8013286:	b2db      	uxtb	r3, r3
 8013288:	005b      	lsls	r3, r3, #1
 801328a:	2103      	movs	r1, #3
 801328c:	fa01 f303 	lsl.w	r3, r1, r3
 8013290:	43db      	mvns	r3, r3
 8013292:	401a      	ands	r2, r3
 8013294:	68bb      	ldr	r3, [r7, #8]
 8013296:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013298:	6a3b      	ldr	r3, [r7, #32]
 801329a:	fa93 f3a3 	rbit	r3, r3
 801329e:	61fb      	str	r3, [r7, #28]
  return result;
 80132a0:	69fb      	ldr	r3, [r7, #28]
 80132a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80132a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d101      	bne.n	80132ae <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80132aa:	2320      	movs	r3, #32
 80132ac:	e003      	b.n	80132b6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80132ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132b0:	fab3 f383 	clz	r3, r3
 80132b4:	b2db      	uxtb	r3, r3
 80132b6:	005b      	lsls	r3, r3, #1
 80132b8:	6879      	ldr	r1, [r7, #4]
 80132ba:	fa01 f303 	lsl.w	r3, r1, r3
 80132be:	431a      	orrs	r2, r3
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	609a      	str	r2, [r3, #8]
}
 80132c4:	bf00      	nop
 80132c6:	372c      	adds	r7, #44	; 0x2c
 80132c8:	46bd      	mov	sp, r7
 80132ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ce:	4770      	bx	lr

080132d0 <LL_GPIO_SetPinPull>:
{
 80132d0:	b480      	push	{r7}
 80132d2:	b08b      	sub	sp, #44	; 0x2c
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	60f8      	str	r0, [r7, #12]
 80132d8:	60b9      	str	r1, [r7, #8]
 80132da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	68da      	ldr	r2, [r3, #12]
 80132e0:	68bb      	ldr	r3, [r7, #8]
 80132e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80132e4:	697b      	ldr	r3, [r7, #20]
 80132e6:	fa93 f3a3 	rbit	r3, r3
 80132ea:	613b      	str	r3, [r7, #16]
  return result;
 80132ec:	693b      	ldr	r3, [r7, #16]
 80132ee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80132f0:	69bb      	ldr	r3, [r7, #24]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d101      	bne.n	80132fa <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80132f6:	2320      	movs	r3, #32
 80132f8:	e003      	b.n	8013302 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80132fa:	69bb      	ldr	r3, [r7, #24]
 80132fc:	fab3 f383 	clz	r3, r3
 8013300:	b2db      	uxtb	r3, r3
 8013302:	005b      	lsls	r3, r3, #1
 8013304:	2103      	movs	r1, #3
 8013306:	fa01 f303 	lsl.w	r3, r1, r3
 801330a:	43db      	mvns	r3, r3
 801330c:	401a      	ands	r2, r3
 801330e:	68bb      	ldr	r3, [r7, #8]
 8013310:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013312:	6a3b      	ldr	r3, [r7, #32]
 8013314:	fa93 f3a3 	rbit	r3, r3
 8013318:	61fb      	str	r3, [r7, #28]
  return result;
 801331a:	69fb      	ldr	r3, [r7, #28]
 801331c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 801331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013320:	2b00      	cmp	r3, #0
 8013322:	d101      	bne.n	8013328 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8013324:	2320      	movs	r3, #32
 8013326:	e003      	b.n	8013330 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8013328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801332a:	fab3 f383 	clz	r3, r3
 801332e:	b2db      	uxtb	r3, r3
 8013330:	005b      	lsls	r3, r3, #1
 8013332:	6879      	ldr	r1, [r7, #4]
 8013334:	fa01 f303 	lsl.w	r3, r1, r3
 8013338:	431a      	orrs	r2, r3
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	60da      	str	r2, [r3, #12]
}
 801333e:	bf00      	nop
 8013340:	372c      	adds	r7, #44	; 0x2c
 8013342:	46bd      	mov	sp, r7
 8013344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013348:	4770      	bx	lr

0801334a <LL_GPIO_SetAFPin_0_7>:
{
 801334a:	b480      	push	{r7}
 801334c:	b08b      	sub	sp, #44	; 0x2c
 801334e:	af00      	add	r7, sp, #0
 8013350:	60f8      	str	r0, [r7, #12]
 8013352:	60b9      	str	r1, [r7, #8]
 8013354:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	6a1a      	ldr	r2, [r3, #32]
 801335a:	68bb      	ldr	r3, [r7, #8]
 801335c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801335e:	697b      	ldr	r3, [r7, #20]
 8013360:	fa93 f3a3 	rbit	r3, r3
 8013364:	613b      	str	r3, [r7, #16]
  return result;
 8013366:	693b      	ldr	r3, [r7, #16]
 8013368:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801336a:	69bb      	ldr	r3, [r7, #24]
 801336c:	2b00      	cmp	r3, #0
 801336e:	d101      	bne.n	8013374 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8013370:	2320      	movs	r3, #32
 8013372:	e003      	b.n	801337c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8013374:	69bb      	ldr	r3, [r7, #24]
 8013376:	fab3 f383 	clz	r3, r3
 801337a:	b2db      	uxtb	r3, r3
 801337c:	009b      	lsls	r3, r3, #2
 801337e:	210f      	movs	r1, #15
 8013380:	fa01 f303 	lsl.w	r3, r1, r3
 8013384:	43db      	mvns	r3, r3
 8013386:	401a      	ands	r2, r3
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801338c:	6a3b      	ldr	r3, [r7, #32]
 801338e:	fa93 f3a3 	rbit	r3, r3
 8013392:	61fb      	str	r3, [r7, #28]
  return result;
 8013394:	69fb      	ldr	r3, [r7, #28]
 8013396:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8013398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801339a:	2b00      	cmp	r3, #0
 801339c:	d101      	bne.n	80133a2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 801339e:	2320      	movs	r3, #32
 80133a0:	e003      	b.n	80133aa <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80133a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133a4:	fab3 f383 	clz	r3, r3
 80133a8:	b2db      	uxtb	r3, r3
 80133aa:	009b      	lsls	r3, r3, #2
 80133ac:	6879      	ldr	r1, [r7, #4]
 80133ae:	fa01 f303 	lsl.w	r3, r1, r3
 80133b2:	431a      	orrs	r2, r3
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	621a      	str	r2, [r3, #32]
}
 80133b8:	bf00      	nop
 80133ba:	372c      	adds	r7, #44	; 0x2c
 80133bc:	46bd      	mov	sp, r7
 80133be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c2:	4770      	bx	lr

080133c4 <LL_GPIO_SetAFPin_8_15>:
{
 80133c4:	b480      	push	{r7}
 80133c6:	b08b      	sub	sp, #44	; 0x2c
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	60f8      	str	r0, [r7, #12]
 80133cc:	60b9      	str	r1, [r7, #8]
 80133ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80133d0:	68fb      	ldr	r3, [r7, #12]
 80133d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80133d4:	68bb      	ldr	r3, [r7, #8]
 80133d6:	0a1b      	lsrs	r3, r3, #8
 80133d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	fa93 f3a3 	rbit	r3, r3
 80133e0:	613b      	str	r3, [r7, #16]
  return result;
 80133e2:	693b      	ldr	r3, [r7, #16]
 80133e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80133e6:	69bb      	ldr	r3, [r7, #24]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d101      	bne.n	80133f0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80133ec:	2320      	movs	r3, #32
 80133ee:	e003      	b.n	80133f8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80133f0:	69bb      	ldr	r3, [r7, #24]
 80133f2:	fab3 f383 	clz	r3, r3
 80133f6:	b2db      	uxtb	r3, r3
 80133f8:	009b      	lsls	r3, r3, #2
 80133fa:	210f      	movs	r1, #15
 80133fc:	fa01 f303 	lsl.w	r3, r1, r3
 8013400:	43db      	mvns	r3, r3
 8013402:	401a      	ands	r2, r3
 8013404:	68bb      	ldr	r3, [r7, #8]
 8013406:	0a1b      	lsrs	r3, r3, #8
 8013408:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801340a:	6a3b      	ldr	r3, [r7, #32]
 801340c:	fa93 f3a3 	rbit	r3, r3
 8013410:	61fb      	str	r3, [r7, #28]
  return result;
 8013412:	69fb      	ldr	r3, [r7, #28]
 8013414:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8013416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013418:	2b00      	cmp	r3, #0
 801341a:	d101      	bne.n	8013420 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 801341c:	2320      	movs	r3, #32
 801341e:	e003      	b.n	8013428 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8013420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013422:	fab3 f383 	clz	r3, r3
 8013426:	b2db      	uxtb	r3, r3
 8013428:	009b      	lsls	r3, r3, #2
 801342a:	6879      	ldr	r1, [r7, #4]
 801342c:	fa01 f303 	lsl.w	r3, r1, r3
 8013430:	431a      	orrs	r2, r3
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	625a      	str	r2, [r3, #36]	; 0x24
}
 8013436:	bf00      	nop
 8013438:	372c      	adds	r7, #44	; 0x2c
 801343a:	46bd      	mov	sp, r7
 801343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013440:	4770      	bx	lr

08013442 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8013442:	b580      	push	{r7, lr}
 8013444:	b088      	sub	sp, #32
 8013446:	af00      	add	r7, sp, #0
 8013448:	6078      	str	r0, [r7, #4]
 801344a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 801344c:	683b      	ldr	r3, [r7, #0]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013452:	693b      	ldr	r3, [r7, #16]
 8013454:	fa93 f3a3 	rbit	r3, r3
 8013458:	60fb      	str	r3, [r7, #12]
  return result;
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 801345e:	697b      	ldr	r3, [r7, #20]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d101      	bne.n	8013468 <LL_GPIO_Init+0x26>
    return 32U;
 8013464:	2320      	movs	r3, #32
 8013466:	e003      	b.n	8013470 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8013468:	697b      	ldr	r3, [r7, #20]
 801346a:	fab3 f383 	clz	r3, r3
 801346e:	b2db      	uxtb	r3, r3
 8013470:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8013472:	e048      	b.n	8013506 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	681a      	ldr	r2, [r3, #0]
 8013478:	2101      	movs	r1, #1
 801347a:	69fb      	ldr	r3, [r7, #28]
 801347c:	fa01 f303 	lsl.w	r3, r1, r3
 8013480:	4013      	ands	r3, r2
 8013482:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8013484:	69bb      	ldr	r3, [r7, #24]
 8013486:	2b00      	cmp	r3, #0
 8013488:	d03a      	beq.n	8013500 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	685b      	ldr	r3, [r3, #4]
 801348e:	2b01      	cmp	r3, #1
 8013490:	d003      	beq.n	801349a <LL_GPIO_Init+0x58>
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	685b      	ldr	r3, [r3, #4]
 8013496:	2b02      	cmp	r3, #2
 8013498:	d10e      	bne.n	80134b8 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	689b      	ldr	r3, [r3, #8]
 801349e:	461a      	mov	r2, r3
 80134a0:	69b9      	ldr	r1, [r7, #24]
 80134a2:	6878      	ldr	r0, [r7, #4]
 80134a4:	f7ff fed7 	bl	8013256 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	6819      	ldr	r1, [r3, #0]
 80134ac:	683b      	ldr	r3, [r7, #0]
 80134ae:	68db      	ldr	r3, [r3, #12]
 80134b0:	461a      	mov	r2, r3
 80134b2:	6878      	ldr	r0, [r7, #4]
 80134b4:	f7ff feb7 	bl	8013226 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80134b8:	683b      	ldr	r3, [r7, #0]
 80134ba:	691b      	ldr	r3, [r3, #16]
 80134bc:	461a      	mov	r2, r3
 80134be:	69b9      	ldr	r1, [r7, #24]
 80134c0:	6878      	ldr	r0, [r7, #4]
 80134c2:	f7ff ff05 	bl	80132d0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80134c6:	683b      	ldr	r3, [r7, #0]
 80134c8:	685b      	ldr	r3, [r3, #4]
 80134ca:	2b02      	cmp	r3, #2
 80134cc:	d111      	bne.n	80134f2 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80134ce:	69bb      	ldr	r3, [r7, #24]
 80134d0:	2bff      	cmp	r3, #255	; 0xff
 80134d2:	d807      	bhi.n	80134e4 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80134d4:	683b      	ldr	r3, [r7, #0]
 80134d6:	695b      	ldr	r3, [r3, #20]
 80134d8:	461a      	mov	r2, r3
 80134da:	69b9      	ldr	r1, [r7, #24]
 80134dc:	6878      	ldr	r0, [r7, #4]
 80134de:	f7ff ff34 	bl	801334a <LL_GPIO_SetAFPin_0_7>
 80134e2:	e006      	b.n	80134f2 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80134e4:	683b      	ldr	r3, [r7, #0]
 80134e6:	695b      	ldr	r3, [r3, #20]
 80134e8:	461a      	mov	r2, r3
 80134ea:	69b9      	ldr	r1, [r7, #24]
 80134ec:	6878      	ldr	r0, [r7, #4]
 80134ee:	f7ff ff69 	bl	80133c4 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80134f2:	683b      	ldr	r3, [r7, #0]
 80134f4:	685b      	ldr	r3, [r3, #4]
 80134f6:	461a      	mov	r2, r3
 80134f8:	69b9      	ldr	r1, [r7, #24]
 80134fa:	6878      	ldr	r0, [r7, #4]
 80134fc:	f7ff fe56 	bl	80131ac <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8013500:	69fb      	ldr	r3, [r7, #28]
 8013502:	3301      	adds	r3, #1
 8013504:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8013506:	683b      	ldr	r3, [r7, #0]
 8013508:	681a      	ldr	r2, [r3, #0]
 801350a:	69fb      	ldr	r3, [r7, #28]
 801350c:	fa22 f303 	lsr.w	r3, r2, r3
 8013510:	2b00      	cmp	r3, #0
 8013512:	d1af      	bne.n	8013474 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8013514:	2300      	movs	r3, #0
}
 8013516:	4618      	mov	r0, r3
 8013518:	3720      	adds	r7, #32
 801351a:	46bd      	mov	sp, r7
 801351c:	bd80      	pop	{r7, pc}
	...

08013520 <LL_RCC_HSI_IsReady>:
{
 8013520:	b480      	push	{r7}
 8013522:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8013524:	4b07      	ldr	r3, [pc, #28]	; (8013544 <LL_RCC_HSI_IsReady+0x24>)
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801352c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013530:	d101      	bne.n	8013536 <LL_RCC_HSI_IsReady+0x16>
 8013532:	2301      	movs	r3, #1
 8013534:	e000      	b.n	8013538 <LL_RCC_HSI_IsReady+0x18>
 8013536:	2300      	movs	r3, #0
}
 8013538:	4618      	mov	r0, r3
 801353a:	46bd      	mov	sp, r7
 801353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013540:	4770      	bx	lr
 8013542:	bf00      	nop
 8013544:	40021000 	.word	0x40021000

08013548 <LL_RCC_LSE_IsReady>:
{
 8013548:	b480      	push	{r7}
 801354a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801354c:	4b07      	ldr	r3, [pc, #28]	; (801356c <LL_RCC_LSE_IsReady+0x24>)
 801354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013552:	f003 0302 	and.w	r3, r3, #2
 8013556:	2b02      	cmp	r3, #2
 8013558:	d101      	bne.n	801355e <LL_RCC_LSE_IsReady+0x16>
 801355a:	2301      	movs	r3, #1
 801355c:	e000      	b.n	8013560 <LL_RCC_LSE_IsReady+0x18>
 801355e:	2300      	movs	r3, #0
}
 8013560:	4618      	mov	r0, r3
 8013562:	46bd      	mov	sp, r7
 8013564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013568:	4770      	bx	lr
 801356a:	bf00      	nop
 801356c:	40021000 	.word	0x40021000

08013570 <LL_RCC_GetSysClkSource>:
{
 8013570:	b480      	push	{r7}
 8013572:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8013574:	4b04      	ldr	r3, [pc, #16]	; (8013588 <LL_RCC_GetSysClkSource+0x18>)
 8013576:	689b      	ldr	r3, [r3, #8]
 8013578:	f003 030c 	and.w	r3, r3, #12
}
 801357c:	4618      	mov	r0, r3
 801357e:	46bd      	mov	sp, r7
 8013580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013584:	4770      	bx	lr
 8013586:	bf00      	nop
 8013588:	40021000 	.word	0x40021000

0801358c <LL_RCC_GetAHBPrescaler>:
{
 801358c:	b480      	push	{r7}
 801358e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8013590:	4b04      	ldr	r3, [pc, #16]	; (80135a4 <LL_RCC_GetAHBPrescaler+0x18>)
 8013592:	689b      	ldr	r3, [r3, #8]
 8013594:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8013598:	4618      	mov	r0, r3
 801359a:	46bd      	mov	sp, r7
 801359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135a0:	4770      	bx	lr
 80135a2:	bf00      	nop
 80135a4:	40021000 	.word	0x40021000

080135a8 <LL_RCC_GetAPB1Prescaler>:
{
 80135a8:	b480      	push	{r7}
 80135aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80135ac:	4b04      	ldr	r3, [pc, #16]	; (80135c0 <LL_RCC_GetAPB1Prescaler+0x18>)
 80135ae:	689b      	ldr	r3, [r3, #8]
 80135b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80135b4:	4618      	mov	r0, r3
 80135b6:	46bd      	mov	sp, r7
 80135b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135bc:	4770      	bx	lr
 80135be:	bf00      	nop
 80135c0:	40021000 	.word	0x40021000

080135c4 <LL_RCC_GetAPB2Prescaler>:
{
 80135c4:	b480      	push	{r7}
 80135c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80135c8:	4b04      	ldr	r3, [pc, #16]	; (80135dc <LL_RCC_GetAPB2Prescaler+0x18>)
 80135ca:	689b      	ldr	r3, [r3, #8]
 80135cc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80135d0:	4618      	mov	r0, r3
 80135d2:	46bd      	mov	sp, r7
 80135d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d8:	4770      	bx	lr
 80135da:	bf00      	nop
 80135dc:	40021000 	.word	0x40021000

080135e0 <LL_RCC_GetUSARTClockSource>:
{
 80135e0:	b480      	push	{r7}
 80135e2:	b083      	sub	sp, #12
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80135e8:	4b06      	ldr	r3, [pc, #24]	; (8013604 <LL_RCC_GetUSARTClockSource+0x24>)
 80135ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	401a      	ands	r2, r3
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	041b      	lsls	r3, r3, #16
 80135f6:	4313      	orrs	r3, r2
}
 80135f8:	4618      	mov	r0, r3
 80135fa:	370c      	adds	r7, #12
 80135fc:	46bd      	mov	sp, r7
 80135fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013602:	4770      	bx	lr
 8013604:	40021000 	.word	0x40021000

08013608 <LL_RCC_GetUARTClockSource>:
{
 8013608:	b480      	push	{r7}
 801360a:	b083      	sub	sp, #12
 801360c:	af00      	add	r7, sp, #0
 801360e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8013610:	4b06      	ldr	r3, [pc, #24]	; (801362c <LL_RCC_GetUARTClockSource+0x24>)
 8013612:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	401a      	ands	r2, r3
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	041b      	lsls	r3, r3, #16
 801361e:	4313      	orrs	r3, r2
}
 8013620:	4618      	mov	r0, r3
 8013622:	370c      	adds	r7, #12
 8013624:	46bd      	mov	sp, r7
 8013626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801362a:	4770      	bx	lr
 801362c:	40021000 	.word	0x40021000

08013630 <LL_RCC_PLL_GetMainSource>:
{
 8013630:	b480      	push	{r7}
 8013632:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8013634:	4b04      	ldr	r3, [pc, #16]	; (8013648 <LL_RCC_PLL_GetMainSource+0x18>)
 8013636:	68db      	ldr	r3, [r3, #12]
 8013638:	f003 0303 	and.w	r3, r3, #3
}
 801363c:	4618      	mov	r0, r3
 801363e:	46bd      	mov	sp, r7
 8013640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013644:	4770      	bx	lr
 8013646:	bf00      	nop
 8013648:	40021000 	.word	0x40021000

0801364c <LL_RCC_PLL_GetN>:
{
 801364c:	b480      	push	{r7}
 801364e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8013650:	4b04      	ldr	r3, [pc, #16]	; (8013664 <LL_RCC_PLL_GetN+0x18>)
 8013652:	68db      	ldr	r3, [r3, #12]
 8013654:	0a1b      	lsrs	r3, r3, #8
 8013656:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 801365a:	4618      	mov	r0, r3
 801365c:	46bd      	mov	sp, r7
 801365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013662:	4770      	bx	lr
 8013664:	40021000 	.word	0x40021000

08013668 <LL_RCC_PLL_GetR>:
{
 8013668:	b480      	push	{r7}
 801366a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 801366c:	4b04      	ldr	r3, [pc, #16]	; (8013680 <LL_RCC_PLL_GetR+0x18>)
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8013674:	4618      	mov	r0, r3
 8013676:	46bd      	mov	sp, r7
 8013678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801367c:	4770      	bx	lr
 801367e:	bf00      	nop
 8013680:	40021000 	.word	0x40021000

08013684 <LL_RCC_PLL_GetDivider>:
{
 8013684:	b480      	push	{r7}
 8013686:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8013688:	4b04      	ldr	r3, [pc, #16]	; (801369c <LL_RCC_PLL_GetDivider+0x18>)
 801368a:	68db      	ldr	r3, [r3, #12]
 801368c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8013690:	4618      	mov	r0, r3
 8013692:	46bd      	mov	sp, r7
 8013694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013698:	4770      	bx	lr
 801369a:	bf00      	nop
 801369c:	40021000 	.word	0x40021000

080136a0 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b084      	sub	sp, #16
 80136a4:	af00      	add	r7, sp, #0
 80136a6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80136a8:	2300      	movs	r3, #0
 80136aa:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	2b03      	cmp	r3, #3
 80136b0:	d12e      	bne.n	8013710 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80136b2:	6878      	ldr	r0, [r7, #4]
 80136b4:	f7ff ff94 	bl	80135e0 <LL_RCC_GetUSARTClockSource>
 80136b8:	4603      	mov	r3, r0
 80136ba:	4a50      	ldr	r2, [pc, #320]	; (80137fc <LL_RCC_GetUSARTClockFreq+0x15c>)
 80136bc:	4293      	cmp	r3, r2
 80136be:	d009      	beq.n	80136d4 <LL_RCC_GetUSARTClockFreq+0x34>
 80136c0:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80136c4:	d00e      	beq.n	80136e4 <LL_RCC_GetUSARTClockFreq+0x44>
 80136c6:	4a4e      	ldr	r2, [pc, #312]	; (8013800 <LL_RCC_GetUSARTClockFreq+0x160>)
 80136c8:	4293      	cmp	r3, r2
 80136ca:	d114      	bne.n	80136f6 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80136cc:	f000 f926 	bl	801391c <RCC_GetSystemClockFreq>
 80136d0:	60f8      	str	r0, [r7, #12]
        break;
 80136d2:	e08d      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80136d4:	f7ff ff24 	bl	8013520 <LL_RCC_HSI_IsReady>
 80136d8:	4603      	mov	r3, r0
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d07b      	beq.n	80137d6 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 80136de:	4b49      	ldr	r3, [pc, #292]	; (8013804 <LL_RCC_GetUSARTClockFreq+0x164>)
 80136e0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80136e2:	e078      	b.n	80137d6 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80136e4:	f7ff ff30 	bl	8013548 <LL_RCC_LSE_IsReady>
 80136e8:	4603      	mov	r3, r0
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d075      	beq.n	80137da <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 80136ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80136f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80136f4:	e071      	b.n	80137da <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80136f6:	f000 f911 	bl	801391c <RCC_GetSystemClockFreq>
 80136fa:	4603      	mov	r3, r0
 80136fc:	4618      	mov	r0, r3
 80136fe:	f000 f92f 	bl	8013960 <RCC_GetHCLKClockFreq>
 8013702:	4603      	mov	r3, r0
 8013704:	4618      	mov	r0, r3
 8013706:	f000 f959 	bl	80139bc <RCC_GetPCLK2ClockFreq>
 801370a:	60f8      	str	r0, [r7, #12]
        break;
 801370c:	bf00      	nop
 801370e:	e06f      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	2b0c      	cmp	r3, #12
 8013714:	d12e      	bne.n	8013774 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f7ff ff62 	bl	80135e0 <LL_RCC_GetUSARTClockSource>
 801371c:	4603      	mov	r3, r0
 801371e:	4a3a      	ldr	r2, [pc, #232]	; (8013808 <LL_RCC_GetUSARTClockFreq+0x168>)
 8013720:	4293      	cmp	r3, r2
 8013722:	d009      	beq.n	8013738 <LL_RCC_GetUSARTClockFreq+0x98>
 8013724:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8013728:	d00e      	beq.n	8013748 <LL_RCC_GetUSARTClockFreq+0xa8>
 801372a:	4a38      	ldr	r2, [pc, #224]	; (801380c <LL_RCC_GetUSARTClockFreq+0x16c>)
 801372c:	4293      	cmp	r3, r2
 801372e:	d114      	bne.n	801375a <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8013730:	f000 f8f4 	bl	801391c <RCC_GetSystemClockFreq>
 8013734:	60f8      	str	r0, [r7, #12]
        break;
 8013736:	e05b      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8013738:	f7ff fef2 	bl	8013520 <LL_RCC_HSI_IsReady>
 801373c:	4603      	mov	r3, r0
 801373e:	2b00      	cmp	r3, #0
 8013740:	d04d      	beq.n	80137de <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8013742:	4b30      	ldr	r3, [pc, #192]	; (8013804 <LL_RCC_GetUSARTClockFreq+0x164>)
 8013744:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013746:	e04a      	b.n	80137de <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8013748:	f7ff fefe 	bl	8013548 <LL_RCC_LSE_IsReady>
 801374c:	4603      	mov	r3, r0
 801374e:	2b00      	cmp	r3, #0
 8013750:	d047      	beq.n	80137e2 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8013752:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013756:	60fb      	str	r3, [r7, #12]
        }
        break;
 8013758:	e043      	b.n	80137e2 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801375a:	f000 f8df 	bl	801391c <RCC_GetSystemClockFreq>
 801375e:	4603      	mov	r3, r0
 8013760:	4618      	mov	r0, r3
 8013762:	f000 f8fd 	bl	8013960 <RCC_GetHCLKClockFreq>
 8013766:	4603      	mov	r3, r0
 8013768:	4618      	mov	r0, r3
 801376a:	f000 f911 	bl	8013990 <RCC_GetPCLK1ClockFreq>
 801376e:	60f8      	str	r0, [r7, #12]
        break;
 8013770:	bf00      	nop
 8013772:	e03d      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	2b30      	cmp	r3, #48	; 0x30
 8013778:	d135      	bne.n	80137e6 <LL_RCC_GetUSARTClockFreq+0x146>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 801377a:	6878      	ldr	r0, [r7, #4]
 801377c:	f7ff ff30 	bl	80135e0 <LL_RCC_GetUSARTClockSource>
 8013780:	4603      	mov	r3, r0
 8013782:	4a23      	ldr	r2, [pc, #140]	; (8013810 <LL_RCC_GetUSARTClockFreq+0x170>)
 8013784:	4293      	cmp	r3, r2
 8013786:	d009      	beq.n	801379c <LL_RCC_GetUSARTClockFreq+0xfc>
 8013788:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 801378c:	d00e      	beq.n	80137ac <LL_RCC_GetUSARTClockFreq+0x10c>
 801378e:	4a21      	ldr	r2, [pc, #132]	; (8013814 <LL_RCC_GetUSARTClockFreq+0x174>)
 8013790:	4293      	cmp	r3, r2
 8013792:	d114      	bne.n	80137be <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8013794:	f000 f8c2 	bl	801391c <RCC_GetSystemClockFreq>
 8013798:	60f8      	str	r0, [r7, #12]
          break;
 801379a:	e029      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 801379c:	f7ff fec0 	bl	8013520 <LL_RCC_HSI_IsReady>
 80137a0:	4603      	mov	r3, r0
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d021      	beq.n	80137ea <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = HSI_VALUE;
 80137a6:	4b17      	ldr	r3, [pc, #92]	; (8013804 <LL_RCC_GetUSARTClockFreq+0x164>)
 80137a8:	60fb      	str	r3, [r7, #12]
          }
          break;
 80137aa:	e01e      	b.n	80137ea <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80137ac:	f7ff fecc 	bl	8013548 <LL_RCC_LSE_IsReady>
 80137b0:	4603      	mov	r3, r0
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d01b      	beq.n	80137ee <LL_RCC_GetUSARTClockFreq+0x14e>
          {
            usart_frequency = LSE_VALUE;
 80137b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80137ba:	60fb      	str	r3, [r7, #12]
          }
          break;
 80137bc:	e017      	b.n	80137ee <LL_RCC_GetUSARTClockFreq+0x14e>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80137be:	f000 f8ad 	bl	801391c <RCC_GetSystemClockFreq>
 80137c2:	4603      	mov	r3, r0
 80137c4:	4618      	mov	r0, r3
 80137c6:	f000 f8cb 	bl	8013960 <RCC_GetHCLKClockFreq>
 80137ca:	4603      	mov	r3, r0
 80137cc:	4618      	mov	r0, r3
 80137ce:	f000 f8df 	bl	8013990 <RCC_GetPCLK1ClockFreq>
 80137d2:	60f8      	str	r0, [r7, #12]
          break;
 80137d4:	e00c      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 80137d6:	bf00      	nop
 80137d8:	e00a      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 80137da:	bf00      	nop
 80137dc:	e008      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 80137de:	bf00      	nop
 80137e0:	e006      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 80137e2:	bf00      	nop
 80137e4:	e004      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
      }
    }
 80137e6:	bf00      	nop
 80137e8:	e002      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 80137ea:	bf00      	nop
 80137ec:	e000      	b.n	80137f0 <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 80137ee:	bf00      	nop
  }
  return usart_frequency;
 80137f0:	68fb      	ldr	r3, [r7, #12]
}
 80137f2:	4618      	mov	r0, r3
 80137f4:	3710      	adds	r7, #16
 80137f6:	46bd      	mov	sp, r7
 80137f8:	bd80      	pop	{r7, pc}
 80137fa:	bf00      	nop
 80137fc:	00030002 	.word	0x00030002
 8013800:	00030001 	.word	0x00030001
 8013804:	00f42400 	.word	0x00f42400
 8013808:	000c0008 	.word	0x000c0008
 801380c:	000c0004 	.word	0x000c0004
 8013810:	00300020 	.word	0x00300020
 8013814:	00300010 	.word	0x00300010

08013818 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b084      	sub	sp, #16
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8013820:	2300      	movs	r3, #0
 8013822:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	2bc0      	cmp	r3, #192	; 0xc0
 8013828:	d12d      	bne.n	8013886 <LL_RCC_GetUARTClockFreq+0x6e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 801382a:	6878      	ldr	r0, [r7, #4]
 801382c:	f7ff feec 	bl	8013608 <LL_RCC_GetUARTClockSource>
 8013830:	4603      	mov	r3, r0
 8013832:	4a35      	ldr	r2, [pc, #212]	; (8013908 <LL_RCC_GetUARTClockFreq+0xf0>)
 8013834:	4293      	cmp	r3, r2
 8013836:	d009      	beq.n	801384c <LL_RCC_GetUARTClockFreq+0x34>
 8013838:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 801383c:	d00e      	beq.n	801385c <LL_RCC_GetUARTClockFreq+0x44>
 801383e:	4a33      	ldr	r2, [pc, #204]	; (801390c <LL_RCC_GetUARTClockFreq+0xf4>)
 8013840:	4293      	cmp	r3, r2
 8013842:	d114      	bne.n	801386e <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8013844:	f000 f86a 	bl	801391c <RCC_GetSystemClockFreq>
 8013848:	60f8      	str	r0, [r7, #12]
        break;
 801384a:	e021      	b.n	8013890 <LL_RCC_GetUARTClockFreq+0x78>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801384c:	f7ff fe68 	bl	8013520 <LL_RCC_HSI_IsReady>
 8013850:	4603      	mov	r3, r0
 8013852:	2b00      	cmp	r3, #0
 8013854:	d019      	beq.n	801388a <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = HSI_VALUE;
 8013856:	4b2e      	ldr	r3, [pc, #184]	; (8013910 <LL_RCC_GetUARTClockFreq+0xf8>)
 8013858:	60fb      	str	r3, [r7, #12]
        }
        break;
 801385a:	e016      	b.n	801388a <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801385c:	f7ff fe74 	bl	8013548 <LL_RCC_LSE_IsReady>
 8013860:	4603      	mov	r3, r0
 8013862:	2b00      	cmp	r3, #0
 8013864:	d013      	beq.n	801388e <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = LSE_VALUE;
 8013866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801386a:	60fb      	str	r3, [r7, #12]
        }
        break;
 801386c:	e00f      	b.n	801388e <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801386e:	f000 f855 	bl	801391c <RCC_GetSystemClockFreq>
 8013872:	4603      	mov	r3, r0
 8013874:	4618      	mov	r0, r3
 8013876:	f000 f873 	bl	8013960 <RCC_GetHCLKClockFreq>
 801387a:	4603      	mov	r3, r0
 801387c:	4618      	mov	r0, r3
 801387e:	f000 f887 	bl	8013990 <RCC_GetPCLK1ClockFreq>
 8013882:	60f8      	str	r0, [r7, #12]
        break;
 8013884:	e004      	b.n	8013890 <LL_RCC_GetUARTClockFreq+0x78>
    }
  }
 8013886:	bf00      	nop
 8013888:	e002      	b.n	8013890 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 801388a:	bf00      	nop
 801388c:	e000      	b.n	8013890 <LL_RCC_GetUARTClockFreq+0x78>
        break;
 801388e:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013896:	d12d      	bne.n	80138f4 <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8013898:	6878      	ldr	r0, [r7, #4]
 801389a:	f7ff feb5 	bl	8013608 <LL_RCC_GetUARTClockSource>
 801389e:	4603      	mov	r3, r0
 80138a0:	4a1c      	ldr	r2, [pc, #112]	; (8013914 <LL_RCC_GetUARTClockFreq+0xfc>)
 80138a2:	4293      	cmp	r3, r2
 80138a4:	d009      	beq.n	80138ba <LL_RCC_GetUARTClockFreq+0xa2>
 80138a6:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80138aa:	d00e      	beq.n	80138ca <LL_RCC_GetUARTClockFreq+0xb2>
 80138ac:	4a1a      	ldr	r2, [pc, #104]	; (8013918 <LL_RCC_GetUARTClockFreq+0x100>)
 80138ae:	4293      	cmp	r3, r2
 80138b0:	d114      	bne.n	80138dc <LL_RCC_GetUARTClockFreq+0xc4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80138b2:	f000 f833 	bl	801391c <RCC_GetSystemClockFreq>
 80138b6:	60f8      	str	r0, [r7, #12]
        break;
 80138b8:	e021      	b.n	80138fe <LL_RCC_GetUARTClockFreq+0xe6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80138ba:	f7ff fe31 	bl	8013520 <LL_RCC_HSI_IsReady>
 80138be:	4603      	mov	r3, r0
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d019      	beq.n	80138f8 <LL_RCC_GetUARTClockFreq+0xe0>
        {
          uart_frequency = HSI_VALUE;
 80138c4:	4b12      	ldr	r3, [pc, #72]	; (8013910 <LL_RCC_GetUARTClockFreq+0xf8>)
 80138c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80138c8:	e016      	b.n	80138f8 <LL_RCC_GetUARTClockFreq+0xe0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80138ca:	f7ff fe3d 	bl	8013548 <LL_RCC_LSE_IsReady>
 80138ce:	4603      	mov	r3, r0
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d013      	beq.n	80138fc <LL_RCC_GetUARTClockFreq+0xe4>
        {
          uart_frequency = LSE_VALUE;
 80138d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80138d8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80138da:	e00f      	b.n	80138fc <LL_RCC_GetUARTClockFreq+0xe4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80138dc:	f000 f81e 	bl	801391c <RCC_GetSystemClockFreq>
 80138e0:	4603      	mov	r3, r0
 80138e2:	4618      	mov	r0, r3
 80138e4:	f000 f83c 	bl	8013960 <RCC_GetHCLKClockFreq>
 80138e8:	4603      	mov	r3, r0
 80138ea:	4618      	mov	r0, r3
 80138ec:	f000 f850 	bl	8013990 <RCC_GetPCLK1ClockFreq>
 80138f0:	60f8      	str	r0, [r7, #12]
        break;
 80138f2:	e004      	b.n	80138fe <LL_RCC_GetUARTClockFreq+0xe6>
    }
  }
 80138f4:	bf00      	nop
 80138f6:	e002      	b.n	80138fe <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 80138f8:	bf00      	nop
 80138fa:	e000      	b.n	80138fe <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 80138fc:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80138fe:	68fb      	ldr	r3, [r7, #12]
}
 8013900:	4618      	mov	r0, r3
 8013902:	3710      	adds	r7, #16
 8013904:	46bd      	mov	sp, r7
 8013906:	bd80      	pop	{r7, pc}
 8013908:	00c00080 	.word	0x00c00080
 801390c:	00c00040 	.word	0x00c00040
 8013910:	00f42400 	.word	0x00f42400
 8013914:	03000200 	.word	0x03000200
 8013918:	03000100 	.word	0x03000100

0801391c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 801391c:	b580      	push	{r7, lr}
 801391e:	b082      	sub	sp, #8
 8013920:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8013922:	f7ff fe25 	bl	8013570 <LL_RCC_GetSysClkSource>
 8013926:	4603      	mov	r3, r0
 8013928:	2b08      	cmp	r3, #8
 801392a:	d006      	beq.n	801393a <RCC_GetSystemClockFreq+0x1e>
 801392c:	2b0c      	cmp	r3, #12
 801392e:	d007      	beq.n	8013940 <RCC_GetSystemClockFreq+0x24>
 8013930:	2b04      	cmp	r3, #4
 8013932:	d109      	bne.n	8013948 <RCC_GetSystemClockFreq+0x2c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8013934:	4b08      	ldr	r3, [pc, #32]	; (8013958 <RCC_GetSystemClockFreq+0x3c>)
 8013936:	607b      	str	r3, [r7, #4]
      break;
 8013938:	e009      	b.n	801394e <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 801393a:	4b08      	ldr	r3, [pc, #32]	; (801395c <RCC_GetSystemClockFreq+0x40>)
 801393c:	607b      	str	r3, [r7, #4]
      break;
 801393e:	e006      	b.n	801394e <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8013940:	f000 f852 	bl	80139e8 <RCC_PLL_GetFreqDomain_SYS>
 8013944:	6078      	str	r0, [r7, #4]
      break;
 8013946:	e002      	b.n	801394e <RCC_GetSystemClockFreq+0x32>

    default:
      frequency = HSI_VALUE;
 8013948:	4b03      	ldr	r3, [pc, #12]	; (8013958 <RCC_GetSystemClockFreq+0x3c>)
 801394a:	607b      	str	r3, [r7, #4]
      break;
 801394c:	bf00      	nop
  }

  return frequency;
 801394e:	687b      	ldr	r3, [r7, #4]
}
 8013950:	4618      	mov	r0, r3
 8013952:	3708      	adds	r7, #8
 8013954:	46bd      	mov	sp, r7
 8013956:	bd80      	pop	{r7, pc}
 8013958:	00f42400 	.word	0x00f42400
 801395c:	016e3600 	.word	0x016e3600

08013960 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b082      	sub	sp, #8
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8013968:	f7ff fe10 	bl	801358c <LL_RCC_GetAHBPrescaler>
 801396c:	4603      	mov	r3, r0
 801396e:	091b      	lsrs	r3, r3, #4
 8013970:	f003 030f 	and.w	r3, r3, #15
 8013974:	4a05      	ldr	r2, [pc, #20]	; (801398c <RCC_GetHCLKClockFreq+0x2c>)
 8013976:	5cd3      	ldrb	r3, [r2, r3]
 8013978:	f003 031f 	and.w	r3, r3, #31
 801397c:	687a      	ldr	r2, [r7, #4]
 801397e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8013982:	4618      	mov	r0, r3
 8013984:	3708      	adds	r7, #8
 8013986:	46bd      	mov	sp, r7
 8013988:	bd80      	pop	{r7, pc}
 801398a:	bf00      	nop
 801398c:	0801602c 	.word	0x0801602c

08013990 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b082      	sub	sp, #8
 8013994:	af00      	add	r7, sp, #0
 8013996:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8013998:	f7ff fe06 	bl	80135a8 <LL_RCC_GetAPB1Prescaler>
 801399c:	4603      	mov	r3, r0
 801399e:	0a1b      	lsrs	r3, r3, #8
 80139a0:	4a05      	ldr	r2, [pc, #20]	; (80139b8 <RCC_GetPCLK1ClockFreq+0x28>)
 80139a2:	5cd3      	ldrb	r3, [r2, r3]
 80139a4:	f003 031f 	and.w	r3, r3, #31
 80139a8:	687a      	ldr	r2, [r7, #4]
 80139aa:	fa22 f303 	lsr.w	r3, r2, r3
}
 80139ae:	4618      	mov	r0, r3
 80139b0:	3708      	adds	r7, #8
 80139b2:	46bd      	mov	sp, r7
 80139b4:	bd80      	pop	{r7, pc}
 80139b6:	bf00      	nop
 80139b8:	0801603c 	.word	0x0801603c

080139bc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80139c4:	f7ff fdfe 	bl	80135c4 <LL_RCC_GetAPB2Prescaler>
 80139c8:	4603      	mov	r3, r0
 80139ca:	0adb      	lsrs	r3, r3, #11
 80139cc:	4a05      	ldr	r2, [pc, #20]	; (80139e4 <RCC_GetPCLK2ClockFreq+0x28>)
 80139ce:	5cd3      	ldrb	r3, [r2, r3]
 80139d0:	f003 031f 	and.w	r3, r3, #31
 80139d4:	687a      	ldr	r2, [r7, #4]
 80139d6:	fa22 f303 	lsr.w	r3, r2, r3
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3708      	adds	r7, #8
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}
 80139e2:	bf00      	nop
 80139e4:	0801603c 	.word	0x0801603c

080139e8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80139e8:	b590      	push	{r4, r7, lr}
 80139ea:	b083      	sub	sp, #12
 80139ec:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80139ee:	f7ff fe1f 	bl	8013630 <LL_RCC_PLL_GetMainSource>
 80139f2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80139f4:	683b      	ldr	r3, [r7, #0]
 80139f6:	2b02      	cmp	r3, #2
 80139f8:	d002      	beq.n	8013a00 <RCC_PLL_GetFreqDomain_SYS+0x18>
 80139fa:	2b03      	cmp	r3, #3
 80139fc:	d003      	beq.n	8013a06 <RCC_PLL_GetFreqDomain_SYS+0x1e>
 80139fe:	e005      	b.n	8013a0c <RCC_PLL_GetFreqDomain_SYS+0x24>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8013a00:	4b10      	ldr	r3, [pc, #64]	; (8013a44 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8013a02:	607b      	str	r3, [r7, #4]
      break;
 8013a04:	e005      	b.n	8013a12 <RCC_PLL_GetFreqDomain_SYS+0x2a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8013a06:	4b10      	ldr	r3, [pc, #64]	; (8013a48 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8013a08:	607b      	str	r3, [r7, #4]
      break;
 8013a0a:	e002      	b.n	8013a12 <RCC_PLL_GetFreqDomain_SYS+0x2a>

    default:
      pllinputfreq = HSI_VALUE;
 8013a0c:	4b0d      	ldr	r3, [pc, #52]	; (8013a44 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8013a0e:	607b      	str	r3, [r7, #4]
      break;
 8013a10:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8013a12:	f7ff fe1b 	bl	801364c <LL_RCC_PLL_GetN>
 8013a16:	4602      	mov	r2, r0
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	fb03 f402 	mul.w	r4, r3, r2
 8013a1e:	f7ff fe31 	bl	8013684 <LL_RCC_PLL_GetDivider>
 8013a22:	4603      	mov	r3, r0
 8013a24:	091b      	lsrs	r3, r3, #4
 8013a26:	3301      	adds	r3, #1
 8013a28:	fbb4 f4f3 	udiv	r4, r4, r3
 8013a2c:	f7ff fe1c 	bl	8013668 <LL_RCC_PLL_GetR>
 8013a30:	4603      	mov	r3, r0
 8013a32:	0e5b      	lsrs	r3, r3, #25
 8013a34:	3301      	adds	r3, #1
 8013a36:	005b      	lsls	r3, r3, #1
 8013a38:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8013a3c:	4618      	mov	r0, r3
 8013a3e:	370c      	adds	r7, #12
 8013a40:	46bd      	mov	sp, r7
 8013a42:	bd90      	pop	{r4, r7, pc}
 8013a44:	00f42400 	.word	0x00f42400
 8013a48:	016e3600 	.word	0x016e3600

08013a4c <LL_SPI_IsEnabled>:
{
 8013a4c:	b480      	push	{r7}
 8013a4e:	b083      	sub	sp, #12
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013a5c:	2b40      	cmp	r3, #64	; 0x40
 8013a5e:	d101      	bne.n	8013a64 <LL_SPI_IsEnabled+0x18>
 8013a60:	2301      	movs	r3, #1
 8013a62:	e000      	b.n	8013a66 <LL_SPI_IsEnabled+0x1a>
 8013a64:	2300      	movs	r3, #0
}
 8013a66:	4618      	mov	r0, r3
 8013a68:	370c      	adds	r7, #12
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a70:	4770      	bx	lr

08013a72 <LL_SPI_SetCRCPolynomial>:
{
 8013a72:	b480      	push	{r7}
 8013a74:	b083      	sub	sp, #12
 8013a76:	af00      	add	r7, sp, #0
 8013a78:	6078      	str	r0, [r7, #4]
 8013a7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8013a7c:	683b      	ldr	r3, [r7, #0]
 8013a7e:	b29b      	uxth	r3, r3
 8013a80:	461a      	mov	r2, r3
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	611a      	str	r2, [r3, #16]
}
 8013a86:	bf00      	nop
 8013a88:	370c      	adds	r7, #12
 8013a8a:	46bd      	mov	sp, r7
 8013a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a90:	4770      	bx	lr

08013a92 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8013a92:	b580      	push	{r7, lr}
 8013a94:	b084      	sub	sp, #16
 8013a96:	af00      	add	r7, sp, #0
 8013a98:	6078      	str	r0, [r7, #4]
 8013a9a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8013a9c:	2301      	movs	r3, #1
 8013a9e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8013aa0:	6878      	ldr	r0, [r7, #4]
 8013aa2:	f7ff ffd3 	bl	8013a4c <LL_SPI_IsEnabled>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d13b      	bne.n	8013b24 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013ab4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8013ab8:	683a      	ldr	r2, [r7, #0]
 8013aba:	6811      	ldr	r1, [r2, #0]
 8013abc:	683a      	ldr	r2, [r7, #0]
 8013abe:	6852      	ldr	r2, [r2, #4]
 8013ac0:	4311      	orrs	r1, r2
 8013ac2:	683a      	ldr	r2, [r7, #0]
 8013ac4:	68d2      	ldr	r2, [r2, #12]
 8013ac6:	4311      	orrs	r1, r2
 8013ac8:	683a      	ldr	r2, [r7, #0]
 8013aca:	6912      	ldr	r2, [r2, #16]
 8013acc:	4311      	orrs	r1, r2
 8013ace:	683a      	ldr	r2, [r7, #0]
 8013ad0:	6952      	ldr	r2, [r2, #20]
 8013ad2:	4311      	orrs	r1, r2
 8013ad4:	683a      	ldr	r2, [r7, #0]
 8013ad6:	6992      	ldr	r2, [r2, #24]
 8013ad8:	4311      	orrs	r1, r2
 8013ada:	683a      	ldr	r2, [r7, #0]
 8013adc:	69d2      	ldr	r2, [r2, #28]
 8013ade:	4311      	orrs	r1, r2
 8013ae0:	683a      	ldr	r2, [r7, #0]
 8013ae2:	6a12      	ldr	r2, [r2, #32]
 8013ae4:	430a      	orrs	r2, r1
 8013ae6:	431a      	orrs	r2, r3
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	685b      	ldr	r3, [r3, #4]
 8013af0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8013af4:	f023 0304 	bic.w	r3, r3, #4
 8013af8:	683a      	ldr	r2, [r7, #0]
 8013afa:	6891      	ldr	r1, [r2, #8]
 8013afc:	683a      	ldr	r2, [r7, #0]
 8013afe:	6952      	ldr	r2, [r2, #20]
 8013b00:	0c12      	lsrs	r2, r2, #16
 8013b02:	430a      	orrs	r2, r1
 8013b04:	431a      	orrs	r2, r3
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8013b0a:	683b      	ldr	r3, [r7, #0]
 8013b0c:	6a1b      	ldr	r3, [r3, #32]
 8013b0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013b12:	d105      	bne.n	8013b20 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b18:	4619      	mov	r1, r3
 8013b1a:	6878      	ldr	r0, [r7, #4]
 8013b1c:	f7ff ffa9 	bl	8013a72 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8013b20:	2300      	movs	r3, #0
 8013b22:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	69db      	ldr	r3, [r3, #28]
 8013b28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 8013b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b32:	4618      	mov	r0, r3
 8013b34:	3710      	adds	r7, #16
 8013b36:	46bd      	mov	sp, r7
 8013b38:	bd80      	pop	{r7, pc}

08013b3a <LL_USART_IsEnabled>:
{
 8013b3a:	b480      	push	{r7}
 8013b3c:	b083      	sub	sp, #12
 8013b3e:	af00      	add	r7, sp, #0
 8013b40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	f003 0301 	and.w	r3, r3, #1
 8013b4a:	2b01      	cmp	r3, #1
 8013b4c:	d101      	bne.n	8013b52 <LL_USART_IsEnabled+0x18>
 8013b4e:	2301      	movs	r3, #1
 8013b50:	e000      	b.n	8013b54 <LL_USART_IsEnabled+0x1a>
 8013b52:	2300      	movs	r3, #0
}
 8013b54:	4618      	mov	r0, r3
 8013b56:	370c      	adds	r7, #12
 8013b58:	46bd      	mov	sp, r7
 8013b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b5e:	4770      	bx	lr

08013b60 <LL_USART_SetPrescaler>:
{
 8013b60:	b480      	push	{r7}
 8013b62:	b083      	sub	sp, #12
 8013b64:	af00      	add	r7, sp, #0
 8013b66:	6078      	str	r0, [r7, #4]
 8013b68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b6e:	f023 030f 	bic.w	r3, r3, #15
 8013b72:	683a      	ldr	r2, [r7, #0]
 8013b74:	b292      	uxth	r2, r2
 8013b76:	431a      	orrs	r2, r3
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8013b7c:	bf00      	nop
 8013b7e:	370c      	adds	r7, #12
 8013b80:	46bd      	mov	sp, r7
 8013b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b86:	4770      	bx	lr

08013b88 <LL_USART_SetStopBitsLength>:
{
 8013b88:	b480      	push	{r7}
 8013b8a:	b083      	sub	sp, #12
 8013b8c:	af00      	add	r7, sp, #0
 8013b8e:	6078      	str	r0, [r7, #4]
 8013b90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	685b      	ldr	r3, [r3, #4]
 8013b96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	431a      	orrs	r2, r3
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	605a      	str	r2, [r3, #4]
}
 8013ba2:	bf00      	nop
 8013ba4:	370c      	adds	r7, #12
 8013ba6:	46bd      	mov	sp, r7
 8013ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bac:	4770      	bx	lr

08013bae <LL_USART_SetHWFlowCtrl>:
{
 8013bae:	b480      	push	{r7}
 8013bb0:	b083      	sub	sp, #12
 8013bb2:	af00      	add	r7, sp, #0
 8013bb4:	6078      	str	r0, [r7, #4]
 8013bb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	689b      	ldr	r3, [r3, #8]
 8013bbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013bc0:	683b      	ldr	r3, [r7, #0]
 8013bc2:	431a      	orrs	r2, r3
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	609a      	str	r2, [r3, #8]
}
 8013bc8:	bf00      	nop
 8013bca:	370c      	adds	r7, #12
 8013bcc:	46bd      	mov	sp, r7
 8013bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bd2:	4770      	bx	lr

08013bd4 <LL_USART_SetBaudRate>:
{
 8013bd4:	b480      	push	{r7}
 8013bd6:	b087      	sub	sp, #28
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	60f8      	str	r0, [r7, #12]
 8013bdc:	60b9      	str	r1, [r7, #8]
 8013bde:	607a      	str	r2, [r7, #4]
 8013be0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	2b0b      	cmp	r3, #11
 8013be6:	d83c      	bhi.n	8013c62 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8013be8:	6a3b      	ldr	r3, [r7, #32]
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d039      	beq.n	8013c62 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8013bee:	683b      	ldr	r3, [r7, #0]
 8013bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013bf4:	d122      	bne.n	8013c3c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	b2db      	uxtb	r3, r3
 8013bfa:	461a      	mov	r2, r3
 8013bfc:	4b1c      	ldr	r3, [pc, #112]	; (8013c70 <LL_USART_SetBaudRate+0x9c>)
 8013bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c02:	68ba      	ldr	r2, [r7, #8]
 8013c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c08:	005a      	lsls	r2, r3, #1
 8013c0a:	6a3b      	ldr	r3, [r7, #32]
 8013c0c:	085b      	lsrs	r3, r3, #1
 8013c0e:	441a      	add	r2, r3
 8013c10:	6a3b      	ldr	r3, [r7, #32]
 8013c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c16:	b29b      	uxth	r3, r3
 8013c18:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8013c1a:	697a      	ldr	r2, [r7, #20]
 8013c1c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8013c20:	4013      	ands	r3, r2
 8013c22:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013c24:	697b      	ldr	r3, [r7, #20]
 8013c26:	085b      	lsrs	r3, r3, #1
 8013c28:	b29b      	uxth	r3, r3
 8013c2a:	f003 0307 	and.w	r3, r3, #7
 8013c2e:	693a      	ldr	r2, [r7, #16]
 8013c30:	4313      	orrs	r3, r2
 8013c32:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	693a      	ldr	r2, [r7, #16]
 8013c38:	60da      	str	r2, [r3, #12]
}
 8013c3a:	e012      	b.n	8013c62 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	b2db      	uxtb	r3, r3
 8013c40:	461a      	mov	r2, r3
 8013c42:	4b0b      	ldr	r3, [pc, #44]	; (8013c70 <LL_USART_SetBaudRate+0x9c>)
 8013c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c48:	68ba      	ldr	r2, [r7, #8]
 8013c4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8013c4e:	6a3b      	ldr	r3, [r7, #32]
 8013c50:	085b      	lsrs	r3, r3, #1
 8013c52:	441a      	add	r2, r3
 8013c54:	6a3b      	ldr	r3, [r7, #32]
 8013c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c5a:	b29b      	uxth	r3, r3
 8013c5c:	461a      	mov	r2, r3
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	60da      	str	r2, [r3, #12]
}
 8013c62:	bf00      	nop
 8013c64:	371c      	adds	r7, #28
 8013c66:	46bd      	mov	sp, r7
 8013c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6c:	4770      	bx	lr
 8013c6e:	bf00      	nop
 8013c70:	0801605c 	.word	0x0801605c

08013c74 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8013c74:	b580      	push	{r7, lr}
 8013c76:	b086      	sub	sp, #24
 8013c78:	af02      	add	r7, sp, #8
 8013c7a:	6078      	str	r0, [r7, #4]
 8013c7c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8013c7e:	2301      	movs	r3, #1
 8013c80:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8013c82:	2300      	movs	r3, #0
 8013c84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	f7ff ff57 	bl	8013b3a <LL_USART_IsEnabled>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d165      	bne.n	8013d5e <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	681a      	ldr	r2, [r3, #0]
 8013c96:	4b34      	ldr	r3, [pc, #208]	; (8013d68 <LL_USART_Init+0xf4>)
 8013c98:	4013      	ands	r3, r2
 8013c9a:	683a      	ldr	r2, [r7, #0]
 8013c9c:	6891      	ldr	r1, [r2, #8]
 8013c9e:	683a      	ldr	r2, [r7, #0]
 8013ca0:	6912      	ldr	r2, [r2, #16]
 8013ca2:	4311      	orrs	r1, r2
 8013ca4:	683a      	ldr	r2, [r7, #0]
 8013ca6:	6952      	ldr	r2, [r2, #20]
 8013ca8:	4311      	orrs	r1, r2
 8013caa:	683a      	ldr	r2, [r7, #0]
 8013cac:	69d2      	ldr	r2, [r2, #28]
 8013cae:	430a      	orrs	r2, r1
 8013cb0:	431a      	orrs	r2, r3
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8013cb6:	683b      	ldr	r3, [r7, #0]
 8013cb8:	68db      	ldr	r3, [r3, #12]
 8013cba:	4619      	mov	r1, r3
 8013cbc:	6878      	ldr	r0, [r7, #4]
 8013cbe:	f7ff ff63 	bl	8013b88 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	699b      	ldr	r3, [r3, #24]
 8013cc6:	4619      	mov	r1, r3
 8013cc8:	6878      	ldr	r0, [r7, #4]
 8013cca:	f7ff ff70 	bl	8013bae <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	4a26      	ldr	r2, [pc, #152]	; (8013d6c <LL_USART_Init+0xf8>)
 8013cd2:	4293      	cmp	r3, r2
 8013cd4:	d104      	bne.n	8013ce0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8013cd6:	2003      	movs	r0, #3
 8013cd8:	f7ff fce2 	bl	80136a0 <LL_RCC_GetUSARTClockFreq>
 8013cdc:	60b8      	str	r0, [r7, #8]
 8013cde:	e023      	b.n	8013d28 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	4a23      	ldr	r2, [pc, #140]	; (8013d70 <LL_USART_Init+0xfc>)
 8013ce4:	4293      	cmp	r3, r2
 8013ce6:	d104      	bne.n	8013cf2 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8013ce8:	200c      	movs	r0, #12
 8013cea:	f7ff fcd9 	bl	80136a0 <LL_RCC_GetUSARTClockFreq>
 8013cee:	60b8      	str	r0, [r7, #8]
 8013cf0:	e01a      	b.n	8013d28 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	4a1f      	ldr	r2, [pc, #124]	; (8013d74 <LL_USART_Init+0x100>)
 8013cf6:	4293      	cmp	r3, r2
 8013cf8:	d104      	bne.n	8013d04 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8013cfa:	2030      	movs	r0, #48	; 0x30
 8013cfc:	f7ff fcd0 	bl	80136a0 <LL_RCC_GetUSARTClockFreq>
 8013d00:	60b8      	str	r0, [r7, #8]
 8013d02:	e011      	b.n	8013d28 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	4a1c      	ldr	r2, [pc, #112]	; (8013d78 <LL_USART_Init+0x104>)
 8013d08:	4293      	cmp	r3, r2
 8013d0a:	d104      	bne.n	8013d16 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8013d0c:	20c0      	movs	r0, #192	; 0xc0
 8013d0e:	f7ff fd83 	bl	8013818 <LL_RCC_GetUARTClockFreq>
 8013d12:	60b8      	str	r0, [r7, #8]
 8013d14:	e008      	b.n	8013d28 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	4a18      	ldr	r2, [pc, #96]	; (8013d7c <LL_USART_Init+0x108>)
 8013d1a:	4293      	cmp	r3, r2
 8013d1c:	d104      	bne.n	8013d28 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8013d1e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8013d22:	f7ff fd79 	bl	8013818 <LL_RCC_GetUARTClockFreq>
 8013d26:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8013d28:	68bb      	ldr	r3, [r7, #8]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d011      	beq.n	8013d52 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8013d2e:	683b      	ldr	r3, [r7, #0]
 8013d30:	685b      	ldr	r3, [r3, #4]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d00d      	beq.n	8013d52 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8013d36:	2300      	movs	r3, #0
 8013d38:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8013d3a:	683b      	ldr	r3, [r7, #0]
 8013d3c:	681a      	ldr	r2, [r3, #0]
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	69d9      	ldr	r1, [r3, #28]
 8013d42:	683b      	ldr	r3, [r7, #0]
 8013d44:	685b      	ldr	r3, [r3, #4]
 8013d46:	9300      	str	r3, [sp, #0]
 8013d48:	460b      	mov	r3, r1
 8013d4a:	68b9      	ldr	r1, [r7, #8]
 8013d4c:	6878      	ldr	r0, [r7, #4]
 8013d4e:	f7ff ff41 	bl	8013bd4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	4619      	mov	r1, r3
 8013d58:	6878      	ldr	r0, [r7, #4]
 8013d5a:	f7ff ff01 	bl	8013b60 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8013d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d60:	4618      	mov	r0, r3
 8013d62:	3710      	adds	r7, #16
 8013d64:	46bd      	mov	sp, r7
 8013d66:	bd80      	pop	{r7, pc}
 8013d68:	efff69f3 	.word	0xefff69f3
 8013d6c:	40013800 	.word	0x40013800
 8013d70:	40004400 	.word	0x40004400
 8013d74:	40004800 	.word	0x40004800
 8013d78:	40004c00 	.word	0x40004c00
 8013d7c:	40005000 	.word	0x40005000

08013d80 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8013d80:	b480      	push	{r7}
 8013d82:	b085      	sub	sp, #20
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8013d88:	4b0f      	ldr	r3, [pc, #60]	; (8013dc8 <LL_mDelay+0x48>)
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8013d8e:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d9a:	d00c      	beq.n	8013db6 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	3301      	adds	r3, #1
 8013da0:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8013da2:	e008      	b.n	8013db6 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8013da4:	4b08      	ldr	r3, [pc, #32]	; (8013dc8 <LL_mDelay+0x48>)
 8013da6:	681b      	ldr	r3, [r3, #0]
 8013da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d002      	beq.n	8013db6 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	3b01      	subs	r3, #1
 8013db4:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d1f3      	bne.n	8013da4 <LL_mDelay+0x24>
    }
  }
}
 8013dbc:	bf00      	nop
 8013dbe:	3714      	adds	r7, #20
 8013dc0:	46bd      	mov	sp, r7
 8013dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc6:	4770      	bx	lr
 8013dc8:	e000e010 	.word	0xe000e010

08013dcc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8013dcc:	b480      	push	{r7}
 8013dce:	b083      	sub	sp, #12
 8013dd0:	af00      	add	r7, sp, #0
 8013dd2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8013dd4:	4a04      	ldr	r2, [pc, #16]	; (8013de8 <LL_SetSystemCoreClock+0x1c>)
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	6013      	str	r3, [r2, #0]
}
 8013dda:	bf00      	nop
 8013ddc:	370c      	adds	r7, #12
 8013dde:	46bd      	mov	sp, r7
 8013de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de4:	4770      	bx	lr
 8013de6:	bf00      	nop
 8013de8:	20000024 	.word	0x20000024

08013dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8013dec:	480d      	ldr	r0, [pc, #52]	; (8013e24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8013dee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8013df0:	480d      	ldr	r0, [pc, #52]	; (8013e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8013df2:	490e      	ldr	r1, [pc, #56]	; (8013e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8013df4:	4a0e      	ldr	r2, [pc, #56]	; (8013e30 <LoopForever+0xe>)
  movs r3, #0
 8013df6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8013df8:	e002      	b.n	8013e00 <LoopCopyDataInit>

08013dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8013dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8013dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8013dfe:	3304      	adds	r3, #4

08013e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8013e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8013e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8013e04:	d3f9      	bcc.n	8013dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8013e06:	4a0b      	ldr	r2, [pc, #44]	; (8013e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8013e08:	4c0b      	ldr	r4, [pc, #44]	; (8013e38 <LoopForever+0x16>)
  movs r3, #0
 8013e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8013e0c:	e001      	b.n	8013e12 <LoopFillZerobss>

08013e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8013e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8013e10:	3204      	adds	r2, #4

08013e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8013e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8013e14:	d3fb      	bcc.n	8013e0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8013e16:	f7f9 fc43 	bl	800d6a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8013e1a:	f000 f9a3 	bl	8014164 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8013e1e:	f7f4 fb05 	bl	800842c <main>

08013e22 <LoopForever>:

LoopForever:
    b LoopForever
 8013e22:	e7fe      	b.n	8013e22 <LoopForever>
  ldr   r0, =_estack
 8013e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8013e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8013e2c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8013e30:	08016134 	.word	0x08016134
  ldr r2, =_sbss
 8013e34:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8013e38:	20000f14 	.word	0x20000f14

08013e3c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8013e3c:	e7fe      	b.n	8013e3c <ADC3_IRQHandler>
	...

08013e40 <__errno>:
 8013e40:	4b01      	ldr	r3, [pc, #4]	; (8013e48 <__errno+0x8>)
 8013e42:	6818      	ldr	r0, [r3, #0]
 8013e44:	4770      	bx	lr
 8013e46:	bf00      	nop
 8013e48:	20000030 	.word	0x20000030

08013e4c <__sflush_r>:
 8013e4c:	898a      	ldrh	r2, [r1, #12]
 8013e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e52:	4605      	mov	r5, r0
 8013e54:	0710      	lsls	r0, r2, #28
 8013e56:	460c      	mov	r4, r1
 8013e58:	d458      	bmi.n	8013f0c <__sflush_r+0xc0>
 8013e5a:	684b      	ldr	r3, [r1, #4]
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	dc05      	bgt.n	8013e6c <__sflush_r+0x20>
 8013e60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	dc02      	bgt.n	8013e6c <__sflush_r+0x20>
 8013e66:	2000      	movs	r0, #0
 8013e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013e6e:	2e00      	cmp	r6, #0
 8013e70:	d0f9      	beq.n	8013e66 <__sflush_r+0x1a>
 8013e72:	2300      	movs	r3, #0
 8013e74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013e78:	682f      	ldr	r7, [r5, #0]
 8013e7a:	6a21      	ldr	r1, [r4, #32]
 8013e7c:	602b      	str	r3, [r5, #0]
 8013e7e:	d032      	beq.n	8013ee6 <__sflush_r+0x9a>
 8013e80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013e82:	89a3      	ldrh	r3, [r4, #12]
 8013e84:	075a      	lsls	r2, r3, #29
 8013e86:	d505      	bpl.n	8013e94 <__sflush_r+0x48>
 8013e88:	6863      	ldr	r3, [r4, #4]
 8013e8a:	1ac0      	subs	r0, r0, r3
 8013e8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013e8e:	b10b      	cbz	r3, 8013e94 <__sflush_r+0x48>
 8013e90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013e92:	1ac0      	subs	r0, r0, r3
 8013e94:	2300      	movs	r3, #0
 8013e96:	4602      	mov	r2, r0
 8013e98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013e9a:	6a21      	ldr	r1, [r4, #32]
 8013e9c:	4628      	mov	r0, r5
 8013e9e:	47b0      	blx	r6
 8013ea0:	1c43      	adds	r3, r0, #1
 8013ea2:	89a3      	ldrh	r3, [r4, #12]
 8013ea4:	d106      	bne.n	8013eb4 <__sflush_r+0x68>
 8013ea6:	6829      	ldr	r1, [r5, #0]
 8013ea8:	291d      	cmp	r1, #29
 8013eaa:	d848      	bhi.n	8013f3e <__sflush_r+0xf2>
 8013eac:	4a29      	ldr	r2, [pc, #164]	; (8013f54 <__sflush_r+0x108>)
 8013eae:	40ca      	lsrs	r2, r1
 8013eb0:	07d6      	lsls	r6, r2, #31
 8013eb2:	d544      	bpl.n	8013f3e <__sflush_r+0xf2>
 8013eb4:	2200      	movs	r2, #0
 8013eb6:	6062      	str	r2, [r4, #4]
 8013eb8:	04d9      	lsls	r1, r3, #19
 8013eba:	6922      	ldr	r2, [r4, #16]
 8013ebc:	6022      	str	r2, [r4, #0]
 8013ebe:	d504      	bpl.n	8013eca <__sflush_r+0x7e>
 8013ec0:	1c42      	adds	r2, r0, #1
 8013ec2:	d101      	bne.n	8013ec8 <__sflush_r+0x7c>
 8013ec4:	682b      	ldr	r3, [r5, #0]
 8013ec6:	b903      	cbnz	r3, 8013eca <__sflush_r+0x7e>
 8013ec8:	6560      	str	r0, [r4, #84]	; 0x54
 8013eca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013ecc:	602f      	str	r7, [r5, #0]
 8013ece:	2900      	cmp	r1, #0
 8013ed0:	d0c9      	beq.n	8013e66 <__sflush_r+0x1a>
 8013ed2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013ed6:	4299      	cmp	r1, r3
 8013ed8:	d002      	beq.n	8013ee0 <__sflush_r+0x94>
 8013eda:	4628      	mov	r0, r5
 8013edc:	f000 f97a 	bl	80141d4 <_free_r>
 8013ee0:	2000      	movs	r0, #0
 8013ee2:	6360      	str	r0, [r4, #52]	; 0x34
 8013ee4:	e7c0      	b.n	8013e68 <__sflush_r+0x1c>
 8013ee6:	2301      	movs	r3, #1
 8013ee8:	4628      	mov	r0, r5
 8013eea:	47b0      	blx	r6
 8013eec:	1c41      	adds	r1, r0, #1
 8013eee:	d1c8      	bne.n	8013e82 <__sflush_r+0x36>
 8013ef0:	682b      	ldr	r3, [r5, #0]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d0c5      	beq.n	8013e82 <__sflush_r+0x36>
 8013ef6:	2b1d      	cmp	r3, #29
 8013ef8:	d001      	beq.n	8013efe <__sflush_r+0xb2>
 8013efa:	2b16      	cmp	r3, #22
 8013efc:	d101      	bne.n	8013f02 <__sflush_r+0xb6>
 8013efe:	602f      	str	r7, [r5, #0]
 8013f00:	e7b1      	b.n	8013e66 <__sflush_r+0x1a>
 8013f02:	89a3      	ldrh	r3, [r4, #12]
 8013f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f08:	81a3      	strh	r3, [r4, #12]
 8013f0a:	e7ad      	b.n	8013e68 <__sflush_r+0x1c>
 8013f0c:	690f      	ldr	r7, [r1, #16]
 8013f0e:	2f00      	cmp	r7, #0
 8013f10:	d0a9      	beq.n	8013e66 <__sflush_r+0x1a>
 8013f12:	0793      	lsls	r3, r2, #30
 8013f14:	680e      	ldr	r6, [r1, #0]
 8013f16:	bf08      	it	eq
 8013f18:	694b      	ldreq	r3, [r1, #20]
 8013f1a:	600f      	str	r7, [r1, #0]
 8013f1c:	bf18      	it	ne
 8013f1e:	2300      	movne	r3, #0
 8013f20:	eba6 0807 	sub.w	r8, r6, r7
 8013f24:	608b      	str	r3, [r1, #8]
 8013f26:	f1b8 0f00 	cmp.w	r8, #0
 8013f2a:	dd9c      	ble.n	8013e66 <__sflush_r+0x1a>
 8013f2c:	4643      	mov	r3, r8
 8013f2e:	463a      	mov	r2, r7
 8013f30:	6a21      	ldr	r1, [r4, #32]
 8013f32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013f34:	4628      	mov	r0, r5
 8013f36:	47b0      	blx	r6
 8013f38:	2800      	cmp	r0, #0
 8013f3a:	dc06      	bgt.n	8013f4a <__sflush_r+0xfe>
 8013f3c:	89a3      	ldrh	r3, [r4, #12]
 8013f3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f42:	81a3      	strh	r3, [r4, #12]
 8013f44:	f04f 30ff 	mov.w	r0, #4294967295
 8013f48:	e78e      	b.n	8013e68 <__sflush_r+0x1c>
 8013f4a:	4407      	add	r7, r0
 8013f4c:	eba8 0800 	sub.w	r8, r8, r0
 8013f50:	e7e9      	b.n	8013f26 <__sflush_r+0xda>
 8013f52:	bf00      	nop
 8013f54:	20400001 	.word	0x20400001

08013f58 <_fflush_r>:
 8013f58:	b538      	push	{r3, r4, r5, lr}
 8013f5a:	690b      	ldr	r3, [r1, #16]
 8013f5c:	4605      	mov	r5, r0
 8013f5e:	460c      	mov	r4, r1
 8013f60:	b1db      	cbz	r3, 8013f9a <_fflush_r+0x42>
 8013f62:	b118      	cbz	r0, 8013f6c <_fflush_r+0x14>
 8013f64:	6983      	ldr	r3, [r0, #24]
 8013f66:	b90b      	cbnz	r3, 8013f6c <_fflush_r+0x14>
 8013f68:	f000 f872 	bl	8014050 <__sinit>
 8013f6c:	4b0c      	ldr	r3, [pc, #48]	; (8013fa0 <_fflush_r+0x48>)
 8013f6e:	429c      	cmp	r4, r3
 8013f70:	d109      	bne.n	8013f86 <_fflush_r+0x2e>
 8013f72:	686c      	ldr	r4, [r5, #4]
 8013f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f78:	b17b      	cbz	r3, 8013f9a <_fflush_r+0x42>
 8013f7a:	4621      	mov	r1, r4
 8013f7c:	4628      	mov	r0, r5
 8013f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013f82:	f7ff bf63 	b.w	8013e4c <__sflush_r>
 8013f86:	4b07      	ldr	r3, [pc, #28]	; (8013fa4 <_fflush_r+0x4c>)
 8013f88:	429c      	cmp	r4, r3
 8013f8a:	d101      	bne.n	8013f90 <_fflush_r+0x38>
 8013f8c:	68ac      	ldr	r4, [r5, #8]
 8013f8e:	e7f1      	b.n	8013f74 <_fflush_r+0x1c>
 8013f90:	4b05      	ldr	r3, [pc, #20]	; (8013fa8 <_fflush_r+0x50>)
 8013f92:	429c      	cmp	r4, r3
 8013f94:	bf08      	it	eq
 8013f96:	68ec      	ldreq	r4, [r5, #12]
 8013f98:	e7ec      	b.n	8013f74 <_fflush_r+0x1c>
 8013f9a:	2000      	movs	r0, #0
 8013f9c:	bd38      	pop	{r3, r4, r5, pc}
 8013f9e:	bf00      	nop
 8013fa0:	080160ac 	.word	0x080160ac
 8013fa4:	080160cc 	.word	0x080160cc
 8013fa8:	0801608c 	.word	0x0801608c

08013fac <fflush>:
 8013fac:	4601      	mov	r1, r0
 8013fae:	b920      	cbnz	r0, 8013fba <fflush+0xe>
 8013fb0:	4b04      	ldr	r3, [pc, #16]	; (8013fc4 <fflush+0x18>)
 8013fb2:	4905      	ldr	r1, [pc, #20]	; (8013fc8 <fflush+0x1c>)
 8013fb4:	6818      	ldr	r0, [r3, #0]
 8013fb6:	f000 b8b7 	b.w	8014128 <_fwalk_reent>
 8013fba:	4b04      	ldr	r3, [pc, #16]	; (8013fcc <fflush+0x20>)
 8013fbc:	6818      	ldr	r0, [r3, #0]
 8013fbe:	f7ff bfcb 	b.w	8013f58 <_fflush_r>
 8013fc2:	bf00      	nop
 8013fc4:	080160ec 	.word	0x080160ec
 8013fc8:	08013f59 	.word	0x08013f59
 8013fcc:	20000030 	.word	0x20000030

08013fd0 <std>:
 8013fd0:	2300      	movs	r3, #0
 8013fd2:	b510      	push	{r4, lr}
 8013fd4:	4604      	mov	r4, r0
 8013fd6:	e9c0 3300 	strd	r3, r3, [r0]
 8013fda:	6083      	str	r3, [r0, #8]
 8013fdc:	8181      	strh	r1, [r0, #12]
 8013fde:	6643      	str	r3, [r0, #100]	; 0x64
 8013fe0:	81c2      	strh	r2, [r0, #14]
 8013fe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013fe6:	6183      	str	r3, [r0, #24]
 8013fe8:	4619      	mov	r1, r3
 8013fea:	2208      	movs	r2, #8
 8013fec:	305c      	adds	r0, #92	; 0x5c
 8013fee:	f000 f8e8 	bl	80141c2 <memset>
 8013ff2:	4b05      	ldr	r3, [pc, #20]	; (8014008 <std+0x38>)
 8013ff4:	6263      	str	r3, [r4, #36]	; 0x24
 8013ff6:	4b05      	ldr	r3, [pc, #20]	; (801400c <std+0x3c>)
 8013ff8:	62a3      	str	r3, [r4, #40]	; 0x28
 8013ffa:	4b05      	ldr	r3, [pc, #20]	; (8014010 <std+0x40>)
 8013ffc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013ffe:	4b05      	ldr	r3, [pc, #20]	; (8014014 <std+0x44>)
 8014000:	6224      	str	r4, [r4, #32]
 8014002:	6323      	str	r3, [r4, #48]	; 0x30
 8014004:	bd10      	pop	{r4, pc}
 8014006:	bf00      	nop
 8014008:	08014725 	.word	0x08014725
 801400c:	08014747 	.word	0x08014747
 8014010:	0801477f 	.word	0x0801477f
 8014014:	080147a3 	.word	0x080147a3

08014018 <_cleanup_r>:
 8014018:	4901      	ldr	r1, [pc, #4]	; (8014020 <_cleanup_r+0x8>)
 801401a:	f000 b885 	b.w	8014128 <_fwalk_reent>
 801401e:	bf00      	nop
 8014020:	08013f59 	.word	0x08013f59

08014024 <__sfmoreglue>:
 8014024:	b570      	push	{r4, r5, r6, lr}
 8014026:	1e4a      	subs	r2, r1, #1
 8014028:	2568      	movs	r5, #104	; 0x68
 801402a:	4355      	muls	r5, r2
 801402c:	460e      	mov	r6, r1
 801402e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014032:	f000 f91d 	bl	8014270 <_malloc_r>
 8014036:	4604      	mov	r4, r0
 8014038:	b140      	cbz	r0, 801404c <__sfmoreglue+0x28>
 801403a:	2100      	movs	r1, #0
 801403c:	e9c0 1600 	strd	r1, r6, [r0]
 8014040:	300c      	adds	r0, #12
 8014042:	60a0      	str	r0, [r4, #8]
 8014044:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014048:	f000 f8bb 	bl	80141c2 <memset>
 801404c:	4620      	mov	r0, r4
 801404e:	bd70      	pop	{r4, r5, r6, pc}

08014050 <__sinit>:
 8014050:	6983      	ldr	r3, [r0, #24]
 8014052:	b510      	push	{r4, lr}
 8014054:	4604      	mov	r4, r0
 8014056:	bb33      	cbnz	r3, 80140a6 <__sinit+0x56>
 8014058:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801405c:	6503      	str	r3, [r0, #80]	; 0x50
 801405e:	4b12      	ldr	r3, [pc, #72]	; (80140a8 <__sinit+0x58>)
 8014060:	4a12      	ldr	r2, [pc, #72]	; (80140ac <__sinit+0x5c>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	6282      	str	r2, [r0, #40]	; 0x28
 8014066:	4298      	cmp	r0, r3
 8014068:	bf04      	itt	eq
 801406a:	2301      	moveq	r3, #1
 801406c:	6183      	streq	r3, [r0, #24]
 801406e:	f000 f81f 	bl	80140b0 <__sfp>
 8014072:	6060      	str	r0, [r4, #4]
 8014074:	4620      	mov	r0, r4
 8014076:	f000 f81b 	bl	80140b0 <__sfp>
 801407a:	60a0      	str	r0, [r4, #8]
 801407c:	4620      	mov	r0, r4
 801407e:	f000 f817 	bl	80140b0 <__sfp>
 8014082:	2200      	movs	r2, #0
 8014084:	60e0      	str	r0, [r4, #12]
 8014086:	2104      	movs	r1, #4
 8014088:	6860      	ldr	r0, [r4, #4]
 801408a:	f7ff ffa1 	bl	8013fd0 <std>
 801408e:	2201      	movs	r2, #1
 8014090:	2109      	movs	r1, #9
 8014092:	68a0      	ldr	r0, [r4, #8]
 8014094:	f7ff ff9c 	bl	8013fd0 <std>
 8014098:	2202      	movs	r2, #2
 801409a:	2112      	movs	r1, #18
 801409c:	68e0      	ldr	r0, [r4, #12]
 801409e:	f7ff ff97 	bl	8013fd0 <std>
 80140a2:	2301      	movs	r3, #1
 80140a4:	61a3      	str	r3, [r4, #24]
 80140a6:	bd10      	pop	{r4, pc}
 80140a8:	080160ec 	.word	0x080160ec
 80140ac:	08014019 	.word	0x08014019

080140b0 <__sfp>:
 80140b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140b2:	4b1b      	ldr	r3, [pc, #108]	; (8014120 <__sfp+0x70>)
 80140b4:	681e      	ldr	r6, [r3, #0]
 80140b6:	69b3      	ldr	r3, [r6, #24]
 80140b8:	4607      	mov	r7, r0
 80140ba:	b913      	cbnz	r3, 80140c2 <__sfp+0x12>
 80140bc:	4630      	mov	r0, r6
 80140be:	f7ff ffc7 	bl	8014050 <__sinit>
 80140c2:	3648      	adds	r6, #72	; 0x48
 80140c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80140c8:	3b01      	subs	r3, #1
 80140ca:	d503      	bpl.n	80140d4 <__sfp+0x24>
 80140cc:	6833      	ldr	r3, [r6, #0]
 80140ce:	b133      	cbz	r3, 80140de <__sfp+0x2e>
 80140d0:	6836      	ldr	r6, [r6, #0]
 80140d2:	e7f7      	b.n	80140c4 <__sfp+0x14>
 80140d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80140d8:	b16d      	cbz	r5, 80140f6 <__sfp+0x46>
 80140da:	3468      	adds	r4, #104	; 0x68
 80140dc:	e7f4      	b.n	80140c8 <__sfp+0x18>
 80140de:	2104      	movs	r1, #4
 80140e0:	4638      	mov	r0, r7
 80140e2:	f7ff ff9f 	bl	8014024 <__sfmoreglue>
 80140e6:	6030      	str	r0, [r6, #0]
 80140e8:	2800      	cmp	r0, #0
 80140ea:	d1f1      	bne.n	80140d0 <__sfp+0x20>
 80140ec:	230c      	movs	r3, #12
 80140ee:	603b      	str	r3, [r7, #0]
 80140f0:	4604      	mov	r4, r0
 80140f2:	4620      	mov	r0, r4
 80140f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80140f6:	4b0b      	ldr	r3, [pc, #44]	; (8014124 <__sfp+0x74>)
 80140f8:	6665      	str	r5, [r4, #100]	; 0x64
 80140fa:	e9c4 5500 	strd	r5, r5, [r4]
 80140fe:	60a5      	str	r5, [r4, #8]
 8014100:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014104:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014108:	2208      	movs	r2, #8
 801410a:	4629      	mov	r1, r5
 801410c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014110:	f000 f857 	bl	80141c2 <memset>
 8014114:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014118:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801411c:	e7e9      	b.n	80140f2 <__sfp+0x42>
 801411e:	bf00      	nop
 8014120:	080160ec 	.word	0x080160ec
 8014124:	ffff0001 	.word	0xffff0001

08014128 <_fwalk_reent>:
 8014128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801412c:	4680      	mov	r8, r0
 801412e:	4689      	mov	r9, r1
 8014130:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014134:	2600      	movs	r6, #0
 8014136:	b914      	cbnz	r4, 801413e <_fwalk_reent+0x16>
 8014138:	4630      	mov	r0, r6
 801413a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801413e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8014142:	3f01      	subs	r7, #1
 8014144:	d501      	bpl.n	801414a <_fwalk_reent+0x22>
 8014146:	6824      	ldr	r4, [r4, #0]
 8014148:	e7f5      	b.n	8014136 <_fwalk_reent+0xe>
 801414a:	89ab      	ldrh	r3, [r5, #12]
 801414c:	2b01      	cmp	r3, #1
 801414e:	d907      	bls.n	8014160 <_fwalk_reent+0x38>
 8014150:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014154:	3301      	adds	r3, #1
 8014156:	d003      	beq.n	8014160 <_fwalk_reent+0x38>
 8014158:	4629      	mov	r1, r5
 801415a:	4640      	mov	r0, r8
 801415c:	47c8      	blx	r9
 801415e:	4306      	orrs	r6, r0
 8014160:	3568      	adds	r5, #104	; 0x68
 8014162:	e7ee      	b.n	8014142 <_fwalk_reent+0x1a>

08014164 <__libc_init_array>:
 8014164:	b570      	push	{r4, r5, r6, lr}
 8014166:	4e0d      	ldr	r6, [pc, #52]	; (801419c <__libc_init_array+0x38>)
 8014168:	4c0d      	ldr	r4, [pc, #52]	; (80141a0 <__libc_init_array+0x3c>)
 801416a:	1ba4      	subs	r4, r4, r6
 801416c:	10a4      	asrs	r4, r4, #2
 801416e:	2500      	movs	r5, #0
 8014170:	42a5      	cmp	r5, r4
 8014172:	d109      	bne.n	8014188 <__libc_init_array+0x24>
 8014174:	4e0b      	ldr	r6, [pc, #44]	; (80141a4 <__libc_init_array+0x40>)
 8014176:	4c0c      	ldr	r4, [pc, #48]	; (80141a8 <__libc_init_array+0x44>)
 8014178:	f000 ffa4 	bl	80150c4 <_init>
 801417c:	1ba4      	subs	r4, r4, r6
 801417e:	10a4      	asrs	r4, r4, #2
 8014180:	2500      	movs	r5, #0
 8014182:	42a5      	cmp	r5, r4
 8014184:	d105      	bne.n	8014192 <__libc_init_array+0x2e>
 8014186:	bd70      	pop	{r4, r5, r6, pc}
 8014188:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801418c:	4798      	blx	r3
 801418e:	3501      	adds	r5, #1
 8014190:	e7ee      	b.n	8014170 <__libc_init_array+0xc>
 8014192:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014196:	4798      	blx	r3
 8014198:	3501      	adds	r5, #1
 801419a:	e7f2      	b.n	8014182 <__libc_init_array+0x1e>
 801419c:	0801612c 	.word	0x0801612c
 80141a0:	0801612c 	.word	0x0801612c
 80141a4:	0801612c 	.word	0x0801612c
 80141a8:	08016130 	.word	0x08016130

080141ac <memcpy>:
 80141ac:	b510      	push	{r4, lr}
 80141ae:	1e43      	subs	r3, r0, #1
 80141b0:	440a      	add	r2, r1
 80141b2:	4291      	cmp	r1, r2
 80141b4:	d100      	bne.n	80141b8 <memcpy+0xc>
 80141b6:	bd10      	pop	{r4, pc}
 80141b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80141bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80141c0:	e7f7      	b.n	80141b2 <memcpy+0x6>

080141c2 <memset>:
 80141c2:	4402      	add	r2, r0
 80141c4:	4603      	mov	r3, r0
 80141c6:	4293      	cmp	r3, r2
 80141c8:	d100      	bne.n	80141cc <memset+0xa>
 80141ca:	4770      	bx	lr
 80141cc:	f803 1b01 	strb.w	r1, [r3], #1
 80141d0:	e7f9      	b.n	80141c6 <memset+0x4>
	...

080141d4 <_free_r>:
 80141d4:	b538      	push	{r3, r4, r5, lr}
 80141d6:	4605      	mov	r5, r0
 80141d8:	2900      	cmp	r1, #0
 80141da:	d045      	beq.n	8014268 <_free_r+0x94>
 80141dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80141e0:	1f0c      	subs	r4, r1, #4
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	bfb8      	it	lt
 80141e6:	18e4      	addlt	r4, r4, r3
 80141e8:	f000 fc38 	bl	8014a5c <__malloc_lock>
 80141ec:	4a1f      	ldr	r2, [pc, #124]	; (801426c <_free_r+0x98>)
 80141ee:	6813      	ldr	r3, [r2, #0]
 80141f0:	4610      	mov	r0, r2
 80141f2:	b933      	cbnz	r3, 8014202 <_free_r+0x2e>
 80141f4:	6063      	str	r3, [r4, #4]
 80141f6:	6014      	str	r4, [r2, #0]
 80141f8:	4628      	mov	r0, r5
 80141fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80141fe:	f000 bc2e 	b.w	8014a5e <__malloc_unlock>
 8014202:	42a3      	cmp	r3, r4
 8014204:	d90c      	bls.n	8014220 <_free_r+0x4c>
 8014206:	6821      	ldr	r1, [r4, #0]
 8014208:	1862      	adds	r2, r4, r1
 801420a:	4293      	cmp	r3, r2
 801420c:	bf04      	itt	eq
 801420e:	681a      	ldreq	r2, [r3, #0]
 8014210:	685b      	ldreq	r3, [r3, #4]
 8014212:	6063      	str	r3, [r4, #4]
 8014214:	bf04      	itt	eq
 8014216:	1852      	addeq	r2, r2, r1
 8014218:	6022      	streq	r2, [r4, #0]
 801421a:	6004      	str	r4, [r0, #0]
 801421c:	e7ec      	b.n	80141f8 <_free_r+0x24>
 801421e:	4613      	mov	r3, r2
 8014220:	685a      	ldr	r2, [r3, #4]
 8014222:	b10a      	cbz	r2, 8014228 <_free_r+0x54>
 8014224:	42a2      	cmp	r2, r4
 8014226:	d9fa      	bls.n	801421e <_free_r+0x4a>
 8014228:	6819      	ldr	r1, [r3, #0]
 801422a:	1858      	adds	r0, r3, r1
 801422c:	42a0      	cmp	r0, r4
 801422e:	d10b      	bne.n	8014248 <_free_r+0x74>
 8014230:	6820      	ldr	r0, [r4, #0]
 8014232:	4401      	add	r1, r0
 8014234:	1858      	adds	r0, r3, r1
 8014236:	4282      	cmp	r2, r0
 8014238:	6019      	str	r1, [r3, #0]
 801423a:	d1dd      	bne.n	80141f8 <_free_r+0x24>
 801423c:	6810      	ldr	r0, [r2, #0]
 801423e:	6852      	ldr	r2, [r2, #4]
 8014240:	605a      	str	r2, [r3, #4]
 8014242:	4401      	add	r1, r0
 8014244:	6019      	str	r1, [r3, #0]
 8014246:	e7d7      	b.n	80141f8 <_free_r+0x24>
 8014248:	d902      	bls.n	8014250 <_free_r+0x7c>
 801424a:	230c      	movs	r3, #12
 801424c:	602b      	str	r3, [r5, #0]
 801424e:	e7d3      	b.n	80141f8 <_free_r+0x24>
 8014250:	6820      	ldr	r0, [r4, #0]
 8014252:	1821      	adds	r1, r4, r0
 8014254:	428a      	cmp	r2, r1
 8014256:	bf04      	itt	eq
 8014258:	6811      	ldreq	r1, [r2, #0]
 801425a:	6852      	ldreq	r2, [r2, #4]
 801425c:	6062      	str	r2, [r4, #4]
 801425e:	bf04      	itt	eq
 8014260:	1809      	addeq	r1, r1, r0
 8014262:	6021      	streq	r1, [r4, #0]
 8014264:	605c      	str	r4, [r3, #4]
 8014266:	e7c7      	b.n	80141f8 <_free_r+0x24>
 8014268:	bd38      	pop	{r3, r4, r5, pc}
 801426a:	bf00      	nop
 801426c:	20000800 	.word	0x20000800

08014270 <_malloc_r>:
 8014270:	b570      	push	{r4, r5, r6, lr}
 8014272:	1ccd      	adds	r5, r1, #3
 8014274:	f025 0503 	bic.w	r5, r5, #3
 8014278:	3508      	adds	r5, #8
 801427a:	2d0c      	cmp	r5, #12
 801427c:	bf38      	it	cc
 801427e:	250c      	movcc	r5, #12
 8014280:	2d00      	cmp	r5, #0
 8014282:	4606      	mov	r6, r0
 8014284:	db01      	blt.n	801428a <_malloc_r+0x1a>
 8014286:	42a9      	cmp	r1, r5
 8014288:	d903      	bls.n	8014292 <_malloc_r+0x22>
 801428a:	230c      	movs	r3, #12
 801428c:	6033      	str	r3, [r6, #0]
 801428e:	2000      	movs	r0, #0
 8014290:	bd70      	pop	{r4, r5, r6, pc}
 8014292:	f000 fbe3 	bl	8014a5c <__malloc_lock>
 8014296:	4a21      	ldr	r2, [pc, #132]	; (801431c <_malloc_r+0xac>)
 8014298:	6814      	ldr	r4, [r2, #0]
 801429a:	4621      	mov	r1, r4
 801429c:	b991      	cbnz	r1, 80142c4 <_malloc_r+0x54>
 801429e:	4c20      	ldr	r4, [pc, #128]	; (8014320 <_malloc_r+0xb0>)
 80142a0:	6823      	ldr	r3, [r4, #0]
 80142a2:	b91b      	cbnz	r3, 80142ac <_malloc_r+0x3c>
 80142a4:	4630      	mov	r0, r6
 80142a6:	f000 fa2d 	bl	8014704 <_sbrk_r>
 80142aa:	6020      	str	r0, [r4, #0]
 80142ac:	4629      	mov	r1, r5
 80142ae:	4630      	mov	r0, r6
 80142b0:	f000 fa28 	bl	8014704 <_sbrk_r>
 80142b4:	1c43      	adds	r3, r0, #1
 80142b6:	d124      	bne.n	8014302 <_malloc_r+0x92>
 80142b8:	230c      	movs	r3, #12
 80142ba:	6033      	str	r3, [r6, #0]
 80142bc:	4630      	mov	r0, r6
 80142be:	f000 fbce 	bl	8014a5e <__malloc_unlock>
 80142c2:	e7e4      	b.n	801428e <_malloc_r+0x1e>
 80142c4:	680b      	ldr	r3, [r1, #0]
 80142c6:	1b5b      	subs	r3, r3, r5
 80142c8:	d418      	bmi.n	80142fc <_malloc_r+0x8c>
 80142ca:	2b0b      	cmp	r3, #11
 80142cc:	d90f      	bls.n	80142ee <_malloc_r+0x7e>
 80142ce:	600b      	str	r3, [r1, #0]
 80142d0:	50cd      	str	r5, [r1, r3]
 80142d2:	18cc      	adds	r4, r1, r3
 80142d4:	4630      	mov	r0, r6
 80142d6:	f000 fbc2 	bl	8014a5e <__malloc_unlock>
 80142da:	f104 000b 	add.w	r0, r4, #11
 80142de:	1d23      	adds	r3, r4, #4
 80142e0:	f020 0007 	bic.w	r0, r0, #7
 80142e4:	1ac3      	subs	r3, r0, r3
 80142e6:	d0d3      	beq.n	8014290 <_malloc_r+0x20>
 80142e8:	425a      	negs	r2, r3
 80142ea:	50e2      	str	r2, [r4, r3]
 80142ec:	e7d0      	b.n	8014290 <_malloc_r+0x20>
 80142ee:	428c      	cmp	r4, r1
 80142f0:	684b      	ldr	r3, [r1, #4]
 80142f2:	bf16      	itet	ne
 80142f4:	6063      	strne	r3, [r4, #4]
 80142f6:	6013      	streq	r3, [r2, #0]
 80142f8:	460c      	movne	r4, r1
 80142fa:	e7eb      	b.n	80142d4 <_malloc_r+0x64>
 80142fc:	460c      	mov	r4, r1
 80142fe:	6849      	ldr	r1, [r1, #4]
 8014300:	e7cc      	b.n	801429c <_malloc_r+0x2c>
 8014302:	1cc4      	adds	r4, r0, #3
 8014304:	f024 0403 	bic.w	r4, r4, #3
 8014308:	42a0      	cmp	r0, r4
 801430a:	d005      	beq.n	8014318 <_malloc_r+0xa8>
 801430c:	1a21      	subs	r1, r4, r0
 801430e:	4630      	mov	r0, r6
 8014310:	f000 f9f8 	bl	8014704 <_sbrk_r>
 8014314:	3001      	adds	r0, #1
 8014316:	d0cf      	beq.n	80142b8 <_malloc_r+0x48>
 8014318:	6025      	str	r5, [r4, #0]
 801431a:	e7db      	b.n	80142d4 <_malloc_r+0x64>
 801431c:	20000800 	.word	0x20000800
 8014320:	20000804 	.word	0x20000804

08014324 <iprintf>:
 8014324:	b40f      	push	{r0, r1, r2, r3}
 8014326:	4b0a      	ldr	r3, [pc, #40]	; (8014350 <iprintf+0x2c>)
 8014328:	b513      	push	{r0, r1, r4, lr}
 801432a:	681c      	ldr	r4, [r3, #0]
 801432c:	b124      	cbz	r4, 8014338 <iprintf+0x14>
 801432e:	69a3      	ldr	r3, [r4, #24]
 8014330:	b913      	cbnz	r3, 8014338 <iprintf+0x14>
 8014332:	4620      	mov	r0, r4
 8014334:	f7ff fe8c 	bl	8014050 <__sinit>
 8014338:	ab05      	add	r3, sp, #20
 801433a:	9a04      	ldr	r2, [sp, #16]
 801433c:	68a1      	ldr	r1, [r4, #8]
 801433e:	9301      	str	r3, [sp, #4]
 8014340:	4620      	mov	r0, r4
 8014342:	f000 fbb7 	bl	8014ab4 <_vfiprintf_r>
 8014346:	b002      	add	sp, #8
 8014348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801434c:	b004      	add	sp, #16
 801434e:	4770      	bx	lr
 8014350:	20000030 	.word	0x20000030

08014354 <putchar>:
 8014354:	b538      	push	{r3, r4, r5, lr}
 8014356:	4b08      	ldr	r3, [pc, #32]	; (8014378 <putchar+0x24>)
 8014358:	681c      	ldr	r4, [r3, #0]
 801435a:	4605      	mov	r5, r0
 801435c:	b124      	cbz	r4, 8014368 <putchar+0x14>
 801435e:	69a3      	ldr	r3, [r4, #24]
 8014360:	b913      	cbnz	r3, 8014368 <putchar+0x14>
 8014362:	4620      	mov	r0, r4
 8014364:	f7ff fe74 	bl	8014050 <__sinit>
 8014368:	68a2      	ldr	r2, [r4, #8]
 801436a:	4629      	mov	r1, r5
 801436c:	4620      	mov	r0, r4
 801436e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014372:	f000 be3d 	b.w	8014ff0 <_putc_r>
 8014376:	bf00      	nop
 8014378:	20000030 	.word	0x20000030

0801437c <_puts_r>:
 801437c:	b570      	push	{r4, r5, r6, lr}
 801437e:	460e      	mov	r6, r1
 8014380:	4605      	mov	r5, r0
 8014382:	b118      	cbz	r0, 801438c <_puts_r+0x10>
 8014384:	6983      	ldr	r3, [r0, #24]
 8014386:	b90b      	cbnz	r3, 801438c <_puts_r+0x10>
 8014388:	f7ff fe62 	bl	8014050 <__sinit>
 801438c:	69ab      	ldr	r3, [r5, #24]
 801438e:	68ac      	ldr	r4, [r5, #8]
 8014390:	b913      	cbnz	r3, 8014398 <_puts_r+0x1c>
 8014392:	4628      	mov	r0, r5
 8014394:	f7ff fe5c 	bl	8014050 <__sinit>
 8014398:	4b23      	ldr	r3, [pc, #140]	; (8014428 <_puts_r+0xac>)
 801439a:	429c      	cmp	r4, r3
 801439c:	d117      	bne.n	80143ce <_puts_r+0x52>
 801439e:	686c      	ldr	r4, [r5, #4]
 80143a0:	89a3      	ldrh	r3, [r4, #12]
 80143a2:	071b      	lsls	r3, r3, #28
 80143a4:	d51d      	bpl.n	80143e2 <_puts_r+0x66>
 80143a6:	6923      	ldr	r3, [r4, #16]
 80143a8:	b1db      	cbz	r3, 80143e2 <_puts_r+0x66>
 80143aa:	3e01      	subs	r6, #1
 80143ac:	68a3      	ldr	r3, [r4, #8]
 80143ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80143b2:	3b01      	subs	r3, #1
 80143b4:	60a3      	str	r3, [r4, #8]
 80143b6:	b9e9      	cbnz	r1, 80143f4 <_puts_r+0x78>
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	da2e      	bge.n	801441a <_puts_r+0x9e>
 80143bc:	4622      	mov	r2, r4
 80143be:	210a      	movs	r1, #10
 80143c0:	4628      	mov	r0, r5
 80143c2:	f000 f9f3 	bl	80147ac <__swbuf_r>
 80143c6:	3001      	adds	r0, #1
 80143c8:	d011      	beq.n	80143ee <_puts_r+0x72>
 80143ca:	200a      	movs	r0, #10
 80143cc:	e011      	b.n	80143f2 <_puts_r+0x76>
 80143ce:	4b17      	ldr	r3, [pc, #92]	; (801442c <_puts_r+0xb0>)
 80143d0:	429c      	cmp	r4, r3
 80143d2:	d101      	bne.n	80143d8 <_puts_r+0x5c>
 80143d4:	68ac      	ldr	r4, [r5, #8]
 80143d6:	e7e3      	b.n	80143a0 <_puts_r+0x24>
 80143d8:	4b15      	ldr	r3, [pc, #84]	; (8014430 <_puts_r+0xb4>)
 80143da:	429c      	cmp	r4, r3
 80143dc:	bf08      	it	eq
 80143de:	68ec      	ldreq	r4, [r5, #12]
 80143e0:	e7de      	b.n	80143a0 <_puts_r+0x24>
 80143e2:	4621      	mov	r1, r4
 80143e4:	4628      	mov	r0, r5
 80143e6:	f000 fa45 	bl	8014874 <__swsetup_r>
 80143ea:	2800      	cmp	r0, #0
 80143ec:	d0dd      	beq.n	80143aa <_puts_r+0x2e>
 80143ee:	f04f 30ff 	mov.w	r0, #4294967295
 80143f2:	bd70      	pop	{r4, r5, r6, pc}
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	da04      	bge.n	8014402 <_puts_r+0x86>
 80143f8:	69a2      	ldr	r2, [r4, #24]
 80143fa:	429a      	cmp	r2, r3
 80143fc:	dc06      	bgt.n	801440c <_puts_r+0x90>
 80143fe:	290a      	cmp	r1, #10
 8014400:	d004      	beq.n	801440c <_puts_r+0x90>
 8014402:	6823      	ldr	r3, [r4, #0]
 8014404:	1c5a      	adds	r2, r3, #1
 8014406:	6022      	str	r2, [r4, #0]
 8014408:	7019      	strb	r1, [r3, #0]
 801440a:	e7cf      	b.n	80143ac <_puts_r+0x30>
 801440c:	4622      	mov	r2, r4
 801440e:	4628      	mov	r0, r5
 8014410:	f000 f9cc 	bl	80147ac <__swbuf_r>
 8014414:	3001      	adds	r0, #1
 8014416:	d1c9      	bne.n	80143ac <_puts_r+0x30>
 8014418:	e7e9      	b.n	80143ee <_puts_r+0x72>
 801441a:	6823      	ldr	r3, [r4, #0]
 801441c:	200a      	movs	r0, #10
 801441e:	1c5a      	adds	r2, r3, #1
 8014420:	6022      	str	r2, [r4, #0]
 8014422:	7018      	strb	r0, [r3, #0]
 8014424:	e7e5      	b.n	80143f2 <_puts_r+0x76>
 8014426:	bf00      	nop
 8014428:	080160ac 	.word	0x080160ac
 801442c:	080160cc 	.word	0x080160cc
 8014430:	0801608c 	.word	0x0801608c

08014434 <puts>:
 8014434:	4b02      	ldr	r3, [pc, #8]	; (8014440 <puts+0xc>)
 8014436:	4601      	mov	r1, r0
 8014438:	6818      	ldr	r0, [r3, #0]
 801443a:	f7ff bf9f 	b.w	801437c <_puts_r>
 801443e:	bf00      	nop
 8014440:	20000030 	.word	0x20000030

08014444 <swapfunc>:
 8014444:	2b02      	cmp	r3, #2
 8014446:	b510      	push	{r4, lr}
 8014448:	d00a      	beq.n	8014460 <swapfunc+0x1c>
 801444a:	0892      	lsrs	r2, r2, #2
 801444c:	3a01      	subs	r2, #1
 801444e:	6803      	ldr	r3, [r0, #0]
 8014450:	680c      	ldr	r4, [r1, #0]
 8014452:	f840 4b04 	str.w	r4, [r0], #4
 8014456:	2a00      	cmp	r2, #0
 8014458:	f841 3b04 	str.w	r3, [r1], #4
 801445c:	dcf6      	bgt.n	801444c <swapfunc+0x8>
 801445e:	bd10      	pop	{r4, pc}
 8014460:	4402      	add	r2, r0
 8014462:	780c      	ldrb	r4, [r1, #0]
 8014464:	7803      	ldrb	r3, [r0, #0]
 8014466:	f800 4b01 	strb.w	r4, [r0], #1
 801446a:	f801 3b01 	strb.w	r3, [r1], #1
 801446e:	1a13      	subs	r3, r2, r0
 8014470:	2b00      	cmp	r3, #0
 8014472:	dcf6      	bgt.n	8014462 <swapfunc+0x1e>
 8014474:	e7f3      	b.n	801445e <swapfunc+0x1a>

08014476 <med3.isra.1>:
 8014476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014478:	460c      	mov	r4, r1
 801447a:	4615      	mov	r5, r2
 801447c:	4607      	mov	r7, r0
 801447e:	461e      	mov	r6, r3
 8014480:	4798      	blx	r3
 8014482:	2800      	cmp	r0, #0
 8014484:	4629      	mov	r1, r5
 8014486:	4620      	mov	r0, r4
 8014488:	da0a      	bge.n	80144a0 <med3.isra.1+0x2a>
 801448a:	47b0      	blx	r6
 801448c:	2800      	cmp	r0, #0
 801448e:	db05      	blt.n	801449c <med3.isra.1+0x26>
 8014490:	4629      	mov	r1, r5
 8014492:	4638      	mov	r0, r7
 8014494:	47b0      	blx	r6
 8014496:	2800      	cmp	r0, #0
 8014498:	db0a      	blt.n	80144b0 <med3.isra.1+0x3a>
 801449a:	463c      	mov	r4, r7
 801449c:	4620      	mov	r0, r4
 801449e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80144a0:	47b0      	blx	r6
 80144a2:	2800      	cmp	r0, #0
 80144a4:	dcfa      	bgt.n	801449c <med3.isra.1+0x26>
 80144a6:	4629      	mov	r1, r5
 80144a8:	4638      	mov	r0, r7
 80144aa:	47b0      	blx	r6
 80144ac:	2800      	cmp	r0, #0
 80144ae:	dbf4      	blt.n	801449a <med3.isra.1+0x24>
 80144b0:	462c      	mov	r4, r5
 80144b2:	e7f3      	b.n	801449c <med3.isra.1+0x26>

080144b4 <qsort>:
 80144b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144b8:	b085      	sub	sp, #20
 80144ba:	4606      	mov	r6, r0
 80144bc:	468a      	mov	sl, r1
 80144be:	4614      	mov	r4, r2
 80144c0:	9300      	str	r3, [sp, #0]
 80144c2:	07b2      	lsls	r2, r6, #30
 80144c4:	d110      	bne.n	80144e8 <qsort+0x34>
 80144c6:	07a3      	lsls	r3, r4, #30
 80144c8:	d10e      	bne.n	80144e8 <qsort+0x34>
 80144ca:	1f27      	subs	r7, r4, #4
 80144cc:	bf18      	it	ne
 80144ce:	2701      	movne	r7, #1
 80144d0:	f1ba 0f06 	cmp.w	sl, #6
 80144d4:	eb06 0b04 	add.w	fp, r6, r4
 80144d8:	d828      	bhi.n	801452c <qsort+0x78>
 80144da:	fb04 6a0a 	mla	sl, r4, sl, r6
 80144de:	45da      	cmp	sl, fp
 80144e0:	d80b      	bhi.n	80144fa <qsort+0x46>
 80144e2:	b005      	add	sp, #20
 80144e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144e8:	2702      	movs	r7, #2
 80144ea:	e7f1      	b.n	80144d0 <qsort+0x1c>
 80144ec:	463b      	mov	r3, r7
 80144ee:	4622      	mov	r2, r4
 80144f0:	4649      	mov	r1, r9
 80144f2:	4640      	mov	r0, r8
 80144f4:	f7ff ffa6 	bl	8014444 <swapfunc>
 80144f8:	e013      	b.n	8014522 <qsort+0x6e>
 80144fa:	46d8      	mov	r8, fp
 80144fc:	e012      	b.n	8014524 <qsort+0x70>
 80144fe:	eba8 0904 	sub.w	r9, r8, r4
 8014502:	4641      	mov	r1, r8
 8014504:	4648      	mov	r0, r9
 8014506:	9b00      	ldr	r3, [sp, #0]
 8014508:	4798      	blx	r3
 801450a:	2800      	cmp	r0, #0
 801450c:	dd0c      	ble.n	8014528 <qsort+0x74>
 801450e:	2f00      	cmp	r7, #0
 8014510:	d1ec      	bne.n	80144ec <qsort+0x38>
 8014512:	f8d8 3000 	ldr.w	r3, [r8]
 8014516:	f8d9 2000 	ldr.w	r2, [r9]
 801451a:	f8c8 2000 	str.w	r2, [r8]
 801451e:	f8c9 3000 	str.w	r3, [r9]
 8014522:	46c8      	mov	r8, r9
 8014524:	4546      	cmp	r6, r8
 8014526:	d3ea      	bcc.n	80144fe <qsort+0x4a>
 8014528:	44a3      	add	fp, r4
 801452a:	e7d8      	b.n	80144de <qsort+0x2a>
 801452c:	ea4f 085a 	mov.w	r8, sl, lsr #1
 8014530:	f10a 35ff 	add.w	r5, sl, #4294967295
 8014534:	f1ba 0f07 	cmp.w	sl, #7
 8014538:	fb04 6808 	mla	r8, r4, r8, r6
 801453c:	fb04 6505 	mla	r5, r4, r5, r6
 8014540:	d027      	beq.n	8014592 <qsort+0xde>
 8014542:	f1ba 0f28 	cmp.w	sl, #40	; 0x28
 8014546:	d94a      	bls.n	80145de <qsort+0x12a>
 8014548:	ea4f 09da 	mov.w	r9, sl, lsr #3
 801454c:	fb04 f909 	mul.w	r9, r4, r9
 8014550:	eb06 0109 	add.w	r1, r6, r9
 8014554:	eb01 0209 	add.w	r2, r1, r9
 8014558:	9b00      	ldr	r3, [sp, #0]
 801455a:	4630      	mov	r0, r6
 801455c:	f7ff ff8b 	bl	8014476 <med3.isra.1>
 8014560:	eb08 0209 	add.w	r2, r8, r9
 8014564:	4641      	mov	r1, r8
 8014566:	9001      	str	r0, [sp, #4]
 8014568:	9b00      	ldr	r3, [sp, #0]
 801456a:	eba8 0009 	sub.w	r0, r8, r9
 801456e:	f7ff ff82 	bl	8014476 <med3.isra.1>
 8014572:	4680      	mov	r8, r0
 8014574:	eba5 0049 	sub.w	r0, r5, r9, lsl #1
 8014578:	462a      	mov	r2, r5
 801457a:	9b00      	ldr	r3, [sp, #0]
 801457c:	eb00 0109 	add.w	r1, r0, r9
 8014580:	f7ff ff79 	bl	8014476 <med3.isra.1>
 8014584:	4602      	mov	r2, r0
 8014586:	4641      	mov	r1, r8
 8014588:	9b00      	ldr	r3, [sp, #0]
 801458a:	9801      	ldr	r0, [sp, #4]
 801458c:	f7ff ff73 	bl	8014476 <med3.isra.1>
 8014590:	4680      	mov	r8, r0
 8014592:	bb3f      	cbnz	r7, 80145e4 <qsort+0x130>
 8014594:	6833      	ldr	r3, [r6, #0]
 8014596:	f8d8 2000 	ldr.w	r2, [r8]
 801459a:	6032      	str	r2, [r6, #0]
 801459c:	f8c8 3000 	str.w	r3, [r8]
 80145a0:	46d8      	mov	r8, fp
 80145a2:	46a9      	mov	r9, r5
 80145a4:	f8cd b004 	str.w	fp, [sp, #4]
 80145a8:	2300      	movs	r3, #0
 80145aa:	45a8      	cmp	r8, r5
 80145ac:	d857      	bhi.n	801465e <qsort+0x1aa>
 80145ae:	9302      	str	r3, [sp, #8]
 80145b0:	4631      	mov	r1, r6
 80145b2:	9b00      	ldr	r3, [sp, #0]
 80145b4:	4640      	mov	r0, r8
 80145b6:	4798      	blx	r3
 80145b8:	2800      	cmp	r0, #0
 80145ba:	9b02      	ldr	r3, [sp, #8]
 80145bc:	dc2e      	bgt.n	801461c <qsort+0x168>
 80145be:	d10c      	bne.n	80145da <qsort+0x126>
 80145c0:	b9bf      	cbnz	r7, 80145f2 <qsort+0x13e>
 80145c2:	9b01      	ldr	r3, [sp, #4]
 80145c4:	9901      	ldr	r1, [sp, #4]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	f8d8 2000 	ldr.w	r2, [r8]
 80145cc:	600a      	str	r2, [r1, #0]
 80145ce:	f8c8 3000 	str.w	r3, [r8]
 80145d2:	9b01      	ldr	r3, [sp, #4]
 80145d4:	4423      	add	r3, r4
 80145d6:	9301      	str	r3, [sp, #4]
 80145d8:	2301      	movs	r3, #1
 80145da:	44a0      	add	r8, r4
 80145dc:	e7e5      	b.n	80145aa <qsort+0xf6>
 80145de:	462a      	mov	r2, r5
 80145e0:	9601      	str	r6, [sp, #4]
 80145e2:	e7d0      	b.n	8014586 <qsort+0xd2>
 80145e4:	463b      	mov	r3, r7
 80145e6:	4622      	mov	r2, r4
 80145e8:	4641      	mov	r1, r8
 80145ea:	4630      	mov	r0, r6
 80145ec:	f7ff ff2a 	bl	8014444 <swapfunc>
 80145f0:	e7d6      	b.n	80145a0 <qsort+0xec>
 80145f2:	463b      	mov	r3, r7
 80145f4:	4622      	mov	r2, r4
 80145f6:	4641      	mov	r1, r8
 80145f8:	9801      	ldr	r0, [sp, #4]
 80145fa:	f7ff ff23 	bl	8014444 <swapfunc>
 80145fe:	e7e8      	b.n	80145d2 <qsort+0x11e>
 8014600:	d109      	bne.n	8014616 <qsort+0x162>
 8014602:	b9f7      	cbnz	r7, 8014642 <qsort+0x18e>
 8014604:	682b      	ldr	r3, [r5, #0]
 8014606:	f8d9 2000 	ldr.w	r2, [r9]
 801460a:	602a      	str	r2, [r5, #0]
 801460c:	f8c9 3000 	str.w	r3, [r9]
 8014610:	eba9 0904 	sub.w	r9, r9, r4
 8014614:	2301      	movs	r3, #1
 8014616:	9d02      	ldr	r5, [sp, #8]
 8014618:	45a8      	cmp	r8, r5
 801461a:	d820      	bhi.n	801465e <qsort+0x1aa>
 801461c:	9303      	str	r3, [sp, #12]
 801461e:	4631      	mov	r1, r6
 8014620:	9b00      	ldr	r3, [sp, #0]
 8014622:	4628      	mov	r0, r5
 8014624:	4798      	blx	r3
 8014626:	1b2b      	subs	r3, r5, r4
 8014628:	2800      	cmp	r0, #0
 801462a:	9302      	str	r3, [sp, #8]
 801462c:	9b03      	ldr	r3, [sp, #12]
 801462e:	dae7      	bge.n	8014600 <qsort+0x14c>
 8014630:	b977      	cbnz	r7, 8014650 <qsort+0x19c>
 8014632:	f8d8 3000 	ldr.w	r3, [r8]
 8014636:	682a      	ldr	r2, [r5, #0]
 8014638:	f8c8 2000 	str.w	r2, [r8]
 801463c:	602b      	str	r3, [r5, #0]
 801463e:	9d02      	ldr	r5, [sp, #8]
 8014640:	e7ca      	b.n	80145d8 <qsort+0x124>
 8014642:	463b      	mov	r3, r7
 8014644:	4622      	mov	r2, r4
 8014646:	4649      	mov	r1, r9
 8014648:	4628      	mov	r0, r5
 801464a:	f7ff fefb 	bl	8014444 <swapfunc>
 801464e:	e7df      	b.n	8014610 <qsort+0x15c>
 8014650:	463b      	mov	r3, r7
 8014652:	4622      	mov	r2, r4
 8014654:	4629      	mov	r1, r5
 8014656:	4640      	mov	r0, r8
 8014658:	f7ff fef4 	bl	8014444 <swapfunc>
 801465c:	e7ef      	b.n	801463e <qsort+0x18a>
 801465e:	fb04 6a0a 	mla	sl, r4, sl, r6
 8014662:	bb03      	cbnz	r3, 80146a6 <qsort+0x1f2>
 8014664:	45d3      	cmp	fp, sl
 8014666:	f4bf af3c 	bcs.w	80144e2 <qsort+0x2e>
 801466a:	465d      	mov	r5, fp
 801466c:	e017      	b.n	801469e <qsort+0x1ea>
 801466e:	463b      	mov	r3, r7
 8014670:	4622      	mov	r2, r4
 8014672:	4641      	mov	r1, r8
 8014674:	4628      	mov	r0, r5
 8014676:	f7ff fee5 	bl	8014444 <swapfunc>
 801467a:	e00f      	b.n	801469c <qsort+0x1e8>
 801467c:	eba5 0804 	sub.w	r8, r5, r4
 8014680:	4629      	mov	r1, r5
 8014682:	4640      	mov	r0, r8
 8014684:	9b00      	ldr	r3, [sp, #0]
 8014686:	4798      	blx	r3
 8014688:	2800      	cmp	r0, #0
 801468a:	dd0a      	ble.n	80146a2 <qsort+0x1ee>
 801468c:	2f00      	cmp	r7, #0
 801468e:	d1ee      	bne.n	801466e <qsort+0x1ba>
 8014690:	682b      	ldr	r3, [r5, #0]
 8014692:	f8d8 2000 	ldr.w	r2, [r8]
 8014696:	602a      	str	r2, [r5, #0]
 8014698:	f8c8 3000 	str.w	r3, [r8]
 801469c:	4645      	mov	r5, r8
 801469e:	42ae      	cmp	r6, r5
 80146a0:	d3ec      	bcc.n	801467c <qsort+0x1c8>
 80146a2:	44a3      	add	fp, r4
 80146a4:	e7de      	b.n	8014664 <qsort+0x1b0>
 80146a6:	9b01      	ldr	r3, [sp, #4]
 80146a8:	eba8 0b03 	sub.w	fp, r8, r3
 80146ac:	1b9a      	subs	r2, r3, r6
 80146ae:	455a      	cmp	r2, fp
 80146b0:	bfa8      	it	ge
 80146b2:	465a      	movge	r2, fp
 80146b4:	b12a      	cbz	r2, 80146c2 <qsort+0x20e>
 80146b6:	463b      	mov	r3, r7
 80146b8:	eba8 0102 	sub.w	r1, r8, r2
 80146bc:	4630      	mov	r0, r6
 80146be:	f7ff fec1 	bl	8014444 <swapfunc>
 80146c2:	ebaa 0209 	sub.w	r2, sl, r9
 80146c6:	eba9 0505 	sub.w	r5, r9, r5
 80146ca:	1b12      	subs	r2, r2, r4
 80146cc:	42aa      	cmp	r2, r5
 80146ce:	bf28      	it	cs
 80146d0:	462a      	movcs	r2, r5
 80146d2:	b12a      	cbz	r2, 80146e0 <qsort+0x22c>
 80146d4:	463b      	mov	r3, r7
 80146d6:	ebaa 0102 	sub.w	r1, sl, r2
 80146da:	4640      	mov	r0, r8
 80146dc:	f7ff feb2 	bl	8014444 <swapfunc>
 80146e0:	455c      	cmp	r4, fp
 80146e2:	d206      	bcs.n	80146f2 <qsort+0x23e>
 80146e4:	fbbb f1f4 	udiv	r1, fp, r4
 80146e8:	9b00      	ldr	r3, [sp, #0]
 80146ea:	4622      	mov	r2, r4
 80146ec:	4630      	mov	r0, r6
 80146ee:	f7ff fee1 	bl	80144b4 <qsort>
 80146f2:	42a5      	cmp	r5, r4
 80146f4:	f67f aef5 	bls.w	80144e2 <qsort+0x2e>
 80146f8:	ebaa 0605 	sub.w	r6, sl, r5
 80146fc:	fbb5 faf4 	udiv	sl, r5, r4
 8014700:	e6df      	b.n	80144c2 <qsort+0xe>
	...

08014704 <_sbrk_r>:
 8014704:	b538      	push	{r3, r4, r5, lr}
 8014706:	4c06      	ldr	r4, [pc, #24]	; (8014720 <_sbrk_r+0x1c>)
 8014708:	2300      	movs	r3, #0
 801470a:	4605      	mov	r5, r0
 801470c:	4608      	mov	r0, r1
 801470e:	6023      	str	r3, [r4, #0]
 8014710:	f7f8 ff9a 	bl	800d648 <_sbrk>
 8014714:	1c43      	adds	r3, r0, #1
 8014716:	d102      	bne.n	801471e <_sbrk_r+0x1a>
 8014718:	6823      	ldr	r3, [r4, #0]
 801471a:	b103      	cbz	r3, 801471e <_sbrk_r+0x1a>
 801471c:	602b      	str	r3, [r5, #0]
 801471e:	bd38      	pop	{r3, r4, r5, pc}
 8014720:	20000f10 	.word	0x20000f10

08014724 <__sread>:
 8014724:	b510      	push	{r4, lr}
 8014726:	460c      	mov	r4, r1
 8014728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801472c:	f000 fc96 	bl	801505c <_read_r>
 8014730:	2800      	cmp	r0, #0
 8014732:	bfab      	itete	ge
 8014734:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014736:	89a3      	ldrhlt	r3, [r4, #12]
 8014738:	181b      	addge	r3, r3, r0
 801473a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801473e:	bfac      	ite	ge
 8014740:	6563      	strge	r3, [r4, #84]	; 0x54
 8014742:	81a3      	strhlt	r3, [r4, #12]
 8014744:	bd10      	pop	{r4, pc}

08014746 <__swrite>:
 8014746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801474a:	461f      	mov	r7, r3
 801474c:	898b      	ldrh	r3, [r1, #12]
 801474e:	05db      	lsls	r3, r3, #23
 8014750:	4605      	mov	r5, r0
 8014752:	460c      	mov	r4, r1
 8014754:	4616      	mov	r6, r2
 8014756:	d505      	bpl.n	8014764 <__swrite+0x1e>
 8014758:	2302      	movs	r3, #2
 801475a:	2200      	movs	r2, #0
 801475c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014760:	f000 f906 	bl	8014970 <_lseek_r>
 8014764:	89a3      	ldrh	r3, [r4, #12]
 8014766:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801476a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801476e:	81a3      	strh	r3, [r4, #12]
 8014770:	4632      	mov	r2, r6
 8014772:	463b      	mov	r3, r7
 8014774:	4628      	mov	r0, r5
 8014776:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801477a:	f000 b869 	b.w	8014850 <_write_r>

0801477e <__sseek>:
 801477e:	b510      	push	{r4, lr}
 8014780:	460c      	mov	r4, r1
 8014782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014786:	f000 f8f3 	bl	8014970 <_lseek_r>
 801478a:	1c43      	adds	r3, r0, #1
 801478c:	89a3      	ldrh	r3, [r4, #12]
 801478e:	bf15      	itete	ne
 8014790:	6560      	strne	r0, [r4, #84]	; 0x54
 8014792:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014796:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801479a:	81a3      	strheq	r3, [r4, #12]
 801479c:	bf18      	it	ne
 801479e:	81a3      	strhne	r3, [r4, #12]
 80147a0:	bd10      	pop	{r4, pc}

080147a2 <__sclose>:
 80147a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147a6:	f000 b8d3 	b.w	8014950 <_close_r>
	...

080147ac <__swbuf_r>:
 80147ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147ae:	460e      	mov	r6, r1
 80147b0:	4614      	mov	r4, r2
 80147b2:	4605      	mov	r5, r0
 80147b4:	b118      	cbz	r0, 80147be <__swbuf_r+0x12>
 80147b6:	6983      	ldr	r3, [r0, #24]
 80147b8:	b90b      	cbnz	r3, 80147be <__swbuf_r+0x12>
 80147ba:	f7ff fc49 	bl	8014050 <__sinit>
 80147be:	4b21      	ldr	r3, [pc, #132]	; (8014844 <__swbuf_r+0x98>)
 80147c0:	429c      	cmp	r4, r3
 80147c2:	d12a      	bne.n	801481a <__swbuf_r+0x6e>
 80147c4:	686c      	ldr	r4, [r5, #4]
 80147c6:	69a3      	ldr	r3, [r4, #24]
 80147c8:	60a3      	str	r3, [r4, #8]
 80147ca:	89a3      	ldrh	r3, [r4, #12]
 80147cc:	071a      	lsls	r2, r3, #28
 80147ce:	d52e      	bpl.n	801482e <__swbuf_r+0x82>
 80147d0:	6923      	ldr	r3, [r4, #16]
 80147d2:	b363      	cbz	r3, 801482e <__swbuf_r+0x82>
 80147d4:	6923      	ldr	r3, [r4, #16]
 80147d6:	6820      	ldr	r0, [r4, #0]
 80147d8:	1ac0      	subs	r0, r0, r3
 80147da:	6963      	ldr	r3, [r4, #20]
 80147dc:	b2f6      	uxtb	r6, r6
 80147de:	4283      	cmp	r3, r0
 80147e0:	4637      	mov	r7, r6
 80147e2:	dc04      	bgt.n	80147ee <__swbuf_r+0x42>
 80147e4:	4621      	mov	r1, r4
 80147e6:	4628      	mov	r0, r5
 80147e8:	f7ff fbb6 	bl	8013f58 <_fflush_r>
 80147ec:	bb28      	cbnz	r0, 801483a <__swbuf_r+0x8e>
 80147ee:	68a3      	ldr	r3, [r4, #8]
 80147f0:	3b01      	subs	r3, #1
 80147f2:	60a3      	str	r3, [r4, #8]
 80147f4:	6823      	ldr	r3, [r4, #0]
 80147f6:	1c5a      	adds	r2, r3, #1
 80147f8:	6022      	str	r2, [r4, #0]
 80147fa:	701e      	strb	r6, [r3, #0]
 80147fc:	6963      	ldr	r3, [r4, #20]
 80147fe:	3001      	adds	r0, #1
 8014800:	4283      	cmp	r3, r0
 8014802:	d004      	beq.n	801480e <__swbuf_r+0x62>
 8014804:	89a3      	ldrh	r3, [r4, #12]
 8014806:	07db      	lsls	r3, r3, #31
 8014808:	d519      	bpl.n	801483e <__swbuf_r+0x92>
 801480a:	2e0a      	cmp	r6, #10
 801480c:	d117      	bne.n	801483e <__swbuf_r+0x92>
 801480e:	4621      	mov	r1, r4
 8014810:	4628      	mov	r0, r5
 8014812:	f7ff fba1 	bl	8013f58 <_fflush_r>
 8014816:	b190      	cbz	r0, 801483e <__swbuf_r+0x92>
 8014818:	e00f      	b.n	801483a <__swbuf_r+0x8e>
 801481a:	4b0b      	ldr	r3, [pc, #44]	; (8014848 <__swbuf_r+0x9c>)
 801481c:	429c      	cmp	r4, r3
 801481e:	d101      	bne.n	8014824 <__swbuf_r+0x78>
 8014820:	68ac      	ldr	r4, [r5, #8]
 8014822:	e7d0      	b.n	80147c6 <__swbuf_r+0x1a>
 8014824:	4b09      	ldr	r3, [pc, #36]	; (801484c <__swbuf_r+0xa0>)
 8014826:	429c      	cmp	r4, r3
 8014828:	bf08      	it	eq
 801482a:	68ec      	ldreq	r4, [r5, #12]
 801482c:	e7cb      	b.n	80147c6 <__swbuf_r+0x1a>
 801482e:	4621      	mov	r1, r4
 8014830:	4628      	mov	r0, r5
 8014832:	f000 f81f 	bl	8014874 <__swsetup_r>
 8014836:	2800      	cmp	r0, #0
 8014838:	d0cc      	beq.n	80147d4 <__swbuf_r+0x28>
 801483a:	f04f 37ff 	mov.w	r7, #4294967295
 801483e:	4638      	mov	r0, r7
 8014840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014842:	bf00      	nop
 8014844:	080160ac 	.word	0x080160ac
 8014848:	080160cc 	.word	0x080160cc
 801484c:	0801608c 	.word	0x0801608c

08014850 <_write_r>:
 8014850:	b538      	push	{r3, r4, r5, lr}
 8014852:	4c07      	ldr	r4, [pc, #28]	; (8014870 <_write_r+0x20>)
 8014854:	4605      	mov	r5, r0
 8014856:	4608      	mov	r0, r1
 8014858:	4611      	mov	r1, r2
 801485a:	2200      	movs	r2, #0
 801485c:	6022      	str	r2, [r4, #0]
 801485e:	461a      	mov	r2, r3
 8014860:	f7f8 fea1 	bl	800d5a6 <_write>
 8014864:	1c43      	adds	r3, r0, #1
 8014866:	d102      	bne.n	801486e <_write_r+0x1e>
 8014868:	6823      	ldr	r3, [r4, #0]
 801486a:	b103      	cbz	r3, 801486e <_write_r+0x1e>
 801486c:	602b      	str	r3, [r5, #0]
 801486e:	bd38      	pop	{r3, r4, r5, pc}
 8014870:	20000f10 	.word	0x20000f10

08014874 <__swsetup_r>:
 8014874:	4b32      	ldr	r3, [pc, #200]	; (8014940 <__swsetup_r+0xcc>)
 8014876:	b570      	push	{r4, r5, r6, lr}
 8014878:	681d      	ldr	r5, [r3, #0]
 801487a:	4606      	mov	r6, r0
 801487c:	460c      	mov	r4, r1
 801487e:	b125      	cbz	r5, 801488a <__swsetup_r+0x16>
 8014880:	69ab      	ldr	r3, [r5, #24]
 8014882:	b913      	cbnz	r3, 801488a <__swsetup_r+0x16>
 8014884:	4628      	mov	r0, r5
 8014886:	f7ff fbe3 	bl	8014050 <__sinit>
 801488a:	4b2e      	ldr	r3, [pc, #184]	; (8014944 <__swsetup_r+0xd0>)
 801488c:	429c      	cmp	r4, r3
 801488e:	d10f      	bne.n	80148b0 <__swsetup_r+0x3c>
 8014890:	686c      	ldr	r4, [r5, #4]
 8014892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014896:	b29a      	uxth	r2, r3
 8014898:	0715      	lsls	r5, r2, #28
 801489a:	d42c      	bmi.n	80148f6 <__swsetup_r+0x82>
 801489c:	06d0      	lsls	r0, r2, #27
 801489e:	d411      	bmi.n	80148c4 <__swsetup_r+0x50>
 80148a0:	2209      	movs	r2, #9
 80148a2:	6032      	str	r2, [r6, #0]
 80148a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80148a8:	81a3      	strh	r3, [r4, #12]
 80148aa:	f04f 30ff 	mov.w	r0, #4294967295
 80148ae:	e03e      	b.n	801492e <__swsetup_r+0xba>
 80148b0:	4b25      	ldr	r3, [pc, #148]	; (8014948 <__swsetup_r+0xd4>)
 80148b2:	429c      	cmp	r4, r3
 80148b4:	d101      	bne.n	80148ba <__swsetup_r+0x46>
 80148b6:	68ac      	ldr	r4, [r5, #8]
 80148b8:	e7eb      	b.n	8014892 <__swsetup_r+0x1e>
 80148ba:	4b24      	ldr	r3, [pc, #144]	; (801494c <__swsetup_r+0xd8>)
 80148bc:	429c      	cmp	r4, r3
 80148be:	bf08      	it	eq
 80148c0:	68ec      	ldreq	r4, [r5, #12]
 80148c2:	e7e6      	b.n	8014892 <__swsetup_r+0x1e>
 80148c4:	0751      	lsls	r1, r2, #29
 80148c6:	d512      	bpl.n	80148ee <__swsetup_r+0x7a>
 80148c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80148ca:	b141      	cbz	r1, 80148de <__swsetup_r+0x6a>
 80148cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80148d0:	4299      	cmp	r1, r3
 80148d2:	d002      	beq.n	80148da <__swsetup_r+0x66>
 80148d4:	4630      	mov	r0, r6
 80148d6:	f7ff fc7d 	bl	80141d4 <_free_r>
 80148da:	2300      	movs	r3, #0
 80148dc:	6363      	str	r3, [r4, #52]	; 0x34
 80148de:	89a3      	ldrh	r3, [r4, #12]
 80148e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80148e4:	81a3      	strh	r3, [r4, #12]
 80148e6:	2300      	movs	r3, #0
 80148e8:	6063      	str	r3, [r4, #4]
 80148ea:	6923      	ldr	r3, [r4, #16]
 80148ec:	6023      	str	r3, [r4, #0]
 80148ee:	89a3      	ldrh	r3, [r4, #12]
 80148f0:	f043 0308 	orr.w	r3, r3, #8
 80148f4:	81a3      	strh	r3, [r4, #12]
 80148f6:	6923      	ldr	r3, [r4, #16]
 80148f8:	b94b      	cbnz	r3, 801490e <__swsetup_r+0x9a>
 80148fa:	89a3      	ldrh	r3, [r4, #12]
 80148fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014900:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014904:	d003      	beq.n	801490e <__swsetup_r+0x9a>
 8014906:	4621      	mov	r1, r4
 8014908:	4630      	mov	r0, r6
 801490a:	f000 f867 	bl	80149dc <__smakebuf_r>
 801490e:	89a2      	ldrh	r2, [r4, #12]
 8014910:	f012 0301 	ands.w	r3, r2, #1
 8014914:	d00c      	beq.n	8014930 <__swsetup_r+0xbc>
 8014916:	2300      	movs	r3, #0
 8014918:	60a3      	str	r3, [r4, #8]
 801491a:	6963      	ldr	r3, [r4, #20]
 801491c:	425b      	negs	r3, r3
 801491e:	61a3      	str	r3, [r4, #24]
 8014920:	6923      	ldr	r3, [r4, #16]
 8014922:	b953      	cbnz	r3, 801493a <__swsetup_r+0xc6>
 8014924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014928:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801492c:	d1ba      	bne.n	80148a4 <__swsetup_r+0x30>
 801492e:	bd70      	pop	{r4, r5, r6, pc}
 8014930:	0792      	lsls	r2, r2, #30
 8014932:	bf58      	it	pl
 8014934:	6963      	ldrpl	r3, [r4, #20]
 8014936:	60a3      	str	r3, [r4, #8]
 8014938:	e7f2      	b.n	8014920 <__swsetup_r+0xac>
 801493a:	2000      	movs	r0, #0
 801493c:	e7f7      	b.n	801492e <__swsetup_r+0xba>
 801493e:	bf00      	nop
 8014940:	20000030 	.word	0x20000030
 8014944:	080160ac 	.word	0x080160ac
 8014948:	080160cc 	.word	0x080160cc
 801494c:	0801608c 	.word	0x0801608c

08014950 <_close_r>:
 8014950:	b538      	push	{r3, r4, r5, lr}
 8014952:	4c06      	ldr	r4, [pc, #24]	; (801496c <_close_r+0x1c>)
 8014954:	2300      	movs	r3, #0
 8014956:	4605      	mov	r5, r0
 8014958:	4608      	mov	r0, r1
 801495a:	6023      	str	r3, [r4, #0]
 801495c:	f7f8 fe3f 	bl	800d5de <_close>
 8014960:	1c43      	adds	r3, r0, #1
 8014962:	d102      	bne.n	801496a <_close_r+0x1a>
 8014964:	6823      	ldr	r3, [r4, #0]
 8014966:	b103      	cbz	r3, 801496a <_close_r+0x1a>
 8014968:	602b      	str	r3, [r5, #0]
 801496a:	bd38      	pop	{r3, r4, r5, pc}
 801496c:	20000f10 	.word	0x20000f10

08014970 <_lseek_r>:
 8014970:	b538      	push	{r3, r4, r5, lr}
 8014972:	4c07      	ldr	r4, [pc, #28]	; (8014990 <_lseek_r+0x20>)
 8014974:	4605      	mov	r5, r0
 8014976:	4608      	mov	r0, r1
 8014978:	4611      	mov	r1, r2
 801497a:	2200      	movs	r2, #0
 801497c:	6022      	str	r2, [r4, #0]
 801497e:	461a      	mov	r2, r3
 8014980:	f7f8 fe54 	bl	800d62c <_lseek>
 8014984:	1c43      	adds	r3, r0, #1
 8014986:	d102      	bne.n	801498e <_lseek_r+0x1e>
 8014988:	6823      	ldr	r3, [r4, #0]
 801498a:	b103      	cbz	r3, 801498e <_lseek_r+0x1e>
 801498c:	602b      	str	r3, [r5, #0]
 801498e:	bd38      	pop	{r3, r4, r5, pc}
 8014990:	20000f10 	.word	0x20000f10

08014994 <__swhatbuf_r>:
 8014994:	b570      	push	{r4, r5, r6, lr}
 8014996:	460e      	mov	r6, r1
 8014998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801499c:	2900      	cmp	r1, #0
 801499e:	b096      	sub	sp, #88	; 0x58
 80149a0:	4614      	mov	r4, r2
 80149a2:	461d      	mov	r5, r3
 80149a4:	da07      	bge.n	80149b6 <__swhatbuf_r+0x22>
 80149a6:	2300      	movs	r3, #0
 80149a8:	602b      	str	r3, [r5, #0]
 80149aa:	89b3      	ldrh	r3, [r6, #12]
 80149ac:	061a      	lsls	r2, r3, #24
 80149ae:	d410      	bmi.n	80149d2 <__swhatbuf_r+0x3e>
 80149b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80149b4:	e00e      	b.n	80149d4 <__swhatbuf_r+0x40>
 80149b6:	466a      	mov	r2, sp
 80149b8:	f000 fb62 	bl	8015080 <_fstat_r>
 80149bc:	2800      	cmp	r0, #0
 80149be:	dbf2      	blt.n	80149a6 <__swhatbuf_r+0x12>
 80149c0:	9a01      	ldr	r2, [sp, #4]
 80149c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80149c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80149ca:	425a      	negs	r2, r3
 80149cc:	415a      	adcs	r2, r3
 80149ce:	602a      	str	r2, [r5, #0]
 80149d0:	e7ee      	b.n	80149b0 <__swhatbuf_r+0x1c>
 80149d2:	2340      	movs	r3, #64	; 0x40
 80149d4:	2000      	movs	r0, #0
 80149d6:	6023      	str	r3, [r4, #0]
 80149d8:	b016      	add	sp, #88	; 0x58
 80149da:	bd70      	pop	{r4, r5, r6, pc}

080149dc <__smakebuf_r>:
 80149dc:	898b      	ldrh	r3, [r1, #12]
 80149de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80149e0:	079d      	lsls	r5, r3, #30
 80149e2:	4606      	mov	r6, r0
 80149e4:	460c      	mov	r4, r1
 80149e6:	d507      	bpl.n	80149f8 <__smakebuf_r+0x1c>
 80149e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80149ec:	6023      	str	r3, [r4, #0]
 80149ee:	6123      	str	r3, [r4, #16]
 80149f0:	2301      	movs	r3, #1
 80149f2:	6163      	str	r3, [r4, #20]
 80149f4:	b002      	add	sp, #8
 80149f6:	bd70      	pop	{r4, r5, r6, pc}
 80149f8:	ab01      	add	r3, sp, #4
 80149fa:	466a      	mov	r2, sp
 80149fc:	f7ff ffca 	bl	8014994 <__swhatbuf_r>
 8014a00:	9900      	ldr	r1, [sp, #0]
 8014a02:	4605      	mov	r5, r0
 8014a04:	4630      	mov	r0, r6
 8014a06:	f7ff fc33 	bl	8014270 <_malloc_r>
 8014a0a:	b948      	cbnz	r0, 8014a20 <__smakebuf_r+0x44>
 8014a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a10:	059a      	lsls	r2, r3, #22
 8014a12:	d4ef      	bmi.n	80149f4 <__smakebuf_r+0x18>
 8014a14:	f023 0303 	bic.w	r3, r3, #3
 8014a18:	f043 0302 	orr.w	r3, r3, #2
 8014a1c:	81a3      	strh	r3, [r4, #12]
 8014a1e:	e7e3      	b.n	80149e8 <__smakebuf_r+0xc>
 8014a20:	4b0d      	ldr	r3, [pc, #52]	; (8014a58 <__smakebuf_r+0x7c>)
 8014a22:	62b3      	str	r3, [r6, #40]	; 0x28
 8014a24:	89a3      	ldrh	r3, [r4, #12]
 8014a26:	6020      	str	r0, [r4, #0]
 8014a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a2c:	81a3      	strh	r3, [r4, #12]
 8014a2e:	9b00      	ldr	r3, [sp, #0]
 8014a30:	6163      	str	r3, [r4, #20]
 8014a32:	9b01      	ldr	r3, [sp, #4]
 8014a34:	6120      	str	r0, [r4, #16]
 8014a36:	b15b      	cbz	r3, 8014a50 <__smakebuf_r+0x74>
 8014a38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a3c:	4630      	mov	r0, r6
 8014a3e:	f000 fb31 	bl	80150a4 <_isatty_r>
 8014a42:	b128      	cbz	r0, 8014a50 <__smakebuf_r+0x74>
 8014a44:	89a3      	ldrh	r3, [r4, #12]
 8014a46:	f023 0303 	bic.w	r3, r3, #3
 8014a4a:	f043 0301 	orr.w	r3, r3, #1
 8014a4e:	81a3      	strh	r3, [r4, #12]
 8014a50:	89a3      	ldrh	r3, [r4, #12]
 8014a52:	431d      	orrs	r5, r3
 8014a54:	81a5      	strh	r5, [r4, #12]
 8014a56:	e7cd      	b.n	80149f4 <__smakebuf_r+0x18>
 8014a58:	08014019 	.word	0x08014019

08014a5c <__malloc_lock>:
 8014a5c:	4770      	bx	lr

08014a5e <__malloc_unlock>:
 8014a5e:	4770      	bx	lr

08014a60 <__sfputc_r>:
 8014a60:	6893      	ldr	r3, [r2, #8]
 8014a62:	3b01      	subs	r3, #1
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	b410      	push	{r4}
 8014a68:	6093      	str	r3, [r2, #8]
 8014a6a:	da08      	bge.n	8014a7e <__sfputc_r+0x1e>
 8014a6c:	6994      	ldr	r4, [r2, #24]
 8014a6e:	42a3      	cmp	r3, r4
 8014a70:	db01      	blt.n	8014a76 <__sfputc_r+0x16>
 8014a72:	290a      	cmp	r1, #10
 8014a74:	d103      	bne.n	8014a7e <__sfputc_r+0x1e>
 8014a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a7a:	f7ff be97 	b.w	80147ac <__swbuf_r>
 8014a7e:	6813      	ldr	r3, [r2, #0]
 8014a80:	1c58      	adds	r0, r3, #1
 8014a82:	6010      	str	r0, [r2, #0]
 8014a84:	7019      	strb	r1, [r3, #0]
 8014a86:	4608      	mov	r0, r1
 8014a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a8c:	4770      	bx	lr

08014a8e <__sfputs_r>:
 8014a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a90:	4606      	mov	r6, r0
 8014a92:	460f      	mov	r7, r1
 8014a94:	4614      	mov	r4, r2
 8014a96:	18d5      	adds	r5, r2, r3
 8014a98:	42ac      	cmp	r4, r5
 8014a9a:	d101      	bne.n	8014aa0 <__sfputs_r+0x12>
 8014a9c:	2000      	movs	r0, #0
 8014a9e:	e007      	b.n	8014ab0 <__sfputs_r+0x22>
 8014aa0:	463a      	mov	r2, r7
 8014aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014aa6:	4630      	mov	r0, r6
 8014aa8:	f7ff ffda 	bl	8014a60 <__sfputc_r>
 8014aac:	1c43      	adds	r3, r0, #1
 8014aae:	d1f3      	bne.n	8014a98 <__sfputs_r+0xa>
 8014ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014ab4 <_vfiprintf_r>:
 8014ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ab8:	460c      	mov	r4, r1
 8014aba:	b09d      	sub	sp, #116	; 0x74
 8014abc:	4617      	mov	r7, r2
 8014abe:	461d      	mov	r5, r3
 8014ac0:	4606      	mov	r6, r0
 8014ac2:	b118      	cbz	r0, 8014acc <_vfiprintf_r+0x18>
 8014ac4:	6983      	ldr	r3, [r0, #24]
 8014ac6:	b90b      	cbnz	r3, 8014acc <_vfiprintf_r+0x18>
 8014ac8:	f7ff fac2 	bl	8014050 <__sinit>
 8014acc:	4b7c      	ldr	r3, [pc, #496]	; (8014cc0 <_vfiprintf_r+0x20c>)
 8014ace:	429c      	cmp	r4, r3
 8014ad0:	d158      	bne.n	8014b84 <_vfiprintf_r+0xd0>
 8014ad2:	6874      	ldr	r4, [r6, #4]
 8014ad4:	89a3      	ldrh	r3, [r4, #12]
 8014ad6:	0718      	lsls	r0, r3, #28
 8014ad8:	d55e      	bpl.n	8014b98 <_vfiprintf_r+0xe4>
 8014ada:	6923      	ldr	r3, [r4, #16]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d05b      	beq.n	8014b98 <_vfiprintf_r+0xe4>
 8014ae0:	2300      	movs	r3, #0
 8014ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8014ae4:	2320      	movs	r3, #32
 8014ae6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014aea:	2330      	movs	r3, #48	; 0x30
 8014aec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014af0:	9503      	str	r5, [sp, #12]
 8014af2:	f04f 0b01 	mov.w	fp, #1
 8014af6:	46b8      	mov	r8, r7
 8014af8:	4645      	mov	r5, r8
 8014afa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014afe:	b10b      	cbz	r3, 8014b04 <_vfiprintf_r+0x50>
 8014b00:	2b25      	cmp	r3, #37	; 0x25
 8014b02:	d154      	bne.n	8014bae <_vfiprintf_r+0xfa>
 8014b04:	ebb8 0a07 	subs.w	sl, r8, r7
 8014b08:	d00b      	beq.n	8014b22 <_vfiprintf_r+0x6e>
 8014b0a:	4653      	mov	r3, sl
 8014b0c:	463a      	mov	r2, r7
 8014b0e:	4621      	mov	r1, r4
 8014b10:	4630      	mov	r0, r6
 8014b12:	f7ff ffbc 	bl	8014a8e <__sfputs_r>
 8014b16:	3001      	adds	r0, #1
 8014b18:	f000 80c2 	beq.w	8014ca0 <_vfiprintf_r+0x1ec>
 8014b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b1e:	4453      	add	r3, sl
 8014b20:	9309      	str	r3, [sp, #36]	; 0x24
 8014b22:	f898 3000 	ldrb.w	r3, [r8]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	f000 80ba 	beq.w	8014ca0 <_vfiprintf_r+0x1ec>
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8014b32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b36:	9304      	str	r3, [sp, #16]
 8014b38:	9307      	str	r3, [sp, #28]
 8014b3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014b3e:	931a      	str	r3, [sp, #104]	; 0x68
 8014b40:	46a8      	mov	r8, r5
 8014b42:	2205      	movs	r2, #5
 8014b44:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014b48:	485e      	ldr	r0, [pc, #376]	; (8014cc4 <_vfiprintf_r+0x210>)
 8014b4a:	f7eb fb69 	bl	8000220 <memchr>
 8014b4e:	9b04      	ldr	r3, [sp, #16]
 8014b50:	bb78      	cbnz	r0, 8014bb2 <_vfiprintf_r+0xfe>
 8014b52:	06d9      	lsls	r1, r3, #27
 8014b54:	bf44      	itt	mi
 8014b56:	2220      	movmi	r2, #32
 8014b58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014b5c:	071a      	lsls	r2, r3, #28
 8014b5e:	bf44      	itt	mi
 8014b60:	222b      	movmi	r2, #43	; 0x2b
 8014b62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014b66:	782a      	ldrb	r2, [r5, #0]
 8014b68:	2a2a      	cmp	r2, #42	; 0x2a
 8014b6a:	d02a      	beq.n	8014bc2 <_vfiprintf_r+0x10e>
 8014b6c:	9a07      	ldr	r2, [sp, #28]
 8014b6e:	46a8      	mov	r8, r5
 8014b70:	2000      	movs	r0, #0
 8014b72:	250a      	movs	r5, #10
 8014b74:	4641      	mov	r1, r8
 8014b76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b7a:	3b30      	subs	r3, #48	; 0x30
 8014b7c:	2b09      	cmp	r3, #9
 8014b7e:	d969      	bls.n	8014c54 <_vfiprintf_r+0x1a0>
 8014b80:	b360      	cbz	r0, 8014bdc <_vfiprintf_r+0x128>
 8014b82:	e024      	b.n	8014bce <_vfiprintf_r+0x11a>
 8014b84:	4b50      	ldr	r3, [pc, #320]	; (8014cc8 <_vfiprintf_r+0x214>)
 8014b86:	429c      	cmp	r4, r3
 8014b88:	d101      	bne.n	8014b8e <_vfiprintf_r+0xda>
 8014b8a:	68b4      	ldr	r4, [r6, #8]
 8014b8c:	e7a2      	b.n	8014ad4 <_vfiprintf_r+0x20>
 8014b8e:	4b4f      	ldr	r3, [pc, #316]	; (8014ccc <_vfiprintf_r+0x218>)
 8014b90:	429c      	cmp	r4, r3
 8014b92:	bf08      	it	eq
 8014b94:	68f4      	ldreq	r4, [r6, #12]
 8014b96:	e79d      	b.n	8014ad4 <_vfiprintf_r+0x20>
 8014b98:	4621      	mov	r1, r4
 8014b9a:	4630      	mov	r0, r6
 8014b9c:	f7ff fe6a 	bl	8014874 <__swsetup_r>
 8014ba0:	2800      	cmp	r0, #0
 8014ba2:	d09d      	beq.n	8014ae0 <_vfiprintf_r+0x2c>
 8014ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8014ba8:	b01d      	add	sp, #116	; 0x74
 8014baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bae:	46a8      	mov	r8, r5
 8014bb0:	e7a2      	b.n	8014af8 <_vfiprintf_r+0x44>
 8014bb2:	4a44      	ldr	r2, [pc, #272]	; (8014cc4 <_vfiprintf_r+0x210>)
 8014bb4:	1a80      	subs	r0, r0, r2
 8014bb6:	fa0b f000 	lsl.w	r0, fp, r0
 8014bba:	4318      	orrs	r0, r3
 8014bbc:	9004      	str	r0, [sp, #16]
 8014bbe:	4645      	mov	r5, r8
 8014bc0:	e7be      	b.n	8014b40 <_vfiprintf_r+0x8c>
 8014bc2:	9a03      	ldr	r2, [sp, #12]
 8014bc4:	1d11      	adds	r1, r2, #4
 8014bc6:	6812      	ldr	r2, [r2, #0]
 8014bc8:	9103      	str	r1, [sp, #12]
 8014bca:	2a00      	cmp	r2, #0
 8014bcc:	db01      	blt.n	8014bd2 <_vfiprintf_r+0x11e>
 8014bce:	9207      	str	r2, [sp, #28]
 8014bd0:	e004      	b.n	8014bdc <_vfiprintf_r+0x128>
 8014bd2:	4252      	negs	r2, r2
 8014bd4:	f043 0302 	orr.w	r3, r3, #2
 8014bd8:	9207      	str	r2, [sp, #28]
 8014bda:	9304      	str	r3, [sp, #16]
 8014bdc:	f898 3000 	ldrb.w	r3, [r8]
 8014be0:	2b2e      	cmp	r3, #46	; 0x2e
 8014be2:	d10e      	bne.n	8014c02 <_vfiprintf_r+0x14e>
 8014be4:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014be8:	2b2a      	cmp	r3, #42	; 0x2a
 8014bea:	d138      	bne.n	8014c5e <_vfiprintf_r+0x1aa>
 8014bec:	9b03      	ldr	r3, [sp, #12]
 8014bee:	1d1a      	adds	r2, r3, #4
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	9203      	str	r2, [sp, #12]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	bfb8      	it	lt
 8014bf8:	f04f 33ff 	movlt.w	r3, #4294967295
 8014bfc:	f108 0802 	add.w	r8, r8, #2
 8014c00:	9305      	str	r3, [sp, #20]
 8014c02:	4d33      	ldr	r5, [pc, #204]	; (8014cd0 <_vfiprintf_r+0x21c>)
 8014c04:	f898 1000 	ldrb.w	r1, [r8]
 8014c08:	2203      	movs	r2, #3
 8014c0a:	4628      	mov	r0, r5
 8014c0c:	f7eb fb08 	bl	8000220 <memchr>
 8014c10:	b140      	cbz	r0, 8014c24 <_vfiprintf_r+0x170>
 8014c12:	2340      	movs	r3, #64	; 0x40
 8014c14:	1b40      	subs	r0, r0, r5
 8014c16:	fa03 f000 	lsl.w	r0, r3, r0
 8014c1a:	9b04      	ldr	r3, [sp, #16]
 8014c1c:	4303      	orrs	r3, r0
 8014c1e:	f108 0801 	add.w	r8, r8, #1
 8014c22:	9304      	str	r3, [sp, #16]
 8014c24:	f898 1000 	ldrb.w	r1, [r8]
 8014c28:	482a      	ldr	r0, [pc, #168]	; (8014cd4 <_vfiprintf_r+0x220>)
 8014c2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014c2e:	2206      	movs	r2, #6
 8014c30:	f108 0701 	add.w	r7, r8, #1
 8014c34:	f7eb faf4 	bl	8000220 <memchr>
 8014c38:	2800      	cmp	r0, #0
 8014c3a:	d037      	beq.n	8014cac <_vfiprintf_r+0x1f8>
 8014c3c:	4b26      	ldr	r3, [pc, #152]	; (8014cd8 <_vfiprintf_r+0x224>)
 8014c3e:	bb1b      	cbnz	r3, 8014c88 <_vfiprintf_r+0x1d4>
 8014c40:	9b03      	ldr	r3, [sp, #12]
 8014c42:	3307      	adds	r3, #7
 8014c44:	f023 0307 	bic.w	r3, r3, #7
 8014c48:	3308      	adds	r3, #8
 8014c4a:	9303      	str	r3, [sp, #12]
 8014c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c4e:	444b      	add	r3, r9
 8014c50:	9309      	str	r3, [sp, #36]	; 0x24
 8014c52:	e750      	b.n	8014af6 <_vfiprintf_r+0x42>
 8014c54:	fb05 3202 	mla	r2, r5, r2, r3
 8014c58:	2001      	movs	r0, #1
 8014c5a:	4688      	mov	r8, r1
 8014c5c:	e78a      	b.n	8014b74 <_vfiprintf_r+0xc0>
 8014c5e:	2300      	movs	r3, #0
 8014c60:	f108 0801 	add.w	r8, r8, #1
 8014c64:	9305      	str	r3, [sp, #20]
 8014c66:	4619      	mov	r1, r3
 8014c68:	250a      	movs	r5, #10
 8014c6a:	4640      	mov	r0, r8
 8014c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c70:	3a30      	subs	r2, #48	; 0x30
 8014c72:	2a09      	cmp	r2, #9
 8014c74:	d903      	bls.n	8014c7e <_vfiprintf_r+0x1ca>
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d0c3      	beq.n	8014c02 <_vfiprintf_r+0x14e>
 8014c7a:	9105      	str	r1, [sp, #20]
 8014c7c:	e7c1      	b.n	8014c02 <_vfiprintf_r+0x14e>
 8014c7e:	fb05 2101 	mla	r1, r5, r1, r2
 8014c82:	2301      	movs	r3, #1
 8014c84:	4680      	mov	r8, r0
 8014c86:	e7f0      	b.n	8014c6a <_vfiprintf_r+0x1b6>
 8014c88:	ab03      	add	r3, sp, #12
 8014c8a:	9300      	str	r3, [sp, #0]
 8014c8c:	4622      	mov	r2, r4
 8014c8e:	4b13      	ldr	r3, [pc, #76]	; (8014cdc <_vfiprintf_r+0x228>)
 8014c90:	a904      	add	r1, sp, #16
 8014c92:	4630      	mov	r0, r6
 8014c94:	f3af 8000 	nop.w
 8014c98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014c9c:	4681      	mov	r9, r0
 8014c9e:	d1d5      	bne.n	8014c4c <_vfiprintf_r+0x198>
 8014ca0:	89a3      	ldrh	r3, [r4, #12]
 8014ca2:	065b      	lsls	r3, r3, #25
 8014ca4:	f53f af7e 	bmi.w	8014ba4 <_vfiprintf_r+0xf0>
 8014ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014caa:	e77d      	b.n	8014ba8 <_vfiprintf_r+0xf4>
 8014cac:	ab03      	add	r3, sp, #12
 8014cae:	9300      	str	r3, [sp, #0]
 8014cb0:	4622      	mov	r2, r4
 8014cb2:	4b0a      	ldr	r3, [pc, #40]	; (8014cdc <_vfiprintf_r+0x228>)
 8014cb4:	a904      	add	r1, sp, #16
 8014cb6:	4630      	mov	r0, r6
 8014cb8:	f000 f888 	bl	8014dcc <_printf_i>
 8014cbc:	e7ec      	b.n	8014c98 <_vfiprintf_r+0x1e4>
 8014cbe:	bf00      	nop
 8014cc0:	080160ac 	.word	0x080160ac
 8014cc4:	080160f0 	.word	0x080160f0
 8014cc8:	080160cc 	.word	0x080160cc
 8014ccc:	0801608c 	.word	0x0801608c
 8014cd0:	080160f6 	.word	0x080160f6
 8014cd4:	080160fa 	.word	0x080160fa
 8014cd8:	00000000 	.word	0x00000000
 8014cdc:	08014a8f 	.word	0x08014a8f

08014ce0 <_printf_common>:
 8014ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ce4:	4691      	mov	r9, r2
 8014ce6:	461f      	mov	r7, r3
 8014ce8:	688a      	ldr	r2, [r1, #8]
 8014cea:	690b      	ldr	r3, [r1, #16]
 8014cec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014cf0:	4293      	cmp	r3, r2
 8014cf2:	bfb8      	it	lt
 8014cf4:	4613      	movlt	r3, r2
 8014cf6:	f8c9 3000 	str.w	r3, [r9]
 8014cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014cfe:	4606      	mov	r6, r0
 8014d00:	460c      	mov	r4, r1
 8014d02:	b112      	cbz	r2, 8014d0a <_printf_common+0x2a>
 8014d04:	3301      	adds	r3, #1
 8014d06:	f8c9 3000 	str.w	r3, [r9]
 8014d0a:	6823      	ldr	r3, [r4, #0]
 8014d0c:	0699      	lsls	r1, r3, #26
 8014d0e:	bf42      	ittt	mi
 8014d10:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014d14:	3302      	addmi	r3, #2
 8014d16:	f8c9 3000 	strmi.w	r3, [r9]
 8014d1a:	6825      	ldr	r5, [r4, #0]
 8014d1c:	f015 0506 	ands.w	r5, r5, #6
 8014d20:	d107      	bne.n	8014d32 <_printf_common+0x52>
 8014d22:	f104 0a19 	add.w	sl, r4, #25
 8014d26:	68e3      	ldr	r3, [r4, #12]
 8014d28:	f8d9 2000 	ldr.w	r2, [r9]
 8014d2c:	1a9b      	subs	r3, r3, r2
 8014d2e:	42ab      	cmp	r3, r5
 8014d30:	dc28      	bgt.n	8014d84 <_printf_common+0xa4>
 8014d32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014d36:	6822      	ldr	r2, [r4, #0]
 8014d38:	3300      	adds	r3, #0
 8014d3a:	bf18      	it	ne
 8014d3c:	2301      	movne	r3, #1
 8014d3e:	0692      	lsls	r2, r2, #26
 8014d40:	d42d      	bmi.n	8014d9e <_printf_common+0xbe>
 8014d42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014d46:	4639      	mov	r1, r7
 8014d48:	4630      	mov	r0, r6
 8014d4a:	47c0      	blx	r8
 8014d4c:	3001      	adds	r0, #1
 8014d4e:	d020      	beq.n	8014d92 <_printf_common+0xb2>
 8014d50:	6823      	ldr	r3, [r4, #0]
 8014d52:	68e5      	ldr	r5, [r4, #12]
 8014d54:	f8d9 2000 	ldr.w	r2, [r9]
 8014d58:	f003 0306 	and.w	r3, r3, #6
 8014d5c:	2b04      	cmp	r3, #4
 8014d5e:	bf08      	it	eq
 8014d60:	1aad      	subeq	r5, r5, r2
 8014d62:	68a3      	ldr	r3, [r4, #8]
 8014d64:	6922      	ldr	r2, [r4, #16]
 8014d66:	bf0c      	ite	eq
 8014d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014d6c:	2500      	movne	r5, #0
 8014d6e:	4293      	cmp	r3, r2
 8014d70:	bfc4      	itt	gt
 8014d72:	1a9b      	subgt	r3, r3, r2
 8014d74:	18ed      	addgt	r5, r5, r3
 8014d76:	f04f 0900 	mov.w	r9, #0
 8014d7a:	341a      	adds	r4, #26
 8014d7c:	454d      	cmp	r5, r9
 8014d7e:	d11a      	bne.n	8014db6 <_printf_common+0xd6>
 8014d80:	2000      	movs	r0, #0
 8014d82:	e008      	b.n	8014d96 <_printf_common+0xb6>
 8014d84:	2301      	movs	r3, #1
 8014d86:	4652      	mov	r2, sl
 8014d88:	4639      	mov	r1, r7
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	47c0      	blx	r8
 8014d8e:	3001      	adds	r0, #1
 8014d90:	d103      	bne.n	8014d9a <_printf_common+0xba>
 8014d92:	f04f 30ff 	mov.w	r0, #4294967295
 8014d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d9a:	3501      	adds	r5, #1
 8014d9c:	e7c3      	b.n	8014d26 <_printf_common+0x46>
 8014d9e:	18e1      	adds	r1, r4, r3
 8014da0:	1c5a      	adds	r2, r3, #1
 8014da2:	2030      	movs	r0, #48	; 0x30
 8014da4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014da8:	4422      	add	r2, r4
 8014daa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014dae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014db2:	3302      	adds	r3, #2
 8014db4:	e7c5      	b.n	8014d42 <_printf_common+0x62>
 8014db6:	2301      	movs	r3, #1
 8014db8:	4622      	mov	r2, r4
 8014dba:	4639      	mov	r1, r7
 8014dbc:	4630      	mov	r0, r6
 8014dbe:	47c0      	blx	r8
 8014dc0:	3001      	adds	r0, #1
 8014dc2:	d0e6      	beq.n	8014d92 <_printf_common+0xb2>
 8014dc4:	f109 0901 	add.w	r9, r9, #1
 8014dc8:	e7d8      	b.n	8014d7c <_printf_common+0x9c>
	...

08014dcc <_printf_i>:
 8014dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014dd0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014dd4:	460c      	mov	r4, r1
 8014dd6:	7e09      	ldrb	r1, [r1, #24]
 8014dd8:	b085      	sub	sp, #20
 8014dda:	296e      	cmp	r1, #110	; 0x6e
 8014ddc:	4617      	mov	r7, r2
 8014dde:	4606      	mov	r6, r0
 8014de0:	4698      	mov	r8, r3
 8014de2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014de4:	f000 80b3 	beq.w	8014f4e <_printf_i+0x182>
 8014de8:	d822      	bhi.n	8014e30 <_printf_i+0x64>
 8014dea:	2963      	cmp	r1, #99	; 0x63
 8014dec:	d036      	beq.n	8014e5c <_printf_i+0x90>
 8014dee:	d80a      	bhi.n	8014e06 <_printf_i+0x3a>
 8014df0:	2900      	cmp	r1, #0
 8014df2:	f000 80b9 	beq.w	8014f68 <_printf_i+0x19c>
 8014df6:	2958      	cmp	r1, #88	; 0x58
 8014df8:	f000 8083 	beq.w	8014f02 <_printf_i+0x136>
 8014dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014e00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014e04:	e032      	b.n	8014e6c <_printf_i+0xa0>
 8014e06:	2964      	cmp	r1, #100	; 0x64
 8014e08:	d001      	beq.n	8014e0e <_printf_i+0x42>
 8014e0a:	2969      	cmp	r1, #105	; 0x69
 8014e0c:	d1f6      	bne.n	8014dfc <_printf_i+0x30>
 8014e0e:	6820      	ldr	r0, [r4, #0]
 8014e10:	6813      	ldr	r3, [r2, #0]
 8014e12:	0605      	lsls	r5, r0, #24
 8014e14:	f103 0104 	add.w	r1, r3, #4
 8014e18:	d52a      	bpl.n	8014e70 <_printf_i+0xa4>
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	6011      	str	r1, [r2, #0]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	da03      	bge.n	8014e2a <_printf_i+0x5e>
 8014e22:	222d      	movs	r2, #45	; 0x2d
 8014e24:	425b      	negs	r3, r3
 8014e26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014e2a:	486f      	ldr	r0, [pc, #444]	; (8014fe8 <_printf_i+0x21c>)
 8014e2c:	220a      	movs	r2, #10
 8014e2e:	e039      	b.n	8014ea4 <_printf_i+0xd8>
 8014e30:	2973      	cmp	r1, #115	; 0x73
 8014e32:	f000 809d 	beq.w	8014f70 <_printf_i+0x1a4>
 8014e36:	d808      	bhi.n	8014e4a <_printf_i+0x7e>
 8014e38:	296f      	cmp	r1, #111	; 0x6f
 8014e3a:	d020      	beq.n	8014e7e <_printf_i+0xb2>
 8014e3c:	2970      	cmp	r1, #112	; 0x70
 8014e3e:	d1dd      	bne.n	8014dfc <_printf_i+0x30>
 8014e40:	6823      	ldr	r3, [r4, #0]
 8014e42:	f043 0320 	orr.w	r3, r3, #32
 8014e46:	6023      	str	r3, [r4, #0]
 8014e48:	e003      	b.n	8014e52 <_printf_i+0x86>
 8014e4a:	2975      	cmp	r1, #117	; 0x75
 8014e4c:	d017      	beq.n	8014e7e <_printf_i+0xb2>
 8014e4e:	2978      	cmp	r1, #120	; 0x78
 8014e50:	d1d4      	bne.n	8014dfc <_printf_i+0x30>
 8014e52:	2378      	movs	r3, #120	; 0x78
 8014e54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014e58:	4864      	ldr	r0, [pc, #400]	; (8014fec <_printf_i+0x220>)
 8014e5a:	e055      	b.n	8014f08 <_printf_i+0x13c>
 8014e5c:	6813      	ldr	r3, [r2, #0]
 8014e5e:	1d19      	adds	r1, r3, #4
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	6011      	str	r1, [r2, #0]
 8014e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014e6c:	2301      	movs	r3, #1
 8014e6e:	e08c      	b.n	8014f8a <_printf_i+0x1be>
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	6011      	str	r1, [r2, #0]
 8014e74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014e78:	bf18      	it	ne
 8014e7a:	b21b      	sxthne	r3, r3
 8014e7c:	e7cf      	b.n	8014e1e <_printf_i+0x52>
 8014e7e:	6813      	ldr	r3, [r2, #0]
 8014e80:	6825      	ldr	r5, [r4, #0]
 8014e82:	1d18      	adds	r0, r3, #4
 8014e84:	6010      	str	r0, [r2, #0]
 8014e86:	0628      	lsls	r0, r5, #24
 8014e88:	d501      	bpl.n	8014e8e <_printf_i+0xc2>
 8014e8a:	681b      	ldr	r3, [r3, #0]
 8014e8c:	e002      	b.n	8014e94 <_printf_i+0xc8>
 8014e8e:	0668      	lsls	r0, r5, #25
 8014e90:	d5fb      	bpl.n	8014e8a <_printf_i+0xbe>
 8014e92:	881b      	ldrh	r3, [r3, #0]
 8014e94:	4854      	ldr	r0, [pc, #336]	; (8014fe8 <_printf_i+0x21c>)
 8014e96:	296f      	cmp	r1, #111	; 0x6f
 8014e98:	bf14      	ite	ne
 8014e9a:	220a      	movne	r2, #10
 8014e9c:	2208      	moveq	r2, #8
 8014e9e:	2100      	movs	r1, #0
 8014ea0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014ea4:	6865      	ldr	r5, [r4, #4]
 8014ea6:	60a5      	str	r5, [r4, #8]
 8014ea8:	2d00      	cmp	r5, #0
 8014eaa:	f2c0 8095 	blt.w	8014fd8 <_printf_i+0x20c>
 8014eae:	6821      	ldr	r1, [r4, #0]
 8014eb0:	f021 0104 	bic.w	r1, r1, #4
 8014eb4:	6021      	str	r1, [r4, #0]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d13d      	bne.n	8014f36 <_printf_i+0x16a>
 8014eba:	2d00      	cmp	r5, #0
 8014ebc:	f040 808e 	bne.w	8014fdc <_printf_i+0x210>
 8014ec0:	4665      	mov	r5, ip
 8014ec2:	2a08      	cmp	r2, #8
 8014ec4:	d10b      	bne.n	8014ede <_printf_i+0x112>
 8014ec6:	6823      	ldr	r3, [r4, #0]
 8014ec8:	07db      	lsls	r3, r3, #31
 8014eca:	d508      	bpl.n	8014ede <_printf_i+0x112>
 8014ecc:	6923      	ldr	r3, [r4, #16]
 8014ece:	6862      	ldr	r2, [r4, #4]
 8014ed0:	429a      	cmp	r2, r3
 8014ed2:	bfde      	ittt	le
 8014ed4:	2330      	movle	r3, #48	; 0x30
 8014ed6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014eda:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014ede:	ebac 0305 	sub.w	r3, ip, r5
 8014ee2:	6123      	str	r3, [r4, #16]
 8014ee4:	f8cd 8000 	str.w	r8, [sp]
 8014ee8:	463b      	mov	r3, r7
 8014eea:	aa03      	add	r2, sp, #12
 8014eec:	4621      	mov	r1, r4
 8014eee:	4630      	mov	r0, r6
 8014ef0:	f7ff fef6 	bl	8014ce0 <_printf_common>
 8014ef4:	3001      	adds	r0, #1
 8014ef6:	d14d      	bne.n	8014f94 <_printf_i+0x1c8>
 8014ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8014efc:	b005      	add	sp, #20
 8014efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f02:	4839      	ldr	r0, [pc, #228]	; (8014fe8 <_printf_i+0x21c>)
 8014f04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014f08:	6813      	ldr	r3, [r2, #0]
 8014f0a:	6821      	ldr	r1, [r4, #0]
 8014f0c:	1d1d      	adds	r5, r3, #4
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	6015      	str	r5, [r2, #0]
 8014f12:	060a      	lsls	r2, r1, #24
 8014f14:	d50b      	bpl.n	8014f2e <_printf_i+0x162>
 8014f16:	07ca      	lsls	r2, r1, #31
 8014f18:	bf44      	itt	mi
 8014f1a:	f041 0120 	orrmi.w	r1, r1, #32
 8014f1e:	6021      	strmi	r1, [r4, #0]
 8014f20:	b91b      	cbnz	r3, 8014f2a <_printf_i+0x15e>
 8014f22:	6822      	ldr	r2, [r4, #0]
 8014f24:	f022 0220 	bic.w	r2, r2, #32
 8014f28:	6022      	str	r2, [r4, #0]
 8014f2a:	2210      	movs	r2, #16
 8014f2c:	e7b7      	b.n	8014e9e <_printf_i+0xd2>
 8014f2e:	064d      	lsls	r5, r1, #25
 8014f30:	bf48      	it	mi
 8014f32:	b29b      	uxthmi	r3, r3
 8014f34:	e7ef      	b.n	8014f16 <_printf_i+0x14a>
 8014f36:	4665      	mov	r5, ip
 8014f38:	fbb3 f1f2 	udiv	r1, r3, r2
 8014f3c:	fb02 3311 	mls	r3, r2, r1, r3
 8014f40:	5cc3      	ldrb	r3, [r0, r3]
 8014f42:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014f46:	460b      	mov	r3, r1
 8014f48:	2900      	cmp	r1, #0
 8014f4a:	d1f5      	bne.n	8014f38 <_printf_i+0x16c>
 8014f4c:	e7b9      	b.n	8014ec2 <_printf_i+0xf6>
 8014f4e:	6813      	ldr	r3, [r2, #0]
 8014f50:	6825      	ldr	r5, [r4, #0]
 8014f52:	6961      	ldr	r1, [r4, #20]
 8014f54:	1d18      	adds	r0, r3, #4
 8014f56:	6010      	str	r0, [r2, #0]
 8014f58:	0628      	lsls	r0, r5, #24
 8014f5a:	681b      	ldr	r3, [r3, #0]
 8014f5c:	d501      	bpl.n	8014f62 <_printf_i+0x196>
 8014f5e:	6019      	str	r1, [r3, #0]
 8014f60:	e002      	b.n	8014f68 <_printf_i+0x19c>
 8014f62:	066a      	lsls	r2, r5, #25
 8014f64:	d5fb      	bpl.n	8014f5e <_printf_i+0x192>
 8014f66:	8019      	strh	r1, [r3, #0]
 8014f68:	2300      	movs	r3, #0
 8014f6a:	6123      	str	r3, [r4, #16]
 8014f6c:	4665      	mov	r5, ip
 8014f6e:	e7b9      	b.n	8014ee4 <_printf_i+0x118>
 8014f70:	6813      	ldr	r3, [r2, #0]
 8014f72:	1d19      	adds	r1, r3, #4
 8014f74:	6011      	str	r1, [r2, #0]
 8014f76:	681d      	ldr	r5, [r3, #0]
 8014f78:	6862      	ldr	r2, [r4, #4]
 8014f7a:	2100      	movs	r1, #0
 8014f7c:	4628      	mov	r0, r5
 8014f7e:	f7eb f94f 	bl	8000220 <memchr>
 8014f82:	b108      	cbz	r0, 8014f88 <_printf_i+0x1bc>
 8014f84:	1b40      	subs	r0, r0, r5
 8014f86:	6060      	str	r0, [r4, #4]
 8014f88:	6863      	ldr	r3, [r4, #4]
 8014f8a:	6123      	str	r3, [r4, #16]
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014f92:	e7a7      	b.n	8014ee4 <_printf_i+0x118>
 8014f94:	6923      	ldr	r3, [r4, #16]
 8014f96:	462a      	mov	r2, r5
 8014f98:	4639      	mov	r1, r7
 8014f9a:	4630      	mov	r0, r6
 8014f9c:	47c0      	blx	r8
 8014f9e:	3001      	adds	r0, #1
 8014fa0:	d0aa      	beq.n	8014ef8 <_printf_i+0x12c>
 8014fa2:	6823      	ldr	r3, [r4, #0]
 8014fa4:	079b      	lsls	r3, r3, #30
 8014fa6:	d413      	bmi.n	8014fd0 <_printf_i+0x204>
 8014fa8:	68e0      	ldr	r0, [r4, #12]
 8014faa:	9b03      	ldr	r3, [sp, #12]
 8014fac:	4298      	cmp	r0, r3
 8014fae:	bfb8      	it	lt
 8014fb0:	4618      	movlt	r0, r3
 8014fb2:	e7a3      	b.n	8014efc <_printf_i+0x130>
 8014fb4:	2301      	movs	r3, #1
 8014fb6:	464a      	mov	r2, r9
 8014fb8:	4639      	mov	r1, r7
 8014fba:	4630      	mov	r0, r6
 8014fbc:	47c0      	blx	r8
 8014fbe:	3001      	adds	r0, #1
 8014fc0:	d09a      	beq.n	8014ef8 <_printf_i+0x12c>
 8014fc2:	3501      	adds	r5, #1
 8014fc4:	68e3      	ldr	r3, [r4, #12]
 8014fc6:	9a03      	ldr	r2, [sp, #12]
 8014fc8:	1a9b      	subs	r3, r3, r2
 8014fca:	42ab      	cmp	r3, r5
 8014fcc:	dcf2      	bgt.n	8014fb4 <_printf_i+0x1e8>
 8014fce:	e7eb      	b.n	8014fa8 <_printf_i+0x1dc>
 8014fd0:	2500      	movs	r5, #0
 8014fd2:	f104 0919 	add.w	r9, r4, #25
 8014fd6:	e7f5      	b.n	8014fc4 <_printf_i+0x1f8>
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d1ac      	bne.n	8014f36 <_printf_i+0x16a>
 8014fdc:	7803      	ldrb	r3, [r0, #0]
 8014fde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014fe2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014fe6:	e76c      	b.n	8014ec2 <_printf_i+0xf6>
 8014fe8:	08016101 	.word	0x08016101
 8014fec:	08016112 	.word	0x08016112

08014ff0 <_putc_r>:
 8014ff0:	b570      	push	{r4, r5, r6, lr}
 8014ff2:	460d      	mov	r5, r1
 8014ff4:	4614      	mov	r4, r2
 8014ff6:	4606      	mov	r6, r0
 8014ff8:	b118      	cbz	r0, 8015002 <_putc_r+0x12>
 8014ffa:	6983      	ldr	r3, [r0, #24]
 8014ffc:	b90b      	cbnz	r3, 8015002 <_putc_r+0x12>
 8014ffe:	f7ff f827 	bl	8014050 <__sinit>
 8015002:	4b13      	ldr	r3, [pc, #76]	; (8015050 <_putc_r+0x60>)
 8015004:	429c      	cmp	r4, r3
 8015006:	d112      	bne.n	801502e <_putc_r+0x3e>
 8015008:	6874      	ldr	r4, [r6, #4]
 801500a:	68a3      	ldr	r3, [r4, #8]
 801500c:	3b01      	subs	r3, #1
 801500e:	2b00      	cmp	r3, #0
 8015010:	60a3      	str	r3, [r4, #8]
 8015012:	da16      	bge.n	8015042 <_putc_r+0x52>
 8015014:	69a2      	ldr	r2, [r4, #24]
 8015016:	4293      	cmp	r3, r2
 8015018:	db02      	blt.n	8015020 <_putc_r+0x30>
 801501a:	b2eb      	uxtb	r3, r5
 801501c:	2b0a      	cmp	r3, #10
 801501e:	d110      	bne.n	8015042 <_putc_r+0x52>
 8015020:	4622      	mov	r2, r4
 8015022:	4629      	mov	r1, r5
 8015024:	4630      	mov	r0, r6
 8015026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801502a:	f7ff bbbf 	b.w	80147ac <__swbuf_r>
 801502e:	4b09      	ldr	r3, [pc, #36]	; (8015054 <_putc_r+0x64>)
 8015030:	429c      	cmp	r4, r3
 8015032:	d101      	bne.n	8015038 <_putc_r+0x48>
 8015034:	68b4      	ldr	r4, [r6, #8]
 8015036:	e7e8      	b.n	801500a <_putc_r+0x1a>
 8015038:	4b07      	ldr	r3, [pc, #28]	; (8015058 <_putc_r+0x68>)
 801503a:	429c      	cmp	r4, r3
 801503c:	bf08      	it	eq
 801503e:	68f4      	ldreq	r4, [r6, #12]
 8015040:	e7e3      	b.n	801500a <_putc_r+0x1a>
 8015042:	6823      	ldr	r3, [r4, #0]
 8015044:	1c5a      	adds	r2, r3, #1
 8015046:	6022      	str	r2, [r4, #0]
 8015048:	701d      	strb	r5, [r3, #0]
 801504a:	b2e8      	uxtb	r0, r5
 801504c:	bd70      	pop	{r4, r5, r6, pc}
 801504e:	bf00      	nop
 8015050:	080160ac 	.word	0x080160ac
 8015054:	080160cc 	.word	0x080160cc
 8015058:	0801608c 	.word	0x0801608c

0801505c <_read_r>:
 801505c:	b538      	push	{r3, r4, r5, lr}
 801505e:	4c07      	ldr	r4, [pc, #28]	; (801507c <_read_r+0x20>)
 8015060:	4605      	mov	r5, r0
 8015062:	4608      	mov	r0, r1
 8015064:	4611      	mov	r1, r2
 8015066:	2200      	movs	r2, #0
 8015068:	6022      	str	r2, [r4, #0]
 801506a:	461a      	mov	r2, r3
 801506c:	f7f8 fa7e 	bl	800d56c <_read>
 8015070:	1c43      	adds	r3, r0, #1
 8015072:	d102      	bne.n	801507a <_read_r+0x1e>
 8015074:	6823      	ldr	r3, [r4, #0]
 8015076:	b103      	cbz	r3, 801507a <_read_r+0x1e>
 8015078:	602b      	str	r3, [r5, #0]
 801507a:	bd38      	pop	{r3, r4, r5, pc}
 801507c:	20000f10 	.word	0x20000f10

08015080 <_fstat_r>:
 8015080:	b538      	push	{r3, r4, r5, lr}
 8015082:	4c07      	ldr	r4, [pc, #28]	; (80150a0 <_fstat_r+0x20>)
 8015084:	2300      	movs	r3, #0
 8015086:	4605      	mov	r5, r0
 8015088:	4608      	mov	r0, r1
 801508a:	4611      	mov	r1, r2
 801508c:	6023      	str	r3, [r4, #0]
 801508e:	f7f8 fab2 	bl	800d5f6 <_fstat>
 8015092:	1c43      	adds	r3, r0, #1
 8015094:	d102      	bne.n	801509c <_fstat_r+0x1c>
 8015096:	6823      	ldr	r3, [r4, #0]
 8015098:	b103      	cbz	r3, 801509c <_fstat_r+0x1c>
 801509a:	602b      	str	r3, [r5, #0]
 801509c:	bd38      	pop	{r3, r4, r5, pc}
 801509e:	bf00      	nop
 80150a0:	20000f10 	.word	0x20000f10

080150a4 <_isatty_r>:
 80150a4:	b538      	push	{r3, r4, r5, lr}
 80150a6:	4c06      	ldr	r4, [pc, #24]	; (80150c0 <_isatty_r+0x1c>)
 80150a8:	2300      	movs	r3, #0
 80150aa:	4605      	mov	r5, r0
 80150ac:	4608      	mov	r0, r1
 80150ae:	6023      	str	r3, [r4, #0]
 80150b0:	f7f8 fab1 	bl	800d616 <_isatty>
 80150b4:	1c43      	adds	r3, r0, #1
 80150b6:	d102      	bne.n	80150be <_isatty_r+0x1a>
 80150b8:	6823      	ldr	r3, [r4, #0]
 80150ba:	b103      	cbz	r3, 80150be <_isatty_r+0x1a>
 80150bc:	602b      	str	r3, [r5, #0]
 80150be:	bd38      	pop	{r3, r4, r5, pc}
 80150c0:	20000f10 	.word	0x20000f10

080150c4 <_init>:
 80150c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150c6:	bf00      	nop
 80150c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150ca:	bc08      	pop	{r3}
 80150cc:	469e      	mov	lr, r3
 80150ce:	4770      	bx	lr

080150d0 <_fini>:
 80150d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150d2:	bf00      	nop
 80150d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150d6:	bc08      	pop	{r3}
 80150d8:	469e      	mov	lr, r3
 80150da:	4770      	bx	lr
