#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 13:56:10 2022
# Process ID: 111319
# Current directory: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0
# Command line: vivado -mode batch -source tcl/synth.tcl
# Log file: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/vivado.log
# Journal file: /ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/vivado.jou
#-----------------------------------------------------------
source tcl/synth.tcl
# set design CGRA
# set top rtl_kernel_wizard_0
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.00
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 2397.043 ; gain = 2.023 ; free physical = 20052 ; free virtual = 154556
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating CGRA"
Creating CGRA
# read_verilog "hdl/rtl_kernel_wizard_0.v"
# read_verilog -sv "hdl/rtl_kernel_wizard_0_tb.sv"
# read_verilog -sv "hdl/rtl_kernel_wizard_0_example_vadd_axis.sv"
# read_verilog -sv "hdl/rtl_kernel_wizard_0_example.sv"
# read_verilog -sv "hdl/rtl_kernel_wizard_0_example_number_generator.sv"
# read_verilog -sv "hdl/rtl_kernel_wizard_0_example_counter.sv"
# read_verilog "hdl/rtl_kernel_wizard_0_example_adder.v"
# read_verilog "hdl/rtl_kernel_wizard_0_control_s_axi.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
update_compile_order: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2397.047 ; gain = 0.000 ; free physical = 20047 ; free virtual = 154551
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/hdl/rtl_kernel_wizard_0_tb.sv'.
INFO: [IP_Flow 19-5654] Module 'rtl_kernel_wizard_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis00' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis01' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'.
WARNING: [IP_Flow 19-3158] Bus Interface 'axis00': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'axis01': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:03 ; elapsed = 00:02:12 . Memory (MB): peak = 2431.031 ; gain = 0.008 ; free physical = 20023 ; free virtual = 154527
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/G-FPin_HW/NetFPGA-PLUS/hw/lib/std/CGRA_v1_0_0/ip_proj'.)
update_ip_catalog: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:11 . Memory (MB): peak = 2431.031 ; gain = 0.000 ; free physical = 20035 ; free virtual = 154540
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_S_AXI_CONTROL_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_CONTROL_ADDR_WIDTH]
# set_property display_name {C_S_AXI_CONTROL_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_CONTROL_ADDR_WIDTH]
# set_property value {12} [ipx::get_user_parameters C_S_AXI_CONTROL_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_CONTROL_ADDR_WIDTH]
# ipx::add_user_parameter {C_S_AXI_CONTROL_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_CONTROL_DATA_WIDTH]
# set_property display_name {C_S_AXI_CONTROL_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_CONTROL_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_CONTROL_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_CONTROL_DATA_WIDTH]
# ipx::add_user_parameter {C_M00_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M00_AXI_ADDR_WIDTH]
# set_property display_name {C_M00_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_M00_AXI_ADDR_WIDTH]
# set_property value {64} [ipx::get_user_parameters C_M00_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M00_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_M00_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M00_AXI_DATA_WIDTH]
# set_property display_name {C_M00_AXI_DATA_WIDTH} [ipx::get_user_parameters C_M00_AXI_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M00_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M00_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_AXIS00_TDATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_AXIS00_TDATA_WIDTH]
# set_property display_name {C_AXIS00_TDATA_WIDTH} [ipx::get_user_parameters C_AXIS00_TDATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_AXIS00_TDATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_AXIS00_TDATA_WIDTH]
# ipx::add_user_parameter {C_AXIS01_TDATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_AXIS01_TDATA_WIDTH]
# set_property display_name {C_AXIS01_TDATA_WIDTH} [ipx::get_user_parameters C_AXIS01_TDATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_AXIS01_TDATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_AXIS01_TDATA_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m00_axi -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axis00 -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axis01 -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/rtl_kernel_wizard_0_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis00' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis01' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm00_axi' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 14:02:35 2022...
