(edif shiyan_10
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 28 0 24 39)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure shiyan_10.ngc shiyan_10.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library shiyan_10_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell shiyan_10
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port j
              (direction INPUT)
            )
            (port k
              (direction INPUT)
            )
            (port q
              (direction OUTPUT)
            )
            (port qb
              (direction OUTPUT)
            )
            (designator "xc7a100t-3-fgg484")
            (property TYPE (string "shiyan_10") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "shiyan_10_shiyan_10") (owner "Xilinx"))
          )
          (contents
            (instance (rename q_renamed_0 "q")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance j_PWR_2_o_Mux_1_o1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___j_PWR_2_o_Mux_1_o1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance j_q_Mux_0_o1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___j_PWR_2_o_Mux_1_o1") (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename j_IBUF_renamed_1 "j_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename k_IBUF_renamed_2 "k_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_OBUF_renamed_3 "q_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename qb_OBUF_renamed_4 "qb_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance qb1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net j_IBUF
              (joined
                (portRef I1 (instanceRef j_PWR_2_o_Mux_1_o1))
                (portRef I0 (instanceRef j_q_Mux_0_o1))
                (portRef O (instanceRef j_IBUF_renamed_1))
              )
            )
            (net k_IBUF
              (joined
                (portRef I0 (instanceRef j_PWR_2_o_Mux_1_o1))
                (portRef I1 (instanceRef j_q_Mux_0_o1))
                (portRef O (instanceRef k_IBUF_renamed_2))
              )
            )
            (net j_PWR_2_o_Mux_1_o
              (joined
                (portRef G (instanceRef q_renamed_0))
                (portRef O (instanceRef j_PWR_2_o_Mux_1_o1))
              )
            )
            (net j_q_Mux_0_o
              (joined
                (portRef D (instanceRef q_renamed_0))
                (portRef O (instanceRef j_q_Mux_0_o1))
              )
            )
            (net q_OBUF
              (joined
                (portRef Q (instanceRef q_renamed_0))
                (portRef I2 (instanceRef j_q_Mux_0_o1))
                (portRef I (instanceRef q_OBUF_renamed_3))
                (portRef I (instanceRef qb1_INV_0))
              )
            )
            (net qb_OBUF
              (joined
                (portRef I (instanceRef qb_OBUF_renamed_4))
                (portRef O (instanceRef qb1_INV_0))
              )
            )
            (net j
              (joined
                (portRef j)
                (portRef I (instanceRef j_IBUF_renamed_1))
              )
            )
            (net k
              (joined
                (portRef k)
                (portRef I (instanceRef k_IBUF_renamed_2))
              )
            )
            (net q
              (joined
                (portRef q)
                (portRef O (instanceRef q_OBUF_renamed_3))
              )
            )
            (net qb
              (joined
                (portRef qb)
                (portRef O (instanceRef qb_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design shiyan_10
    (cellRef shiyan_10
      (libraryRef shiyan_10_lib)
    )
    (property PART (string "xc7a100t-3-fgg484") (owner "Xilinx"))
  )
)

