m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Thesis_Nexys_Video_2016_4/Simulation/modelsim
Eddr3_sim
Z1 w1541961308
Z2 DPx6 unisim 11 vcomponents 0 22 NRTYoc?Zl[1N<NMITF_Ah0
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim.vhd
Z6 Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim.vhd
l0
L1654
V_Y0n=IXD>P1QT0XMVN;n40
!s100 zKmYV2f8DVa0=Q;`SlEmB1
Z7 OP;C;10.4a;61
31
Z8 !s110 1541961791
!i10b 1
Z9 !s108 1541961790.000000
Z10 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim.vhd|srcs/DDR3_sim_wrapper.vhd|srcs/DDR3_sim_test.vhd|
Z11 !s107 srcs/DDR3_sim_test.vhd|srcs/DDR3_sim_wrapper.vhd|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim.vhd|
!i113 1
Z12 o-work xil_defaultlib -93 -O0
Z13 tExplicit 1
Astructure
Z14 DEx4 work 27 ddr3_sim_axi_mem_intercon_0 0 22 2QYc]RZ2@3gM25Sj@SdTj3
R2
R3
R4
DEx4 work 8 ddr3_sim 0 22 _Y0n=IXD>P1QT0XMVN;n40
l1999
L1667
VlmAiPDzE[A:3];L1X=8DN3
!s100 WLVhiC1X0S_MLY2f_W3o<2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vDDR3_sim_auto_pc_0
!s10a 1541961313
Z15 !s110 1541961720
!i10b 1
!s100 6`idD8d3mF=_Q^@572D6S2
I4;8Bk@i<i_@5`JniSj`I^0
Z16 VDg1SIo80bB@j0V0VzS_@n1
R0
w1541961313
8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_auto_pc_0.v
Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_auto_pc_0.v
Z17 L0 56
Z18 OP;L;10.4a;61
r1
!s85 0
31
Z19 !s108 1541961720.000000
Z20 !s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_auto_pc_0.v|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_xbar_0.v|
Z21 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-incr|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_xbar_0.v|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_auto_pc_0.v|
!s101 -O0
!i113 1
Z22 o-work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
Z23 !s92 -work xil_defaultlib +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a +incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d@d@r3_sim_auto_pc_0
Eddr3_sim_axi_bram_ctrl_0_0
Z24 w1541961311
Z25 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
Z26 DPx21 axi_bram_ctrl_v4_0_10 19 axi_bram_ctrl_funcs 0 22 2IGk[?8G?;FH[FJg`[cWL0
Z27 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DEx21 axi_bram_ctrl_v4_0_10 13 axi_bram_ctrl 0 22 6UTd2]Io<D1Zn>TQ[D_cG1
Z28 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R0
Z29 8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_axi_bram_ctrl_0_0.vhd
Z30 Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_axi_bram_ctrl_0_0.vhd
l0
L59
Vgzi>CKg_8jJnk1dIzDnJi3
!s100 B2ChVkajbDkVGiVeoJbQj0
R7
31
Z31 !s110 1541961785
!i10b 1
Z32 !s108 1541961785.000000
Z33 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_axi_bram_ctrl_0_0.vhd|
Z34 !s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_axi_bram_ctrl_0_0.vhd|
!i113 1
R12
R13
Addr3_sim_axi_bram_ctrl_0_0_arch
R25
R2
R26
R27
R28
R3
R4
DEx4 work 26 ddr3_sim_axi_bram_ctrl_0_0 0 22 gzi>CKg_8jJnk1dIzDnJi3
l248
L108
V=`li0c4M2=?;`oQaO27SI3
!s100 9<XZc<dj1ebolUAFJzNPh2
R7
31
R31
!i10b 1
R32
R33
R34
!i113 1
R12
R13
Eddr3_sim_axi_mem_intercon_0
R1
R2
R3
R4
R0
R5
R6
l0
L752
V2QYc]RZ2@3gM25Sj@SdTj3
!s100 DadFF4gFHiS6dFba5`?dY3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Astructure
Z35 DEx4 work 24 s00_couplers_imp_1yo0eup 0 22 LRzhlOaW=UI]Uj^6Y]Z@R1
Z36 DEx4 work 24 m01_couplers_imp_1slzfde 0 22 j9eFP`6NJ>b>LD1e1]RIH2
Z37 DEx4 work 23 m00_couplers_imp_23hto3 0 22 X8c6KM:nFVObdAio[<MC]2
R2
R3
R4
R14
l1181
L861
V`fOCHA1FORSf=VSI;g7Rm1
!s100 5<Q0ZX9S0f?HO1SJFM[bV1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vDDR3_sim_blk_mem_gen_0_0
!s10a 1541961311
!s110 1541961717
!i10b 1
!s100 4`0Jh5c:KK5E@1]lo0Q8O2
IF:Mck4FGRMo][=af371Vm0
R16
R0
R24
8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_blk_mem_gen_0_0.v
Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_blk_mem_gen_0_0.v
R17
R18
r1
!s85 0
31
!s108 1541961717.000000
!s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_blk_mem_gen_0_0.v|
!s90 -reportprogress|300|-work|xil_defaultlib|-64|-incr|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_blk_mem_gen_0_0.v|
!s101 -O0
!i113 1
R22
R23
n@d@d@r3_sim_blk_mem_gen_0_0
vDDR3_sim_clk_wiz_0_0
Z38 !s10a 1541961310
Z39 !s110 1541961715
!i10b 1
!s100 @^zUd7?T3Jn90DI_Wn<VI3
I?`n?f8z@aI]4eo@ME=IOe1
R16
R0
Z40 w1541961310
8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0.v
Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0.v
L0 70
R18
r1
!s85 0
31
Z41 !s108 1541961715.000000
Z42 !s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0.v|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0_clk_wiz.v|
Z43 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-incr|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a|+incdir+C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0_clk_wiz.v|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0.v|
!s101 -O0
!i113 1
R22
R23
n@d@d@r3_sim_clk_wiz_0_0
vDDR3_sim_clk_wiz_0_0_clk_wiz
R38
R39
!i10b 1
!s100 MgOajnGZ6@`B2IegZ]=Wh0
I]WLGMScWfNMI1l9zLh^^b2
R16
R0
R40
8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0_clk_wiz.v
Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_clk_wiz_0_0_clk_wiz.v
L0 68
R18
r1
!s85 0
31
R41
R42
R43
!s101 -O0
!i113 1
R22
R23
n@d@d@r3_sim_clk_wiz_0_0_clk_wiz
Eddr3_sim_memory_tester_0_0
R1
R28
R3
R4
R0
Z44 8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_memory_tester_0_0.vhd
Z45 Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_memory_tester_0_0.vhd
l0
L56
Vg^:Wb[WX_1LNC8bLlfmF<1
!s100 P97P72fmV?n01<7>]g14I1
R7
31
Z46 !s110 1541961784
!i10b 1
Z47 !s108 1541961784.000000
Z48 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_S00_AXI.vhd|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_M00_AXI.vhd|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0.vhd|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_memory_tester_0_0.vhd|
Z49 !s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_memory_tester_0_0.vhd|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0.vhd|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_M00_AXI.vhd|srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_S00_AXI.vhd|
!i113 1
R12
R13
Addr3_sim_memory_tester_0_0_arch
R28
R3
R4
DEx4 work 26 ddr3_sim_memory_tester_0_0 0 22 g^:Wb[WX_1LNC8bLlfmF<1
l348
L161
VTEnn1Xi;<HCSnff=KJB2c1
!s100 kLHE_^QNOCi`HF8DLGmOj3
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Eddr3_sim_rst_clk_wiz_0_100m_0
R24
R2
DEx22 proc_sys_reset_v5_0_10 14 proc_sys_reset 0 22 J;G0>_jXg6z;c7`:^h7Z60
R28
R3
R4
R0
Z50 8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_rst_clk_wiz_0_100M_0.vhd
Z51 Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_rst_clk_wiz_0_100M_0.vhd
l0
L59
VaU[jmhReVgQTKiRmnoTBO2
!s100 =>jG`GfHOf:6@MQn;Rf?n0
R7
31
Z52 !s110 1541961786
!i10b 1
Z53 !s108 1541961786.000000
Z54 !s90 -reportprogress|300|-work|xil_defaultlib|-64|-93|srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_rst_clk_wiz_0_100M_0.vhd|
Z55 !s107 srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_rst_clk_wiz_0_100M_0.vhd|
!i113 1
R12
R13
Addr3_sim_rst_clk_wiz_0_100m_0_arch
R2
R28
R3
R4
DEx4 work 29 ddr3_sim_rst_clk_wiz_0_100m_0 0 22 aU[jmhReVgQTKiRmnoTBO2
l112
L74
VdlogFQIIbfoa>^dcf@H[g3
!s100 m]l6W@7KT7VRGPI9ZPWk;2
R7
31
R52
!i10b 1
R53
R54
R55
!i113 1
R12
R13
Eddr3_sim_test
Z56 w1541925162
R28
R3
R4
R0
Z57 8srcs/DDR3_sim_test.vhd
Z58 Fsrcs/DDR3_sim_test.vhd
l0
L35
VLRVJH03GfZzKj56:?BjPT2
!s100 0XOBXFZB=G:YFYcl9LPS90
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Abehavioral
R28
R3
R4
DEx4 work 13 ddr3_sim_test 0 22 LRVJH03GfZzKj56:?BjPT2
l64
L39
V59:cVP>NYhRBY1WKhV@@e1
!s100 eao4LVjL<?JKVN:SIU`OA3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eddr3_sim_wrapper
R1
R2
R3
R4
R0
Z59 8srcs/DDR3_sim_wrapper.vhd
Z60 Fsrcs/DDR3_sim_wrapper.vhd
l0
L14
Vg2lO2Rk<9KMEH69j`jQLW0
!s100 4QkV8ASi9b?ICWZEX^7TJ3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Astructure
R2
R3
R4
DEx4 work 16 ddr3_sim_wrapper 0 22 g2lO2Rk<9KMEH69j`jQLW0
l32
L23
Vkn2aiDVH<F5GZ_TCa<>@Y1
!s100 H7l`;8[gQD?M_@S@oeX?>3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vDDR3_sim_xbar_0
!s10a 1541961312
R15
!i10b 1
!s100 T]Af>ANIRKHR8XfAXSCcX3
I41[S63[ToIoQc;o>TVCDV3
R16
R0
w1541961312
8srcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_xbar_0.v
Fsrcs/ip/DDR3_sim/xil_defaultlib/DDR3_sim_xbar_0.v
R17
R18
r1
!s85 0
31
R19
R20
R21
!s101 -O0
!i113 1
R22
R23
n@d@d@r3_sim_xbar_0
vglbl
R8
!i10b 1
!s100 g=dL3UKAkhNRkQ:7=fPzF1
Im58dX9J^G6na8;JP3mZkY3
R16
R0
w1485222234
8glbl.v
Fglbl.v
L0 6
R18
r1
!s85 0
31
!s108 1541961791.000000
!s107 glbl.v|
!s90 -reportprogress|300|-work|xil_defaultlib|glbl.v|
!s101 -O0
!i113 1
R22
Em00_couplers_imp_23hto3
R1
R2
R3
R4
R0
R5
R6
l0
L14
VX8c6KM:nFVObdAio[<MC]2
!s100 4RL0m0A;`CPSG6ZV=9Ef:1
R7
31
Z61 !s110 1541961790
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Astructure
R2
R3
R4
R37
l129
L93
V=iLRCSOdmWO2b9XDG?`@f1
!s100 b1<3MVK@Sj1^Cd6BKfg0c1
R7
31
R61
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Em01_couplers_imp_1slzfde
R1
R2
R3
R4
R0
R5
R6
l0
L205
Vj9eFP`6NJ>b>LD1e1]RIH2
!s100 >ilJ3WPgF4eZEciVgiM7M1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Astructure
R2
R3
R4
R36
l397
L272
VdPmMXT3C1[RHc2zAFllDz2
!s100 UkiHd[UYiJl@0Rb1X7OV?0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ememory_tester_v1_0
R1
R28
R3
R4
R0
Z62 8srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0.vhd
Z63 Fsrcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0.vhd
l0
L5
Vb2UoR5M0OL6e:Vg[c18TA0
!s100 i>0^UKQh]k4A4NJCjzOPe0
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Aarch_imp
R28
R3
R4
DEx4 work 18 memory_tester_v1_0 0 22 b2UoR5M0OL6e:Vg[c18TA0
l283
L147
VPSd<S8ibBa1U02aOV1DJ31
!s100 ogZhJV]FZHA]Z?_TLXcbE1
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Ememory_tester_v1_0_m00_axi
R1
R28
R3
R4
R0
Z64 8srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_M00_AXI.vhd
Z65 Fsrcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_M00_AXI.vhd
l0
L5
VRTnbVG12RclOcJWM0CA5A1
!s100 YmoWk0Ga[_=b;UHSf7A_D0
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Aimplementation
R28
R3
R4
DEx4 work 26 memory_tester_v1_0_m00_axi 0 22 RTnbVG12RclOcJWM0CA5A1
l245
L197
V[C>k8i^Yo;M0;[GY>S:V00
!s100 <afkW0`l9WJh_O_2a=zWG3
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Ememory_tester_v1_0_s00_axi
R1
R28
R3
R4
R0
Z66 8srcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_S00_AXI.vhd
Z67 Fsrcs/ip/DDR3_sim/xil_defaultlib/memory_tester_v1_0_S00_AXI.vhd
l0
L5
VVSYI`Be5cbEa2m7I3Jm`a0
!s100 ibbL=@>DnHA=dViQWJF351
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Aarch_imp
R28
R3
R4
DEx4 work 26 memory_tester_v1_0_s00_axi 0 22 VSYI`Be5cbEa2m7I3Jm`a0
l120
L86
V0FV4:j6cIoRb5loTVdnbT3
!s100 IdgGAlfmg`zX0bc]kIOBI3
R7
31
R46
!i10b 1
R47
R48
R49
!i113 1
R12
R13
Es00_couplers_imp_1yo0eup
R1
R2
R3
R4
R0
R5
R6
l0
L526
VLRzhlOaW=UI]Uj^6Y]Z@R1
!s100 V_dDjQZ1M4>IKZ4N`dDV`1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Astructure
R2
R3
R4
R35
l662
L619
VlIg=E0XoXM3LjjBlz2GhM3
!s100 S[K@noVkJ^TZAB8_:C@:[2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
