

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Thu Jan  2 19:12:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25289|  25289|  25289|  25289|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25288|  25288|      3161|          -|          -|     8|    no    |
        | + Loop 1.1  |     16|     16|         2|          1|          1|    16|    yes   |
        | + Loop 1.2  |   3139|   3139|         5|          1|          0|  3136|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    464|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        1|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    173|    -|
|Register         |        0|      -|    1114|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      3|    1127|    864|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_32_1_1_U52  |network_mux_164_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_9ns_5ns_9s_13_1_1_U53  |network_mac_muladd_9ns_5ns_9s_13_1_1  | i0 * i1 + i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        1|   0|   0|    0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        1|  13|   2|    0|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_815_p2        |     *    |      2|  0|  20|          16|          32|
    |add_ln24_fu_334_p2        |     +    |      0|  0|  13|          11|           8|
    |add_ln28_fu_388_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln31_fu_532_p2        |     +    |      0|  0|  12|          12|           1|
    |add_ln33_fu_686_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln39_8_fu_662_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln39_fu_520_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln47_1_fu_887_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln47_fu_722_p2        |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_845_p2          |     +    |      0|  0|  30|          23|          23|
    |i_fu_378_p2               |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_680_p2            |     +    |      0|  0|  15|           1|           5|
    |out_d_fu_346_p2           |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_538_p2           |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_630_p2           |     +    |      0|  0|  13|           1|           4|
    |sub_ln39_4_fu_582_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln39_fu_510_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_616_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_340_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_372_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_526_p2       |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln33_fu_544_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln36_4_fu_717_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln36_fu_610_p2       |   icmp   |      0|  0|  11|           5|           6|
    |or_ln36_fu_636_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_622_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln32_10_fu_588_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_11_fu_596_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_9_fu_820_p3   |  select  |      0|  0|  23|           1|          23|
    |select_ln32_fu_550_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_692_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln36_10_fu_642_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln36_11_fu_654_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_12_fu_668_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_fu_826_p3     |  select  |      0|  0|  23|           1|          23|
    |select_ln46_fu_869_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_604_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_863_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 464|         224|         300|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_323_p4   |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_302_p4  |   9|          2|    4|          8|
    |buffer_0_reg_309                  |   9|          2|   23|         46|
    |i_0_reg_254                       |   9|          2|    5|         10|
    |in_d_0_reg_319                    |   9|          2|    5|         10|
    |indvar_flatten18_reg_265          |   9|          2|   12|         24|
    |indvar_flatten_reg_287            |   9|          2|    9|         18|
    |out_d_0_reg_232                   |   9|          2|    4|          8|
    |out_h_0_reg_276                   |   9|          2|    4|          8|
    |out_w_0_reg_298                   |   9|          2|    4|          8|
    |phi_mul_reg_243                   |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 173|         37|   90|        187|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1011                  |  11|   0|   11|          0|
    |add_ln47_reg_1134                  |   9|   0|    9|          0|
    |and_ln32_reg_1083                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |buffer_0_reg_309                   |  23|   0|   23|          0|
    |i_0_reg_254                        |   5|   0|    5|          0|
    |icmp_ln31_reg_1064                 |   1|   0|    1|          0|
    |icmp_ln33_reg_1073                 |   1|   0|    1|          0|
    |icmp_ln36_4_reg_1130               |   1|   0|    1|          0|
    |in_d_0_reg_319                     |   5|   0|    5|          0|
    |in_d_reg_1114                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_265           |  12|   0|   12|          0|
    |indvar_flatten_reg_287             |   9|   0|    9|          0|
    |input_load_reg_1139                |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_176        |  32|   0|   32|          0|
    |kernel_buffer_15_45_fu_120         |  32|   0|   32|          0|
    |kernel_buffer_15_46_fu_124         |  32|   0|   32|          0|
    |kernel_buffer_15_47_fu_128         |  32|   0|   32|          0|
    |kernel_buffer_15_48_fu_132         |  32|   0|   32|          0|
    |kernel_buffer_15_49_fu_136         |  32|   0|   32|          0|
    |kernel_buffer_15_50_fu_140         |  32|   0|   32|          0|
    |kernel_buffer_15_51_fu_144         |  32|   0|   32|          0|
    |kernel_buffer_15_52_fu_148         |  32|   0|   32|          0|
    |kernel_buffer_15_53_fu_152         |  32|   0|   32|          0|
    |kernel_buffer_15_54_fu_156         |  32|   0|   32|          0|
    |kernel_buffer_15_55_fu_160         |  32|   0|   32|          0|
    |kernel_buffer_15_56_fu_164         |  32|   0|   32|          0|
    |kernel_buffer_15_57_fu_168         |  32|   0|   32|          0|
    |kernel_buffer_15_58_fu_172         |  32|   0|   32|          0|
    |kernel_buffer_15_fu_116            |  32|   0|   32|          0|
    |mul_ln39_reg_1149                  |  32|   0|   32|          0|
    |out_d_0_reg_232                    |   4|   0|    4|          0|
    |out_d_reg_1019                     |   4|   0|    4|          0|
    |out_h_0_reg_276                    |   4|   0|    4|          0|
    |out_w_0_reg_298                    |   4|   0|    4|          0|
    |phi_mul_reg_243                    |  11|   0|   11|          0|
    |select_ln32_10_reg_1078            |   8|   0|    9|          1|
    |select_ln36_10_reg_1093            |   5|   0|    5|          0|
    |select_ln36_11_reg_1098            |   4|   0|    4|          0|
    |select_ln36_12_reg_1104            |   9|   0|    9|          0|
    |sext_ln34_reg_1034                 |  23|   0|   23|          0|
    |shl_ln_reg_1041                    |   3|   0|    7|          4|
    |tmp_2_reg_1144                     |  32|   0|   32|          0|
    |trunc_ln28_1_reg_1060              |   4|   0|    4|          0|
    |trunc_ln28_reg_1029                |   3|   0|    3|          0|
    |trunc_ln39_reg_1109                |   4|   0|    4|          0|
    |trunc_ln39_reg_1109_pp1_iter1_reg  |   4|   0|    4|          0|
    |zext_ln24_reg_1006                 |  11|   0|   12|          1|
    |add_ln47_reg_1134                  |  64|  32|    9|          0|
    |and_ln32_reg_1083                  |  64|  32|    1|          0|
    |icmp_ln31_reg_1064                 |  64|  32|    1|          0|
    |icmp_ln33_reg_1073                 |  64|  32|    1|          0|
    |icmp_ln36_4_reg_1130               |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1114| 160|  813|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_45 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_46 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_47 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_48 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_49 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_50 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_51 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_52 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_53 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_54 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_55 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_56 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_57 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_buffer_15_58 = alloca i32"   --->   Operation 27 'alloca' 'kernel_buffer_15_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 28 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %phi_mul to i12" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 32 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 36 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 38 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 39 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 40 'load' 'SeparableConv2D_1_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 41 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 43 'load' 'SeparableConv2D_1_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i13 %SeparableConv2D_1_b_3 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 44 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln28, i4 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 47 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 48 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 49 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %shl_ln, %zext_ln28_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'getelementptr' 'SeparableConv2D_1_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'load' 'SeparableConv2D_1_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28_1, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 13)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 12)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 11)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 10)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 9)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 7)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 6)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 4)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 3)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 0)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'br' <Predicate = (!icmp_ln26 & trunc_ln28_1 == 15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str226)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 75 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 76 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i15 %SeparableConv2D_1_w_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_58" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (trunc_ln28_1 == 14)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_57" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'store' <Predicate = (trunc_ln28_1 == 13)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_56" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (trunc_ln28_1 == 12)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_55" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'store' <Predicate = (trunc_ln28_1 == 11)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_54" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 83 'store' <Predicate = (trunc_ln28_1 == 10)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_53" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'store' <Predicate = (trunc_ln28_1 == 9)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_52" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'store' <Predicate = (trunc_ln28_1 == 8)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_51" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'store' <Predicate = (trunc_ln28_1 == 7)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_50" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 87 'store' <Predicate = (trunc_ln28_1 == 6)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_49" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 88 'store' <Predicate = (trunc_ln28_1 == 5)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_48" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 89 'store' <Predicate = (trunc_ln28_1 == 4)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_47" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 90 'store' <Predicate = (trunc_ln28_1 == 3)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_46" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 91 'store' <Predicate = (trunc_ln28_1 == 2)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_45" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 92 'store' <Predicate = (trunc_ln28_1 == 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 93 'store' <Predicate = (trunc_ln28_1 == 0)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 94 'store' <Predicate = (trunc_ln28_1 == 15)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str226, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 95 'specregionend' 'empty_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 96 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 97 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.40>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i12 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 98 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 99 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 100 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %select_ln36_11, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 101 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 102 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 103 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 104 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 105 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i8 %shl_ln3 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 106 'zext' 'zext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln39_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 107 'bitconcatenate' 'shl_ln39_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i5 %shl_ln39_2 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 108 'zext' 'zext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.91ns)   --->   "%sub_ln39 = sub i9 %zext_ln39_7, %zext_ln39_8" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 109 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 110 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.82ns)   --->   "%add_ln39 = add i9 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 111 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.99ns)   --->   "%icmp_ln31 = icmp eq i12 %indvar_flatten18, -960" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 112 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 113 'add' 'add_ln31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 115 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (1.66ns)   --->   "%icmp_ln33 = icmp eq i9 %indvar_flatten, 224" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 116 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 117 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 118 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %shl_ln39_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 119 'zext' 'zext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln39_2_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 120 'bitconcatenate' 'shl_ln39_2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln39_15 = zext i5 %shl_ln39_2_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 121 'zext' 'zext_ln39_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.91ns)   --->   "%sub_ln39_4 = sub i9 %zext_ln39, %zext_ln39_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 122 'sub' 'sub_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.96ns)   --->   "%select_ln32_10 = select i1 %icmp_ln33, i9 %sub_ln39_4, i9 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 123 'select' 'select_ln32_10' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_12)   --->   "%select_ln32_11 = select i1 %icmp_ln33, i9 %sub_ln39_4, i9 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 124 'select' 'select_ln32_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 125 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 126 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 127 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 128 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 129 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_10)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 130 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln36_10 = select i1 %or_ln36, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 131 'select' 'select_ln36_10' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 132 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.02ns)   --->   "%select_ln36_11 = select i1 %and_ln32, i4 %out_w, i4 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 133 'select' 'select_ln36_11' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (1.82ns)   --->   "%add_ln39_8 = add i9 %zext_ln36_4, %select_ln32_10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'add' 'add_ln39_8' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln36_12 = select i1 %and_ln32, i9 %add_ln39_8, i9 %select_ln32_11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 135 'select' 'select_ln36_12' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36_10 to i4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln36_10" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 137 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 138 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.96ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i9 1, i9 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 139 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 140 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i4 %select_ln36_11 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 141 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %select_ln36_12 to i13" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 142 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i5 %select_ln36_10 to i13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_1 = mul i13 196, %zext_ln39_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 145 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i13 %mul_ln39_1, %sext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i13 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'sext' 'sext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i32 %sext_ln39_3 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 150 [1/1] (1.36ns)   --->   "%icmp_ln36_4 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 150 'icmp' 'icmp_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_4, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 151 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.82ns)   --->   "%add_ln47 = add i9 %zext_ln36_5, %select_ln32_10" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 152 'add' 'add_ln47' <Predicate = (icmp_ln36_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_45_1 = load i32* %kernel_buffer_15_45" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'load' 'kernel_buffer_15_45_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_46_1 = load i32* %kernel_buffer_15_46" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'load' 'kernel_buffer_15_46_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_47_1 = load i32* %kernel_buffer_15_47" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'load' 'kernel_buffer_15_47_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_48_1 = load i32* %kernel_buffer_15_48" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'load' 'kernel_buffer_15_48_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_49_1 = load i32* %kernel_buffer_15_49" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'load' 'kernel_buffer_15_49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_50_1 = load i32* %kernel_buffer_15_50" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'load' 'kernel_buffer_15_50_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_buffer_15_51_1 = load i32* %kernel_buffer_15_51" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'load' 'kernel_buffer_15_51_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%kernel_buffer_15_52_1 = load i32* %kernel_buffer_15_52" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'load' 'kernel_buffer_15_52_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_buffer_15_53_1 = load i32* %kernel_buffer_15_53" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 162 'load' 'kernel_buffer_15_53_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%kernel_buffer_15_54_1 = load i32* %kernel_buffer_15_54" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 163 'load' 'kernel_buffer_15_54_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%kernel_buffer_15_55_1 = load i32* %kernel_buffer_15_55" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 164 'load' 'kernel_buffer_15_55_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%kernel_buffer_15_56_1 = load i32* %kernel_buffer_15_56" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 165 'load' 'kernel_buffer_15_56_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%kernel_buffer_15_57_1 = load i32* %kernel_buffer_15_57" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 166 'load' 'kernel_buffer_15_57_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%kernel_buffer_15_58_1 = load i32* %kernel_buffer_15_58" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 167 'load' 'kernel_buffer_15_58_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 168 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 169 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 170 [1/1] (2.06ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_45_1, i32 %kernel_buffer_15_46_1, i32 %kernel_buffer_15_47_1, i32 %kernel_buffer_15_48_1, i32 %kernel_buffer_15_49_1, i32 %kernel_buffer_15_50_1, i32 %kernel_buffer_15_51_1, i32 %kernel_buffer_15_52_1, i32 %kernel_buffer_15_53_1, i32 %kernel_buffer_15_54_1, i32 %kernel_buffer_15_55_1, i32 %kernel_buffer_15_56_1, i32 %kernel_buffer_15_57_1, i32 %kernel_buffer_15_58_1, i32 %kernel_buffer_15_01, i4 %trunc_ln39)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 170 'mux' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 171 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 172 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.53>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 173 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 174 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_9 = select i1 %icmp_ln33, i23 %sext_ln34, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 175 'select' 'select_ln32_9' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 176 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %and_ln32, i23 %sext_ln34, i23 %select_ln32_9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 177 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str428)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 178 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 179 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln39_1 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 180 'partselect' 'trunc_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_4 = sext i18 %trunc_ln39_1 to i23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 181 'sext' 'sext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln36, %sext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 182 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str428, i32 %tmp_6)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 183 'specregionend' 'empty_30' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 184 'bitselect' 'tmp_5' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 185 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_5, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 186 'xor' 'xor_ln46' <Predicate = (icmp_ln36_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 187 'select' 'select_ln46' <Predicate = (icmp_ln36_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 188 'and' 'and_ln47' <Predicate = (icmp_ln36_4)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %add_ln47 to i12" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 189 'sext' 'sext_ln47' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (1.63ns)   --->   "%add_ln47_1 = add i12 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 190 'add' 'add_ln47_1' <Predicate = (icmp_ln36_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i12 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 191 'sext' 'sext_ln47_2' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_2 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 192 'zext' 'zext_ln47' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 193 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_4)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 194 'store' <Predicate = (icmp_ln36_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 195 'br' <Predicate = (icmp_ln36_4)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 0011111111111]
kernel_buffer_15_45   (alloca           ) [ 0011111111111]
kernel_buffer_15_46   (alloca           ) [ 0011111111111]
kernel_buffer_15_47   (alloca           ) [ 0011111111111]
kernel_buffer_15_48   (alloca           ) [ 0011111111111]
kernel_buffer_15_49   (alloca           ) [ 0011111111111]
kernel_buffer_15_50   (alloca           ) [ 0011111111111]
kernel_buffer_15_51   (alloca           ) [ 0011111111111]
kernel_buffer_15_52   (alloca           ) [ 0011111111111]
kernel_buffer_15_53   (alloca           ) [ 0011111111111]
kernel_buffer_15_54   (alloca           ) [ 0011111111111]
kernel_buffer_15_55   (alloca           ) [ 0011111111111]
kernel_buffer_15_56   (alloca           ) [ 0011111111111]
kernel_buffer_15_57   (alloca           ) [ 0011111111111]
kernel_buffer_15_58   (alloca           ) [ 0011111111111]
kernel_buffer_15_016  (alloca           ) [ 0011111111111]
br_ln24               (br               ) [ 0111111111111]
out_d_0               (phi              ) [ 0010000000000]
phi_mul               (phi              ) [ 0010000000000]
zext_ln24             (zext             ) [ 0001111111110]
add_ln24              (add              ) [ 0111111111111]
icmp_ln24             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
out_d                 (add              ) [ 0111111111111]
br_ln24               (br               ) [ 0000000000000]
zext_ln25             (zext             ) [ 0000000000000]
SeparableConv2D_1_b_2 (getelementptr    ) [ 0001000000000]
trunc_ln28            (trunc            ) [ 0001000000000]
ret_ln0               (ret              ) [ 0000000000000]
SeparableConv2D_1_b_3 (load             ) [ 0000000000000]
sext_ln34             (sext             ) [ 0000111111110]
shl_ln                (bitconcatenate   ) [ 0000110000000]
br_ln26               (br               ) [ 0011111111111]
i_0                   (phi              ) [ 0000100000000]
icmp_ln26             (icmp             ) [ 0011111111111]
empty_27              (speclooptripcount) [ 0000000000000]
i                     (add              ) [ 0011111111111]
br_ln26               (br               ) [ 0000000000000]
zext_ln28_2           (zext             ) [ 0000000000000]
add_ln28              (add              ) [ 0000000000000]
zext_ln28             (zext             ) [ 0000000000000]
SeparableConv2D_1_w_2 (getelementptr    ) [ 0000110000000]
trunc_ln28_1          (trunc            ) [ 0011111111111]
switch_ln28           (switch           ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln27     (specpipeline     ) [ 0000000000000]
SeparableConv2D_1_w_3 (load             ) [ 0000000000000]
kernel_buffer_0       (sext             ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
empty_28              (specregionend    ) [ 0000000000000]
br_ln26               (br               ) [ 0011111111111]
br_ln32               (br               ) [ 0011111111111]
indvar_flatten18      (phi              ) [ 0000000111110]
out_h_0               (phi              ) [ 0000000111110]
indvar_flatten        (phi              ) [ 0000000111110]
out_w_0               (phi              ) [ 0000000111110]
buffer_0              (phi              ) [ 0000000111110]
in_d_0                (phi              ) [ 0000000111110]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
shl_ln3               (bitconcatenate   ) [ 0000000000000]
zext_ln39_7           (zext             ) [ 0000000000000]
shl_ln39_2            (bitconcatenate   ) [ 0000000000000]
zext_ln39_8           (zext             ) [ 0000000000000]
sub_ln39              (sub              ) [ 0000000000000]
zext_ln36             (zext             ) [ 0000000000000]
add_ln39              (add              ) [ 0000000000000]
icmp_ln31             (icmp             ) [ 0011111111111]
add_ln31              (add              ) [ 0011111111111]
br_ln31               (br               ) [ 0000000000000]
out_h                 (add              ) [ 0000000000000]
icmp_ln33             (icmp             ) [ 0000000111110]
select_ln32           (select           ) [ 0000000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 0000000000000]
zext_ln39             (zext             ) [ 0000000000000]
shl_ln39_2_mid1       (bitconcatenate   ) [ 0000000000000]
zext_ln39_15          (zext             ) [ 0000000000000]
sub_ln39_4            (sub              ) [ 0000000000000]
select_ln32_10        (select           ) [ 0000000110000]
select_ln32_11        (select           ) [ 0000000000000]
xor_ln32              (xor              ) [ 0000000000000]
icmp_ln36             (icmp             ) [ 0000000000000]
and_ln32              (and              ) [ 0000000111110]
select_ln31           (select           ) [ 0011111111111]
out_w                 (add              ) [ 0000000000000]
or_ln36               (or               ) [ 0000000000000]
select_ln36_10        (select           ) [ 0000000110000]
zext_ln36_4           (zext             ) [ 0000000000000]
select_ln36_11        (select           ) [ 0011111111111]
add_ln39_8            (add              ) [ 0000000000000]
select_ln36_12        (select           ) [ 0000000110000]
trunc_ln39            (trunc            ) [ 0000000111000]
in_d                  (add              ) [ 0011111111111]
add_ln33              (add              ) [ 0000000000000]
select_ln33           (select           ) [ 0011111111111]
br_ln0                (br               ) [ 0011111111111]
zext_ln36_5           (zext             ) [ 0000000000000]
sext_ln36             (sext             ) [ 0000000000000]
zext_ln39_9           (zext             ) [ 0000000000000]
mul_ln39_1            (mul              ) [ 0000000000000]
add_ln39_1            (add              ) [ 0000000000000]
sext_ln39_3           (sext             ) [ 0000000000000]
zext_ln39_4           (zext             ) [ 0000000000000]
input_addr            (getelementptr    ) [ 0000000101000]
icmp_ln36_4           (icmp             ) [ 0011111111111]
br_ln36               (br               ) [ 0000000000000]
add_ln47              (add              ) [ 0000000101110]
kernel_buffer_15_lo   (load             ) [ 0000000000000]
kernel_buffer_15_45_1 (load             ) [ 0000000000000]
kernel_buffer_15_46_1 (load             ) [ 0000000000000]
kernel_buffer_15_47_1 (load             ) [ 0000000000000]
kernel_buffer_15_48_1 (load             ) [ 0000000000000]
kernel_buffer_15_49_1 (load             ) [ 0000000000000]
kernel_buffer_15_50_1 (load             ) [ 0000000000000]
kernel_buffer_15_51_1 (load             ) [ 0000000000000]
kernel_buffer_15_52_1 (load             ) [ 0000000000000]
kernel_buffer_15_53_1 (load             ) [ 0000000000000]
kernel_buffer_15_54_1 (load             ) [ 0000000000000]
kernel_buffer_15_55_1 (load             ) [ 0000000000000]
kernel_buffer_15_56_1 (load             ) [ 0000000000000]
kernel_buffer_15_57_1 (load             ) [ 0000000000000]
kernel_buffer_15_58_1 (load             ) [ 0000000000000]
kernel_buffer_15_01   (load             ) [ 0000000000000]
input_load            (load             ) [ 0000000100100]
tmp_2                 (mux              ) [ 0000000100100]
sext_ln39_1           (sext             ) [ 0000000000000]
mul_ln39              (mul              ) [ 0000000100010]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
empty_29              (speclooptripcount) [ 0000000000000]
select_ln32_9         (select           ) [ 0000000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
select_ln36           (select           ) [ 0000000000000]
tmp_6                 (specregionbegin  ) [ 0000000000000]
specpipeline_ln38     (specpipeline     ) [ 0000000000000]
trunc_ln39_1          (partselect       ) [ 0000000000000]
sext_ln39_4           (sext             ) [ 0000000000000]
buffer                (add              ) [ 0011111100001]
empty_30              (specregionend    ) [ 0000000000000]
tmp_5                 (bitselect        ) [ 0000000000000]
trunc_ln46            (trunc            ) [ 0000000000000]
xor_ln46              (xor              ) [ 0000000000000]
select_ln46           (select           ) [ 0000000000000]
and_ln47              (and              ) [ 0000000000000]
sext_ln47             (sext             ) [ 0000000000000]
add_ln47_1            (add              ) [ 0000000000000]
sext_ln47_2           (sext             ) [ 0000000000000]
zext_ln47             (zext             ) [ 0000000000000]
output_addr           (getelementptr    ) [ 0000000000000]
store_ln47            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_buffer_15_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_buffer_15_45_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_45/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_buffer_15_46_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_46/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_buffer_15_47_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_47/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="kernel_buffer_15_48_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_48/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_buffer_15_49_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_49/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_buffer_15_50_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_50/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_buffer_15_51_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_51/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_buffer_15_52_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_52/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_buffer_15_53_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_53/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="kernel_buffer_15_54_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_54/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kernel_buffer_15_55_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_55/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="kernel_buffer_15_56_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_56/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_buffer_15_57_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_57/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernel_buffer_15_58_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_58/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_buffer_15_016_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="SeparableConv2D_1_b_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="13" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_b_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_b_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="SeparableConv2D_1_w_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="15" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_w_2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_w_3/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln47_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="232" class="1005" name="out_d_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_d_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="phi_mul_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="1"/>
<pin id="245" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="phi_mul_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten18_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="1"/>
<pin id="267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten18_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/7 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_h_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_h_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/7 "/>
</bind>
</comp>

<comp id="287" class="1005" name="indvar_flatten_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="1"/>
<pin id="289" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="298" class="1005" name="out_w_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="out_w_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="309" class="1005" name="buffer_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="4"/>
<pin id="311" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="buffer_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="13" slack="3"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="in_d_0_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="in_d_0_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln24_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln24_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="9" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln24_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="out_d_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln25_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln28_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln34_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="0"/>
<pin id="363" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln26_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln28_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln28_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln28_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln28_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_buffer_0_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln28_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="4"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln28_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="4"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln28_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="4"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln28_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="4"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln28_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln28_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="4"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln28_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="4"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln28_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="4"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln28_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="4"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln28_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="4"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln28_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="4"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln28_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="4"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln28_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="4"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln28_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="4"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln28_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="4"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln28_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="4"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln39_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_7/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="shl_ln39_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln39_8_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_8/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln39_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln36_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln39_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln31_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln31_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="out_h_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln33_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln32_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="shl_ln39_mid1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln39_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="shl_ln39_2_mid1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_2_mid1/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln39_15_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_15/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sub_ln39_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_4/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln32_10_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="9" slack="0"/>
<pin id="591" dir="0" index="2" bw="9" slack="0"/>
<pin id="592" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln32_11_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="0" index="2" bw="9" slack="0"/>
<pin id="600" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln32_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln36_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln32_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln31_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="0" index="2" bw="4" slack="0"/>
<pin id="626" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="out_w_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln36_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln36_10_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_10/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln36_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln36_11_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="4" slack="0"/>
<pin id="657" dir="0" index="2" bw="4" slack="0"/>
<pin id="658" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_11/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln39_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="0"/>
<pin id="665" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_8/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln36_12_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="9" slack="0"/>
<pin id="671" dir="0" index="2" bw="9" slack="0"/>
<pin id="672" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_12/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln39_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="in_d_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln33_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln33_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="0" index="2" bw="9" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln36_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="1"/>
<pin id="702" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln36_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="1"/>
<pin id="705" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln39_9_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_9/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln39_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_3/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln39_4_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln36_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="1"/>
<pin id="719" dir="0" index="1" bw="5" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_4/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln47_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="9" slack="1"/>
<pin id="725" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="kernel_buffer_15_lo_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="7"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="kernel_buffer_15_45_1_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="7"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_45_1/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="kernel_buffer_15_46_1_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="7"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_46_1/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="kernel_buffer_15_47_1_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="7"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_47_1/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="kernel_buffer_15_48_1_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="7"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_48_1/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="kernel_buffer_15_49_1_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="7"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_49_1/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="kernel_buffer_15_50_1_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="7"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_50_1/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="kernel_buffer_15_51_1_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="7"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_51_1/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="kernel_buffer_15_52_1_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="7"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_52_1/9 "/>
</bind>
</comp>

<comp id="754" class="1004" name="kernel_buffer_15_53_1_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="7"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_53_1/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="kernel_buffer_15_54_1_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="7"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_54_1/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="kernel_buffer_15_55_1_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="7"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_55_1/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="kernel_buffer_15_56_1_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="7"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_56_1/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="kernel_buffer_15_57_1_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="7"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_57_1/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="kernel_buffer_15_58_1_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="7"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_58_1/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="kernel_buffer_15_01_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="7"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="32" slack="0"/>
<pin id="779" dir="0" index="3" bw="32" slack="0"/>
<pin id="780" dir="0" index="4" bw="32" slack="0"/>
<pin id="781" dir="0" index="5" bw="32" slack="0"/>
<pin id="782" dir="0" index="6" bw="32" slack="0"/>
<pin id="783" dir="0" index="7" bw="32" slack="0"/>
<pin id="784" dir="0" index="8" bw="32" slack="0"/>
<pin id="785" dir="0" index="9" bw="32" slack="0"/>
<pin id="786" dir="0" index="10" bw="32" slack="0"/>
<pin id="787" dir="0" index="11" bw="32" slack="0"/>
<pin id="788" dir="0" index="12" bw="32" slack="0"/>
<pin id="789" dir="0" index="13" bw="32" slack="0"/>
<pin id="790" dir="0" index="14" bw="32" slack="0"/>
<pin id="791" dir="0" index="15" bw="32" slack="0"/>
<pin id="792" dir="0" index="16" bw="32" slack="0"/>
<pin id="793" dir="0" index="17" bw="4" slack="2"/>
<pin id="794" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln39_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/10 "/>
</bind>
</comp>

<comp id="815" class="1004" name="mul_ln39_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="1"/>
<pin id="818" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln32_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="4"/>
<pin id="822" dir="0" index="1" bw="23" slack="7"/>
<pin id="823" dir="0" index="2" bw="23" slack="4"/>
<pin id="824" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/11 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln36_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="4"/>
<pin id="828" dir="0" index="1" bw="23" slack="7"/>
<pin id="829" dir="0" index="2" bw="23" slack="0"/>
<pin id="830" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln39_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="18" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="1"/>
<pin id="835" dir="0" index="2" bw="5" slack="0"/>
<pin id="836" dir="0" index="3" bw="6" slack="0"/>
<pin id="837" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_1/11 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln39_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="18" slack="0"/>
<pin id="843" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_4/11 "/>
</bind>
</comp>

<comp id="845" class="1004" name="buffer_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="23" slack="0"/>
<pin id="847" dir="0" index="1" bw="18" slack="0"/>
<pin id="848" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_5_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="23" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln46_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="23" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln46_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln46_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="0"/>
<pin id="872" dir="0" index="2" bw="16" slack="0"/>
<pin id="873" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="and_ln47_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="0"/>
<pin id="880" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln47_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="3"/>
<pin id="886" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln47_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="8"/>
<pin id="889" dir="0" index="1" bw="9" slack="0"/>
<pin id="890" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln47_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln47_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/11 "/>
</bind>
</comp>

<comp id="901" class="1007" name="grp_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="13" slack="0"/>
<pin id="903" dir="0" index="1" bw="5" slack="0"/>
<pin id="904" dir="0" index="2" bw="9" slack="0"/>
<pin id="905" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/8 add_ln39_1/8 "/>
</bind>
</comp>

<comp id="910" class="1005" name="kernel_buffer_15_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="4"/>
<pin id="912" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="916" class="1005" name="kernel_buffer_15_45_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="4"/>
<pin id="918" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_45 "/>
</bind>
</comp>

<comp id="922" class="1005" name="kernel_buffer_15_46_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="4"/>
<pin id="924" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_46 "/>
</bind>
</comp>

<comp id="928" class="1005" name="kernel_buffer_15_47_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="4"/>
<pin id="930" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_47 "/>
</bind>
</comp>

<comp id="934" class="1005" name="kernel_buffer_15_48_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="4"/>
<pin id="936" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_48 "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_buffer_15_49_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="4"/>
<pin id="942" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_49 "/>
</bind>
</comp>

<comp id="946" class="1005" name="kernel_buffer_15_50_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="4"/>
<pin id="948" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_50 "/>
</bind>
</comp>

<comp id="952" class="1005" name="kernel_buffer_15_51_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="4"/>
<pin id="954" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_51 "/>
</bind>
</comp>

<comp id="958" class="1005" name="kernel_buffer_15_52_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="4"/>
<pin id="960" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_52 "/>
</bind>
</comp>

<comp id="964" class="1005" name="kernel_buffer_15_53_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="4"/>
<pin id="966" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_53 "/>
</bind>
</comp>

<comp id="970" class="1005" name="kernel_buffer_15_54_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="4"/>
<pin id="972" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_54 "/>
</bind>
</comp>

<comp id="976" class="1005" name="kernel_buffer_15_55_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="4"/>
<pin id="978" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_55 "/>
</bind>
</comp>

<comp id="982" class="1005" name="kernel_buffer_15_56_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="4"/>
<pin id="984" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_56 "/>
</bind>
</comp>

<comp id="988" class="1005" name="kernel_buffer_15_57_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="4"/>
<pin id="990" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_57 "/>
</bind>
</comp>

<comp id="994" class="1005" name="kernel_buffer_15_58_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="4"/>
<pin id="996" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_58 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="kernel_buffer_15_016_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="4"/>
<pin id="1002" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="zext_ln24_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="12" slack="8"/>
<pin id="1008" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln24_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="11" slack="0"/>
<pin id="1013" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="out_d_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="0"/>
<pin id="1021" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1024" class="1005" name="SeparableConv2D_1_b_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="1"/>
<pin id="1026" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_b_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln28_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="1"/>
<pin id="1031" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sext_ln34_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="23" slack="3"/>
<pin id="1036" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="shl_ln_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="1"/>
<pin id="1043" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1046" class="1005" name="icmp_ln26_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="i_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="0"/>
<pin id="1052" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1055" class="1005" name="SeparableConv2D_1_w_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="7" slack="1"/>
<pin id="1057" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln28_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="1"/>
<pin id="1062" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="icmp_ln31_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="add_ln31_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="0"/>
<pin id="1070" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln33_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="4"/>
<pin id="1075" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="select_ln32_10_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_10 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="and_ln32_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="4"/>
<pin id="1085" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="select_ln31_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="0"/>
<pin id="1090" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="select_ln36_10_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="1"/>
<pin id="1095" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_10 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="select_ln36_11_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="0"/>
<pin id="1100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_11 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="select_ln36_12_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="9" slack="1"/>
<pin id="1106" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_12 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="trunc_ln39_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="2"/>
<pin id="1111" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="in_d_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="0"/>
<pin id="1116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1120" class="1005" name="select_ln33_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="0"/>
<pin id="1122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="input_addr_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="14" slack="1"/>
<pin id="1127" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1130" class="1005" name="icmp_ln36_4_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="3"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_4 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="add_ln47_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="9" slack="3"/>
<pin id="1136" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="input_load_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="1"/>
<pin id="1141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="mul_ln39_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="buffer_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="23" slack="1"/>
<pin id="1156" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="318"><net_src comp="312" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="247" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="247" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="236" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="236" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="236" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="360"><net_src comp="236" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="187" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="258" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="258" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="258" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="401"><net_src comp="258" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="200" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="402" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="402" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="402" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="402" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="402" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="402" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="402" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="402" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="402" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="402" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="402" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="402" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="402" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="402" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="78" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="280" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="10" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="280" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="494" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="302" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="510" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="269" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="269" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="280" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="291" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="10" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="302" pin="4"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="538" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="10" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="538" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="566" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="544" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="510" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="544" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="582" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="520" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="544" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="90" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="323" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="604" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="544" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="538" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="280" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="22" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="550" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="616" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="544" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="28" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="323" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="630" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="616" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="630" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="550" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="650" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="588" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="616" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="596" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="642" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="34" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="642" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="291" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="544" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="721"><net_src comp="30" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="700" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="795"><net_src comp="96" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="796"><net_src comp="727" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="797"><net_src comp="730" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="798"><net_src comp="733" pin="1"/><net_sink comp="775" pin=3"/></net>

<net id="799"><net_src comp="736" pin="1"/><net_sink comp="775" pin=4"/></net>

<net id="800"><net_src comp="739" pin="1"/><net_sink comp="775" pin=5"/></net>

<net id="801"><net_src comp="742" pin="1"/><net_sink comp="775" pin=6"/></net>

<net id="802"><net_src comp="745" pin="1"/><net_sink comp="775" pin=7"/></net>

<net id="803"><net_src comp="748" pin="1"/><net_sink comp="775" pin=8"/></net>

<net id="804"><net_src comp="751" pin="1"/><net_sink comp="775" pin=9"/></net>

<net id="805"><net_src comp="754" pin="1"/><net_sink comp="775" pin=10"/></net>

<net id="806"><net_src comp="757" pin="1"/><net_sink comp="775" pin=11"/></net>

<net id="807"><net_src comp="760" pin="1"/><net_sink comp="775" pin=12"/></net>

<net id="808"><net_src comp="763" pin="1"/><net_sink comp="775" pin=13"/></net>

<net id="809"><net_src comp="766" pin="1"/><net_sink comp="775" pin=14"/></net>

<net id="810"><net_src comp="769" pin="1"/><net_sink comp="775" pin=15"/></net>

<net id="811"><net_src comp="772" pin="1"/><net_sink comp="775" pin=16"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="825"><net_src comp="309" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="820" pin="3"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="102" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="104" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="106" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="844"><net_src comp="832" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="826" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="108" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="845" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="110" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="845" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="851" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="90" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="112" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="114" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="859" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="883"><net_src comp="877" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="891"><net_src comp="884" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="906"><net_src comp="94" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="706" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="703" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="909"><net_src comp="901" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="913"><net_src comp="116" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="919"><net_src comp="120" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="925"><net_src comp="124" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="931"><net_src comp="128" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="937"><net_src comp="132" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="943"><net_src comp="136" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="949"><net_src comp="140" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="955"><net_src comp="144" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="961"><net_src comp="148" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="967"><net_src comp="152" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="973"><net_src comp="156" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="979"><net_src comp="160" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="985"><net_src comp="164" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="991"><net_src comp="168" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="997"><net_src comp="172" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1003"><net_src comp="176" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1009"><net_src comp="330" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1014"><net_src comp="334" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1022"><net_src comp="346" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1027"><net_src comp="180" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1032"><net_src comp="357" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1037"><net_src comp="361" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1044"><net_src comp="365" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1049"><net_src comp="372" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="378" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1058"><net_src comp="193" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1063"><net_src comp="398" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="526" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="532" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1076"><net_src comp="544" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1081"><net_src comp="588" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1086"><net_src comp="616" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1091"><net_src comp="622" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1096"><net_src comp="642" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1101"><net_src comp="654" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1107"><net_src comp="668" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1112"><net_src comp="676" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="775" pin=17"/></net>

<net id="1117"><net_src comp="680" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1123"><net_src comp="692" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1128"><net_src comp="206" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1133"><net_src comp="717" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="722" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1142"><net_src comp="213" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1147"><net_src comp="775" pin="18"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1152"><net_src comp="815" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1157"><net_src comp="845" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: SeparableConv2D_1_b_s | {}
	Port: SeparableConv2D_1_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_b_s | {2 3 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_1_b_2 : 2
		SeparableConv2D_1_b_3 : 3
		trunc_ln28 : 1
	State 3
		sext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28_2 : 1
		add_ln28 : 2
		zext_ln28 : 3
		SeparableConv2D_1_w_2 : 4
		SeparableConv2D_1_w_3 : 5
		trunc_ln28_1 : 1
		switch_ln28 : 2
	State 5
		kernel_buffer_0 : 1
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		empty_28 : 1
	State 6
	State 7
		shl_ln3 : 1
		zext_ln39_7 : 2
		shl_ln39_2 : 1
		zext_ln39_8 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39 : 3
		shl_ln39_2_mid1 : 2
		zext_ln39_15 : 3
		sub_ln39_4 : 4
		select_ln32_10 : 5
		select_ln32_11 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_10 : 2
		zext_ln36_4 : 4
		select_ln36_11 : 2
		add_ln39_8 : 6
		select_ln36_12 : 7
		trunc_ln39 : 3
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 8
		mul_ln39_1 : 1
		add_ln39_1 : 2
		sext_ln39_3 : 3
		zext_ln39_4 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 9
		tmp_2 : 1
	State 10
		mul_ln39 : 1
	State 11
		select_ln36 : 1
		sext_ln39_4 : 1
		buffer : 2
		empty_30 : 1
		tmp_5 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		add_ln47_1 : 1
		sext_ln47_2 : 2
		zext_ln47 : 3
		output_addr : 4
		store_ln47 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_334    |    0    |    0    |    13   |
|          |      out_d_fu_346      |    0    |    0    |    13   |
|          |        i_fu_378        |    0    |    0    |    15   |
|          |     add_ln28_fu_388    |    0    |    0    |    15   |
|          |     add_ln39_fu_520    |    0    |    0    |    15   |
|          |     add_ln31_fu_532    |    0    |    0    |    12   |
|    add   |      out_h_fu_538      |    0    |    0    |    13   |
|          |      out_w_fu_630      |    0    |    0    |    13   |
|          |    add_ln39_8_fu_662   |    0    |    0    |    15   |
|          |       in_d_fu_680      |    0    |    0    |    15   |
|          |     add_ln33_fu_686    |    0    |    0    |    15   |
|          |     add_ln47_fu_722    |    0    |    0    |    15   |
|          |      buffer_fu_845     |    0    |    0    |    30   |
|          |    add_ln47_1_fu_887   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_550   |    0    |    0    |    4    |
|          |  select_ln32_10_fu_588 |    0    |    0    |    9    |
|          |  select_ln32_11_fu_596 |    0    |    0    |    9    |
|          |   select_ln31_fu_622   |    0    |    0    |    4    |
|          |  select_ln36_10_fu_642 |    0    |    0    |    5    |
|  select  |  select_ln36_11_fu_654 |    0    |    0    |    4    |
|          |  select_ln36_12_fu_668 |    0    |    0    |    9    |
|          |   select_ln33_fu_692   |    0    |    0    |    9    |
|          |  select_ln32_9_fu_820  |    0    |    0    |    23   |
|          |   select_ln36_fu_826   |    0    |    0    |    23   |
|          |   select_ln46_fu_869   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_340    |    0    |    0    |    9    |
|          |    icmp_ln26_fu_372    |    0    |    0    |    11   |
|   icmp   |    icmp_ln31_fu_526    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_544    |    0    |    0    |    13   |
|          |    icmp_ln36_fu_610    |    0    |    0    |    11   |
|          |   icmp_ln36_4_fu_717   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_2_fu_775      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_510    |    0    |    0    |    15   |
|          |    sub_ln39_4_fu_582   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_815    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_616    |    0    |    0    |    2    |
|          |     and_ln47_fu_877    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_604    |    0    |    0    |    2    |
|          |     xor_ln46_fu_863    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_636     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_901       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_330    |    0    |    0    |    0    |
|          |    zext_ln25_fu_352    |    0    |    0    |    0    |
|          |   zext_ln28_2_fu_384   |    0    |    0    |    0    |
|          |    zext_ln28_fu_393    |    0    |    0    |    0    |
|          |   zext_ln39_7_fu_494   |    0    |    0    |    0    |
|          |   zext_ln39_8_fu_506   |    0    |    0    |    0    |
|   zext   |    zext_ln36_fu_516    |    0    |    0    |    0    |
|          |    zext_ln39_fu_566    |    0    |    0    |    0    |
|          |   zext_ln39_15_fu_578  |    0    |    0    |    0    |
|          |   zext_ln36_4_fu_650   |    0    |    0    |    0    |
|          |   zext_ln36_5_fu_700   |    0    |    0    |    0    |
|          |   zext_ln39_9_fu_706   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_712   |    0    |    0    |    0    |
|          |    zext_ln47_fu_896    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln28_fu_357   |    0    |    0    |    0    |
|   trunc  |   trunc_ln28_1_fu_398  |    0    |    0    |    0    |
|          |    trunc_ln39_fu_676   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_859   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_361    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_402 |    0    |    0    |    0    |
|          |    sext_ln36_fu_703    |    0    |    0    |    0    |
|   sext   |   sext_ln39_3_fu_709   |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_812   |    0    |    0    |    0    |
|          |   sext_ln39_4_fu_841   |    0    |    0    |    0    |
|          |    sext_ln47_fu_884    |    0    |    0    |    0    |
|          |   sext_ln47_2_fu_892   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_365     |    0    |    0    |    0    |
|          |     shl_ln3_fu_486     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_2_fu_498   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_558  |    0    |    0    |    0    |
|          | shl_ln39_2_mid1_fu_570 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln39_1_fu_832  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_5_fu_851      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   534   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|SeparableConv2D_1_b_2_reg_1024|    3   |
|SeparableConv2D_1_w_2_reg_1055|    7   |
|       add_ln24_reg_1011      |   11   |
|       add_ln31_reg_1068      |   12   |
|       add_ln47_reg_1134      |    9   |
|       and_ln32_reg_1083      |    1   |
|       buffer_0_reg_309       |   23   |
|        buffer_reg_1154       |   23   |
|          i_0_reg_254         |    5   |
|          i_reg_1050          |    5   |
|      icmp_ln26_reg_1046      |    1   |
|      icmp_ln31_reg_1064      |    1   |
|      icmp_ln33_reg_1073      |    1   |
|     icmp_ln36_4_reg_1130     |    1   |
|        in_d_0_reg_319        |    5   |
|         in_d_reg_1114        |    5   |
|   indvar_flatten18_reg_265   |   12   |
|    indvar_flatten_reg_287    |    9   |
|      input_addr_reg_1125     |   14   |
|      input_load_reg_1139     |   16   |
| kernel_buffer_15_016_reg_1000|   32   |
|  kernel_buffer_15_45_reg_916 |   32   |
|  kernel_buffer_15_46_reg_922 |   32   |
|  kernel_buffer_15_47_reg_928 |   32   |
|  kernel_buffer_15_48_reg_934 |   32   |
|  kernel_buffer_15_49_reg_940 |   32   |
|  kernel_buffer_15_50_reg_946 |   32   |
|  kernel_buffer_15_51_reg_952 |   32   |
|  kernel_buffer_15_52_reg_958 |   32   |
|  kernel_buffer_15_53_reg_964 |   32   |
|  kernel_buffer_15_54_reg_970 |   32   |
|  kernel_buffer_15_55_reg_976 |   32   |
|  kernel_buffer_15_56_reg_982 |   32   |
|  kernel_buffer_15_57_reg_988 |   32   |
|  kernel_buffer_15_58_reg_994 |   32   |
|   kernel_buffer_15_reg_910   |   32   |
|       mul_ln39_reg_1149      |   32   |
|        out_d_0_reg_232       |    4   |
|        out_d_reg_1019        |    4   |
|        out_h_0_reg_276       |    4   |
|        out_w_0_reg_298       |    4   |
|        phi_mul_reg_243       |   11   |
|     select_ln31_reg_1088     |    4   |
|    select_ln32_10_reg_1078   |    9   |
|     select_ln33_reg_1120     |    9   |
|    select_ln36_10_reg_1093   |    5   |
|    select_ln36_11_reg_1098   |    4   |
|    select_ln36_12_reg_1104   |    9   |
|      sext_ln34_reg_1034      |   23   |
|        shl_ln_reg_1041       |    7   |
|        tmp_2_reg_1144        |   32   |
|     trunc_ln28_1_reg_1060    |    4   |
|      trunc_ln28_reg_1029     |    3   |
|      trunc_ln39_reg_1109     |    4   |
|      zext_ln24_reg_1006      |   12   |
+------------------------------+--------+
|             Total            |   860  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_213 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   860  |   561  |
+-----------+--------+--------+--------+--------+
