v 20201216 2
C 53900 47200 1 0 0 alu.sym
{
T 54650 48250 5 10 1 1 0 4 1
source=alu.sch
T 54650 48600 5 10 1 1 0 4 1
refdes=E
}
C 48600 42400 1 0 0 sramcell2.sym
{
T 49400 43250 5 8 1 1 0 4 1
source=sramcell2.sch
T 49750 43450 5 10 1 1 0 0 1
refdes=U
}
C 48600 44400 1 0 0 sramcell2.sym
{
T 49400 45250 5 8 1 1 0 4 1
source=sramcell2.sch
T 49750 45450 5 10 1 1 0 0 1
refdes=Y
}
C 48600 46400 1 0 0 sramcell2.sym
{
T 49400 47250 5 8 1 1 0 4 1
source=sramcell2.sch
T 49750 47450 5 10 1 1 0 0 1
refdes=X
}
C 48600 48400 1 0 0 sramcell2.sym
{
T 49400 49250 5 8 1 1 0 4 1
source=sramcell2s.sch
T 49750 49450 5 10 1 1 0 0 1
refdes=A
}
N 53000 43500 53000 44200 4
N 52600 49000 53900 49000 4
{
T 53000 49100 5 10 1 1 0 0 1
netname=EA
}
N 47500 49700 47500 40100 4
N 50300 49700 50300 41700 4
N 47500 49700 48600 49700 4
N 48600 47700 47500 47700 4
N 48600 45700 47500 45700 4
N 48600 43700 47500 43700 4
N 50200 43700 50300 43700 4
N 50200 45700 50300 45700 4
N 50200 47700 50300 47700 4
N 50200 49700 50300 49700 4
C 49300 42100 1 0 0 gnd-1.sym
C 49300 44100 1 0 0 gnd-1.sym
C 49300 46100 1 0 0 gnd-1.sym
C 49300 48100 1 0 0 gnd-1.sym
C 49200 44100 1 0 0 vdd-1.sym
C 49200 46100 1 0 0 vdd-1.sym
C 49200 48100 1 0 0 vdd-1.sym
C 49200 50100 1 0 0 vdd-1.sym
N 47500 40100 52400 40100 4
N 52400 40100 52400 43700 4
C 51600 48200 1 0 0 in-1.sym
{
T 51600 48700 5 10 0 0 0 0 1
footprint=anchor
T 51600 48500 5 10 0 0 0 0 1
device=INPUT
T 51600 48300 5 10 1 1 0 7 1
refdes=N#
}
C 53300 47800 1 0 0 in-1.sym
{
T 53300 48300 5 10 0 0 0 0 1
footprint=anchor
T 53300 48100 5 10 0 0 0 0 1
device=INPUT
T 53800 48100 5 10 1 1 180 0 1
refdes=AND
}
C 53300 47600 1 0 0 in-1.sym
{
T 53300 48100 5 10 0 0 0 0 1
footprint=anchor
T 53300 47900 5 10 0 0 0 0 1
device=INPUT
T 53400 47500 5 10 1 1 0 0 1
refdes=OR#
}
C 56600 47900 1 0 1 in-1.sym
{
T 56600 48400 5 10 0 0 0 6 1
footprint=anchor
T 56600 48200 5 10 0 0 0 6 1
device=INPUT
T 56300 48050 5 10 1 1 0 3 1
refdes=CS#
}
C 56600 47700 1 0 1 in-1.sym
{
T 56600 48200 5 10 0 0 0 6 1
footprint=anchor
T 56600 48000 5 10 0 0 0 6 1
device=INPUT
T 56300 47750 5 10 1 1 0 5 1
refdes=CR
}
C 55100 46600 1 90 0 in-1.sym
{
T 54600 46600 5 10 0 0 90 0 1
footprint=anchor
T 54800 46600 5 10 0 0 90 0 1
device=INPUT
T 55000 46600 5 10 1 1 0 5 1
refdes=Ci#
}
C 55100 49600 1 90 0 out-1.sym
{
T 54600 49600 5 10 0 0 90 0 1
footprint=anchor
T 54800 49600 5 10 0 0 90 0 1
device=OUTPUT
T 55000 49900 5 10 1 1 0 0 1
refdes=Co#
}
C 48000 49400 1 0 0 in-1.sym
{
T 48000 49900 5 10 0 0 0 0 1
footprint=anchor
T 48000 49700 5 10 0 0 0 0 1
device=INPUT
T 48000 49500 5 10 1 1 0 7 1
refdes=WA
}
C 48000 48900 1 0 0 in-1.sym
{
T 48000 49400 5 10 0 0 0 0 1
footprint=anchor
T 48000 49200 5 10 0 0 0 0 1
device=INPUT
T 48000 49000 5 10 1 1 0 7 1
refdes=RA
}
C 48000 47400 1 0 0 in-1.sym
{
T 48000 47900 5 10 0 0 0 0 1
footprint=anchor
T 48000 47700 5 10 0 0 0 0 1
device=INPUT
T 48000 47500 5 10 1 1 0 7 1
refdes=WX
}
C 48000 46900 1 0 0 in-1.sym
{
T 48000 47400 5 10 0 0 0 0 1
footprint=anchor
T 48000 47200 5 10 0 0 0 0 1
device=INPUT
T 48000 47000 5 10 1 1 0 7 1
refdes=RX
}
C 48000 45400 1 0 0 in-1.sym
{
T 48000 45900 5 10 0 0 0 0 1
footprint=anchor
T 48000 45700 5 10 0 0 0 0 1
device=INPUT
T 48000 45500 5 10 1 1 0 7 1
refdes=WY
}
C 48000 44900 1 0 0 in-1.sym
{
T 48000 45400 5 10 0 0 0 0 1
footprint=anchor
T 48000 45200 5 10 0 0 0 0 1
device=INPUT
T 48000 45000 5 10 1 1 0 7 1
refdes=RY
}
C 48000 43400 1 0 0 in-1.sym
{
T 48000 43900 5 10 0 0 0 0 1
footprint=anchor
T 48000 43700 5 10 0 0 0 0 1
device=INPUT
T 48000 43500 5 10 1 1 0 7 1
refdes=WU
}
C 48000 42900 1 0 0 in-1.sym
{
T 48000 43400 5 10 0 0 0 0 1
footprint=anchor
T 48000 43200 5 10 0 0 0 0 1
device=INPUT
T 48000 43000 5 10 1 1 0 7 1
refdes=RU
}
C 54500 46900 1 0 0 gnd-1.sym
C 54400 49600 1 0 0 vdd-1.sym
N 48600 48800 47600 48800 4
N 47600 40200 47600 48800 4
N 48600 46800 47600 46800 4
N 48600 44800 47600 44800 4
N 47600 42800 48600 42800 4
C 51600 48600 1 0 0 in-1.sym
{
T 51600 49100 5 10 0 0 0 0 1
footprint=anchor
T 51600 48900 5 10 0 0 0 0 1
device=INPUT
T 51600 48700 5 10 1 1 0 7 1
refdes=AS
}
C 52100 49900 1 270 0 in-1.sym
{
T 52600 49900 5 10 0 0 270 0 1
footprint=anchor
T 52400 49900 5 10 0 0 270 0 1
device=INPUT
T 52200 49900 5 10 1 1 0 3 1
refdes=AR#
}
N 47600 40200 50700 40200 4
N 50700 40200 50700 42100 4
C 50700 41800 1 0 0 pdtc124.sym
{
T 50900 42100 5 10 1 1 0 1 1
refdes=Q4
T 51400 42300 5 10 0 1 0 0 1
footprint=sot323-bjt
T 50800 42500 5 10 0 1 0 0 1
value=PDTC124TU
}
C 51200 41600 1 0 1 gnd-1.sym
C 54100 42800 1 0 1 gnd-1.sym
C 54200 44600 1 0 1 vdd-1.sym
C 51600 46100 1 0 1 gnd-1.sym
C 51300 47000 1 0 0 vdd-1.sym
C 51800 46700 1 0 0 out-1.sym
{
T 51800 47200 5 10 0 0 0 0 1
footprint=anchor
T 51800 47000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 46800 5 10 1 1 0 1 1
refdes=B
}
C 51800 46500 1 0 0 out-1.sym
{
T 51800 47000 5 10 0 0 0 0 1
footprint=anchor
T 51800 46800 5 10 0 0 0 0 1
device=OUTPUT
T 52400 46600 5 10 1 1 0 1 1
refdes=B#
}
C 52700 43000 1 0 1 gnd-1.sym
C 52100 43500 1 0 1 gnd-1.sym
C 51100 46400 1 0 0 noverlap.sym
{
T 51400 46700 5 10 1 1 0 4 1
refdes=B2
}
N 52400 48100 51100 48100 4
N 51100 48100 51100 42300 4
C 52400 43700 1 0 1 2n7002.sym
{
T 52175 44000 5 10 1 1 0 7 1
refdes=M7
T 52300 44500 5 10 0 1 0 6 1
value=2N7002P
T 51900 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50900 44300 5 10 0 1 0 6 1
device=NMOS
}
C 53000 43200 1 0 1 2n7002.sym
{
T 52775 43500 5 10 1 1 0 7 1
refdes=M8
T 52900 44000 5 10 0 1 0 6 1
value=2N7002P
T 52500 43800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51500 43800 5 10 0 1 0 6 1
device=NMOS
}
N 50300 44200 52000 44200 4
N 52600 43700 52400 43700 4
C 54800 43100 1 0 1 dilatch.sym
{
T 53450 43500 5 10 1 1 0 0 1
refdes=L
T 54000 43800 5 10 1 1 0 4 1
source=dilatch.sch
}
C 45500 46700 1 0 0 in-1.sym
{
T 45500 47200 5 10 0 0 0 0 1
footprint=anchor
T 45500 47000 5 10 0 0 180 8 1
device=INPUT
T 45500 46800 5 10 1 1 0 7 1
refdes=Ï•0
}
N 55400 48700 55600 48700 4
N 55600 48700 55600 42500 4
C 51800 48700 1 0 0 not.sym
{
T 52150 49000 5 10 1 1 0 4 1
refdes=I3
}
C 52400 47700 1 0 0 xnor.sym
{
T 52600 48300 5 10 1 1 0 0 1
refdes=B1
}
N 52200 48300 52400 48300 4
C 52800 47400 1 0 1 gnd-1.sym
C 52500 48700 1 0 0 vdd-1.sym
N 53200 48200 53200 48600 4
N 53200 48600 53900 48600 4
{
T 53300 48400 5 10 1 1 0 0 1
netname=EB
}
C 55600 48400 1 0 0 2n7002.sym
{
T 55825 48700 5 10 1 1 0 1 1
refdes=M6
T 55700 49200 5 10 0 1 0 0 1
value=2N7002P
T 56100 49000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57100 49000 5 10 0 1 0 0 1
device=NMOS
}
C 55900 48200 1 0 0 gnd-1.sym
C 56000 48800 1 0 0 out-1.sym
{
T 56000 49300 5 10 0 0 0 0 1
footprint=anchor
T 56000 49100 5 10 0 0 0 0 1
device=OUTPUT
T 56300 48925 5 10 1 1 0 0 1
refdes=Z
}
N 56000 48000 55400 48000 4
N 56000 47800 55400 47800 4
C 50700 49000 1 90 0 out-1.sym
{
T 50200 49000 5 10 0 0 90 0 1
footprint=anchor
T 50400 49000 5 10 0 0 90 0 1
device=OUTPUT
T 50600 49600 5 10 1 1 180 5 1
refdes=Ao#
}
C 50500 48800 1 270 0 out-1.sym
{
T 51000 48800 5 10 0 0 270 0 1
footprint=anchor
T 50800 48800 5 10 0 0 270 0 1
device=OUTPUT
T 50600 48200 5 10 1 1 180 3 1
refdes=Ao
}
N 52400 44000 53200 44000 4
N 53000 44200 53200 44200 4
N 50600 48800 50200 48800 4
N 50200 46800 50400 46800 4
{
T 50400 46800 5 10 1 1 0 1 1
netname=VX
}
N 50200 44800 50400 44800 4
{
T 50400 44800 5 10 1 1 0 1 1
netname=VY
}
N 50200 42800 50400 42800 4
{
T 50400 42800 5 10 1 1 0 1 1
netname=VU
}
N 50200 49000 51800 49000 4
C 38500 44400 1 0 0 sramcell.sym
{
T 39850 44850 5 10 1 1 0 6 1
refdes=L0
T 39300 45125 5 10 1 1 0 4 1
source=sramcell.sch
}
C 40600 44400 1 0 0 sramcell.sym
{
T 41950 44850 5 10 1 1 0 6 1
refdes=L1
T 40900 45050 5 10 1 1 0 0 1
source=sramcell.sch
}
C 42700 44400 1 0 0 sramcell.sym
{
T 44050 44850 5 10 1 1 0 6 1
refdes=L2
T 43000 45050 5 10 1 1 0 0 1
source=sramcell.sch
}
C 44800 44400 1 0 0 sramcell.sym
{
T 46150 44850 5 10 1 1 0 6 1
refdes=L3
T 45100 45050 5 10 1 1 0 0 1
source=sramcell.sch
}
C 37900 44800 1 0 0 in-1.sym
{
T 37900 45300 5 10 0 0 0 0 1
footprint=anchor
T 37900 45100 5 10 0 0 0 0 1
device=INPUT
T 38250 45050 5 10 1 1 180 0 1
refdes=S0
}
C 40000 44800 1 0 0 in-1.sym
{
T 40000 45300 5 10 0 0 0 0 1
footprint=anchor
T 40000 45100 5 10 0 0 0 0 1
device=INPUT
T 40350 45050 5 10 1 1 180 0 1
refdes=S1
}
C 42100 44800 1 0 0 in-1.sym
{
T 42100 45300 5 10 0 0 0 0 1
footprint=anchor
T 42100 45100 5 10 0 0 0 0 1
device=INPUT
T 42450 45050 5 10 1 1 180 0 1
refdes=S2
}
C 44200 44800 1 0 0 in-1.sym
{
T 44200 45300 5 10 0 0 0 0 1
footprint=anchor
T 44200 45100 5 10 0 0 0 0 1
device=INPUT
T 44550 45050 5 10 1 1 180 0 1
refdes=S3
}
C 41300 44100 1 0 0 gnd-1.sym
N 40100 45300 40100 46100 4
N 40100 46100 46400 46100 4
N 46400 46100 46400 45300 4
{
T 46400 45400 5 10 1 1 0 0 1
netname=R
}
N 38500 45300 38500 46000 4
{
T 38500 45400 5 10 1 1 0 6 1
netname=L
}
N 38500 46000 44800 46000 4
N 44800 46000 44800 45300 4
N 44300 45300 44300 46100 4
N 42700 45300 42700 46000 4
N 42200 45300 42200 46100 4
N 40600 45300 40600 46000 4
C 42400 48000 1 0 1 pdtc124.sym
{
T 42225 48100 5 10 1 1 0 0 1
refdes=Q3
T 41700 48500 5 10 0 1 0 6 1
footprint=sot323-bjt
T 42300 48700 5 10 0 1 0 6 1
value=PDTC124TU
}
C 42400 48600 1 0 1 2n7002.sym
{
T 42175 48900 5 10 1 1 0 7 1
refdes=M5
T 42300 49400 5 10 0 1 0 6 1
value=2N7002P
T 41900 49200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 40900 49200 5 10 0 1 0 6 1
device=NMOS
}
C 41000 47700 1 0 0 gnd-1.sym
N 42000 48700 42000 48500 4
C 39700 48600 1 0 0 2n7002.sym
{
T 39900 48900 5 10 1 1 0 1 1
refdes=M1
T 39800 49400 5 10 0 1 0 0 1
value=2N7002P
T 40200 49200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 41200 49200 5 10 0 1 0 0 1
device=NMOS
}
C 39700 48000 1 0 0 2n7002.sym
{
T 39900 48300 5 10 1 1 0 1 1
refdes=M2
T 39800 48800 5 10 0 1 0 0 1
value=2N7002P
T 40200 48600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 41200 48600 5 10 0 1 0 0 1
device=NMOS
}
N 40100 48500 40100 48700 4
C 43000 48800 1 0 1 in-1.sym
{
T 43000 49300 5 10 0 0 0 6 1
footprint=anchor
T 43000 49100 5 10 0 0 0 6 1
device=INPUT
T 43000 48900 5 10 1 1 180 7 1
refdes=Ret
}
C 39100 48200 1 0 0 in-1.sym
{
T 39100 48700 5 10 0 0 0 0 1
footprint=anchor
T 39100 48500 5 10 0 0 0 0 1
device=INPUT
T 39450 48450 5 10 1 1 180 0 1
refdes=Inc
}
N 40100 48000 42000 48000 4
N 40100 49200 43500 49200 4
N 38900 48900 39700 48900 4
N 42400 48300 42700 48300 4
N 42700 48300 42700 46000 4
N 38900 48900 38900 47300 4
N 38900 47300 39500 47300 4
C 39500 47000 1 0 0 not.sym
{
T 39750 47250 5 10 1 1 0 0 1
refdes=I1
}
C 41100 47000 1 0 0 not.sym
{
T 41350 47250 5 10 1 1 0 0 1
refdes=I2
}
N 40300 47300 41100 47300 4
N 39900 47600 41500 47600 4
C 39300 47500 1 0 0 in-1.sym
{
T 39300 48000 5 10 0 0 0 0 1
footprint=anchor
T 39300 47800 5 10 0 0 0 0 1
device=INPUT
T 39900 47800 5 10 1 1 180 0 1
refdes=Vpush
}
C 39800 46700 1 0 0 gnd-1.sym
C 41400 46700 1 0 0 gnd-1.sym
C 40000 46900 1 270 0 pdtc124.sym
{
T 40600 46800 5 10 1 1 270 0 1
refdes=Q1
T 40500 46200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 40700 46800 5 10 0 1 270 0 1
value=PDTC124TU
}
C 41600 46900 1 270 0 pdtc124.sym
{
T 42200 46800 5 10 1 1 270 0 1
refdes=Q2
T 42100 46200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 42300 46800 5 10 0 1 270 0 1
value=PDTC124TU
}
N 40300 47300 40300 46900 4
C 40000 46200 1 0 0 gnd-1.sym
C 41600 46200 1 0 0 gnd-1.sym
N 42100 46500 42100 46100 4
C 41300 48600 1 0 0 2n7002.sym
{
T 41400 49400 5 10 0 1 0 0 1
value=2N7002P
T 41800 49200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 42800 49200 5 10 0 1 0 0 1
device=NMOS
T 41500 48900 5 10 1 1 0 1 1
refdes=M3
}
C 41300 48000 1 0 0 2n7002.sym
{
T 41400 48800 5 10 0 1 0 0 1
value=2N7002P
T 41800 48600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 42800 48600 5 10 0 1 0 0 1
device=NMOS
T 41500 48300 5 10 1 1 0 1 1
refdes=M4
}
N 41700 48500 41700 48700 4
N 40100 48000 40100 48100 4
N 41700 48100 41700 48000 4
N 42000 48000 42000 48100 4
N 40100 49100 40100 49200 4
N 41700 49200 41700 49100 4
N 42000 49100 42000 49200 4
C 40700 48200 1 0 0 in-1.sym
{
T 40700 48700 5 10 0 0 0 0 1
footprint=anchor
T 40700 48500 5 10 0 0 0 0 1
device=INPUT
T 40650 48350 5 10 1 1 180 0 1
refdes=Jmp
}
C 44200 47800 1 0 0 gnd-1.sym
N 40500 46500 40500 46000 4
N 41900 46900 41900 47300 4
C 43500 48100 1 0 0 dflipflop.sym
{
T 43775 48725 5 10 1 1 0 0 1
source=dflipflops.sch
T 44550 48500 5 10 1 1 0 0 1
refdes=F
}
C 39100 45800 1 0 0 vdd-1.sym
C 44100 49600 1 0 0 vdd-1.sym
C 41200 49200 1 90 0 resistor-load.sym
{
T 40800 49500 5 10 0 0 90 0 1
device=RESISTOR
T 41000 49600 5 10 1 1 90 0 1
refdes=R1
T 41100 49600 5 10 0 1 90 0 1
footprint=0603-boxed
T 41100 49600 5 10 0 1 90 0 1
value=3.3k
}
C 40900 50100 1 0 0 vdd-1.sym
C 45500 49100 1 180 1 out-1.sym
{
T 45500 48600 5 10 0 0 180 6 1
footprint=anchor
T 45500 48800 5 10 0 0 180 6 1
device=OUTPUT
T 45775 48975 5 10 1 1 180 6 1
refdes=P
}
C 45500 49100 1 0 0 out-1.sym
{
T 45500 49600 5 10 0 0 0 0 1
footprint=anchor
T 45500 49400 5 10 0 0 0 0 1
device=OUTPUT
T 45775 49225 5 10 1 1 0 0 1
refdes=P#
}
C 46000 46800 1 0 0 gnd-1.sym
C 45500 47000 1 0 0 in-1.sym
{
T 45500 47500 5 10 0 0 0 0 1
footprint=anchor
T 45500 47300 5 10 0 0 0 0 1
device=INPUT
T 45800 47100 5 10 1 1 0 5 1
refdes=GND
}
C 45500 47300 1 0 0 in-1.sym
{
T 45500 47800 5 10 0 0 0 0 1
footprint=anchor
T 45500 47600 5 10 0 0 0 0 1
device=INPUT
T 45950 47550 5 10 1 1 180 0 1
refdes=Vdd
}
C 45900 47400 1 0 0 vdd-1.sym
C 38900 48900 1 0 0 tappedxnor.sym
{
T 38550 48900 5 10 1 1 0 4 1
refdes=S?
}
C 36400 48200 1 0 0 not.sym
{
T 36750 48500 5 10 1 1 0 4 1
refdes=I4
}
N 37900 48500 37200 48500 4
{
T 37800 48400 5 10 1 1 0 7 1
netname=PCi#
}
N 37900 48800 37700 48800 4
{
T 37600 48800 5 10 1 1 0 7 1
netname=P#
}
N 37900 49000 36400 49000 4
N 37900 49200 37700 49200 4
{
T 37600 49200 5 10 1 1 0 7 1
netname=P
}
C 38200 48400 1 270 0 out-1.sym
{
T 38500 48400 5 10 0 0 270 0 1
device=OUTPUT
T 38300 47800 5 10 1 1 0 5 1
refdes=PCo
T 38700 48400 5 10 0 0 270 0 1
footprint=anchor
}
N 45500 49200 45100 49200 4
{
T 45300 49250 5 10 1 1 0 3 1
netname=P#
}
N 45500 49000 45100 49000 4
{
T 45300 48950 5 10 1 1 0 5 1
netname=P
}
C 35800 48900 1 0 0 in-1.sym
{
T 35800 49200 5 10 0 0 0 0 1
device=INPUT
T 36100 49100 5 10 1 1 0 3 1
refdes=PCi
T 35800 49400 5 10 0 0 0 0 1
footprint=anchor
}
C 39200 44100 1 0 0 gnd-1.sym
C 45500 44100 1 0 0 gnd-1.sym
C 43400 44100 1 0 0 gnd-1.sym
C 41200 45800 1 0 0 vdd-1.sym
C 45400 45800 1 0 0 vdd-1.sym
C 43300 45800 1 0 0 vdd-1.sym
N 36400 49000 36400 48500 4
C 36600 48800 1 0 0 vdd-1.sym
N 37900 48500 37900 48600 4
C 36700 47900 1 0 0 gnd-1.sym
C 38400 48100 1 0 0 gnd-1.sym
C 38300 49400 1 0 0 vdd-1.sym
C 41800 40800 1 0 0 dflipflop.sym
{
T 43150 41200 5 10 1 1 0 7 1
refdes=G
T 42600 41450 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 41200 41800 1 0 0 in-1.sym
{
T 41200 42300 5 10 0 0 0 0 1
footprint=anchor
T 41200 42100 5 10 0 0 0 0 1
device=INPUT
T 41450 41950 5 10 1 1 0 3 1
refdes=O
}
C 43400 41800 1 0 0 out-1.sym
{
T 43400 42100 5 10 0 0 0 0 1
device=OUTPUT
T 43700 42000 5 10 1 1 0 3 1
refdes=I#
T 43400 42300 5 10 0 0 0 0 1
footprint=anchor
}
C 43400 41600 1 0 0 out-1.sym
{
T 43400 41900 5 10 0 0 0 0 1
device=OUTPUT
T 43600 41600 5 10 1 1 0 5 1
refdes=I
T 43400 42100 5 10 0 0 0 0 1
footprint=anchor
}
C 46400 46700 1 0 1 phi0.sym
C 42400 42300 1 0 0 vdd-1.sym
C 42500 40500 1 0 0 gnd-1.sym
C 41500 41200 1 0 0 phi0.sym
C 43200 48500 1 0 0 phi0.sym
C 55100 43500 1 0 1 phi0.sym
C 56200 46700 1 0 1 in-1.sym
{
T 56200 47200 5 10 0 0 0 6 1
footprint=anchor
T 56200 47000 5 10 0 0 0 6 1
device=INPUT
T 55900 46750 5 10 1 1 0 5 1
refdes=Q
}
C 48600 40400 1 0 0 sramcell2.sym
{
T 49400 41250 5 8 1 1 0 4 1
source=sramcell2.sch
T 49750 41450 5 10 1 1 0 0 1
refdes=K
}
N 48600 41700 47500 41700 4
C 49300 40100 1 0 0 gnd-1.sym
C 49200 42100 1 0 0 vdd-1.sym
C 48000 41400 1 0 0 in-1.sym
{
T 48000 41900 5 10 0 0 0 0 1
footprint=anchor
T 48000 41700 5 10 0 0 0 0 1
device=INPUT
T 48000 41500 5 10 1 1 0 7 1
refdes=WK
}
C 48000 40900 1 0 0 in-1.sym
{
T 48000 41400 5 10 0 0 0 0 1
footprint=anchor
T 48000 41200 5 10 0 0 0 0 1
device=INPUT
T 48000 41000 5 10 1 1 0 7 1
refdes=RK
}
N 48600 40800 47600 40800 4
N 50200 40800 50400 40800 4
{
T 50400 40800 5 10 1 1 0 1 1
netname=VK
}
N 50200 41700 50300 41700 4
N 55600 44200 54800 44200 4
C 54800 42000 1 0 0 nandod.sym
{
T 55200 42500 5 10 1 1 0 4 1
refdes=S?
}
C 55200 41700 1 0 1 gnd-1.sym
C 54000 42500 1 0 0 in-1.sym
{
T 54000 43000 5 10 0 0 0 0 1
footprint=anchor
T 54000 42800 5 10 0 0 180 8 1
device=INPUT
T 54000 42600 5 10 1 1 0 7 1
refdes=K#
}
C 54000 42300 1 0 0 in-1.sym
{
T 54000 42800 5 10 0 0 0 0 1
footprint=anchor
T 54000 42600 5 10 0 0 180 8 1
device=INPUT
T 54000 42400 5 10 1 1 0 7 1
refdes=QK
}
C 53500 46200 1 0 0 in-1.sym
{
T 53500 46700 5 10 0 0 0 0 1
footprint=anchor
T 53500 46500 5 10 0 0 180 8 1
device=INPUT
T 53500 46300 5 10 1 1 0 7 1
refdes=QA
}
T 52900 45800 9 12 1 0 0 0 1
Need to hook in QA
N 54600 42600 54800 42600 4
N 54600 42400 54800 42400 4
C 40700 48800 1 0 0 in-1.sym
{
T 40700 49300 5 10 0 0 0 0 1
footprint=anchor
T 40700 49100 5 10 0 0 180 8 1
device=INPUT
T 40700 48900 5 10 1 1 0 7 1
refdes=J
}
