{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538022484253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538022484263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 23:28:04 2018 " "Processing started: Wed Sep 26 23:28:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538022484263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022484263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022484263 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1538022484622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rtl/ROM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494620 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "programMem.v(37) " "Verilog HDL information at programMem.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/programMem.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/programMem.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538022494620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/programmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/programmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 programMem " "Found entity 1: programMem" {  } { { "rtl/programMem.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/programMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "rtl/MIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/MIR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/csai.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/csai.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSAI " "Found entity 1: CSAI" {  } { { "rtl/CSAI.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CSAI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cs_address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cs_address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CS_Address_MUX " "Found entity 1: CS_Address_MUX" {  } { { "rtl/CS_address_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CS_address_MUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cbl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CBL " "Found entity 1: CBL" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX " "Found entity 1: CC_MUX" {  } { { "rtl/CC_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BUS " "Found entity 1: CC_BUS" {  } { { "rtl/CC_BUS.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_BUS.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegIR " "Found entity 1: SC_RegIR" {  } { { "rtl/SC_RegIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regmir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regmir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegMIR " "Found entity 1: SC_RegMIR" {  } { { "rtl/SC_RegMIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegMIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/c_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/c_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 C_BUS_MUX " "Found entity 1: C_BUS_MUX" {  } { { "rtl/C_BUS_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/C_BUS_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpsr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPSR " "Found entity 1: SC_RegPSR" {  } { { "rtl/SC_RegPSR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegPSR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX_REG " "Found entity 1: CC_MUX_REG" {  } { { "rtl/CC_MUX_REG.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUX_REG.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538022494650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(16) " "Verilog HDL Parameter Declaration warning at CBL.v(16): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(17) " "Verilog HDL Parameter Declaration warning at CBL.v(17): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(18) " "Verilog HDL Parameter Declaration warning at CBL.v(18): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1538022494650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538022494690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM WB_SYSTEM:WB_SYSTEM_u0 " "Elaborating entity \"WB_SYSTEM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\"" {  } { { "BB_SYSTEM.v" "WB_SYSTEM_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494690 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WB_SYSTEM_DataBUSDisplay_Out WB_SYSTEM.v(41) " "Output port \"WB_SYSTEM_DataBUSDisplay_Out\" at WB_SYSTEM.v(41) has no driver" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538022494690 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDataPath WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Elaborating entity \"uDataPath\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_r1 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_r1\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_r1" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_pc " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_pc\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_pc" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegIR WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegIR:SC_RegIR_ir " "Elaborating entity \"SC_RegIR\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegIR:SC_RegIR_ir\"" {  } { { "rtl/uDataPath.v" "SC_RegIR_ir" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_r0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_r0\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_r0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DECODER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_A " "Elaborating entity \"CC_DECODER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_A\"" {  } { { "rtl/uDataPath.v" "CC_DECODER_A" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX_REG WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUX_REG:CC_MUX_REG_A " "Elaborating entity \"CC_MUX_REG\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUX_REG:CC_MUX_REG_A\"" {  } { { "rtl/uDataPath.v" "CC_MUX_REG_A" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CC_MUX_REG.v(105) " "Verilog HDL Case Statement warning at CC_MUX_REG.v(105): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/CC_MUX_REG.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUX_REG.v" 105 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_MUX_REG:CC_MUX_REG_A"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CC_MUX_REG.v(105) " "Verilog HDL Case Statement information at CC_MUX_REG.v(105): all case item expressions in this case statement are onehot" {  } { { "rtl/CC_MUX_REG.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUX_REG.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_MUX_REG:CC_MUX_REG_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BUS WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_BUS:CC_BUS_A " "Elaborating entity \"CC_BUS\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_BUS:CC_BUS_A\"" {  } { { "rtl/uDataPath.v" "CC_BUS_A" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUX:CC_MUX_A " "Elaborating entity \"CC_MUX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUX:CC_MUX_A\"" {  } { { "rtl/uDataPath.v" "CC_MUX_A" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_BUS_MUX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|C_BUS_MUX:SC_C_BUS_MUX " "Elaborating entity \"C_BUS_MUX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|C_BUS_MUX:SC_C_BUS_MUX\"" {  } { { "rtl/uDataPath.v" "SC_C_BUS_MUX" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/uDataPath.v" "CC_ALU_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(58) " "Verilog HDL or VHDL warning at CC_ALU.v(58): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(59) " "Verilog HDL or VHDL warning at CC_ALU.v(59): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPSR WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegPSR:SC_RegGENERAL_psr " "Elaborating entity \"SC_RegPSR\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegPSR:SC_RegGENERAL_psr\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_psr" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|MIR:SC_MIR " "Elaborating entity \"MIR\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|MIR:SC_MIR\"" {  } { { "rtl/uDataPath.v" "SC_MIR" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|ROM:SC_ROM " "Elaborating entity \"ROM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|ROM:SC_ROM\"" {  } { { "rtl/uDataPath.v" "SC_ROM" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CS_Address_MUX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CS_Address_MUX:SC_ADDRESS_MUX " "Elaborating entity \"CS_Address_MUX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CS_Address_MUX:SC_ADDRESS_MUX\"" {  } { { "rtl/uDataPath.v" "SC_ADDRESS_MUX" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSAI WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CSAI:SC_CSAI " "Elaborating entity \"CSAI\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CSAI:SC_CSAI\"" {  } { { "rtl/uDataPath.v" "SC_CSAI" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CBL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CBL:SC_CBL " "Elaborating entity \"CBL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CBL:SC_CBL\"" {  } { { "rtl/uDataPath.v" "SC_CBL" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programMem WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|programMem:PROGRAM_MEM " "Elaborating entity \"programMem\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|programMem:PROGRAM_MEM\"" {  } { { "rtl/uDataPath.v" "PROGRAM_MEM" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022494740 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "programMem.v(41) " "Verilog HDL Case Statement warning at programMem.v(41): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/programMem.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/programMem.v" 41 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1538022494740 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|programMem:PROGRAM_MEM"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538022495265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[0\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[0\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[1\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[2\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[3\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[4\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[5\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[6\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[7\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[8\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[8\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[9\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[9\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[10\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[10\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[11\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[11\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[12\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[12\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[13\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[13\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[14\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[14\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[15\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[15\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[16\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[16\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[17\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[17\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[18\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[18\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[19\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[19\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[20\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[20\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[21\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[21\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[22\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[22\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[23\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[23\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[24\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[24\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[25\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[25\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[26\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[26\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[27\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[27\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[28\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[28\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[29\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[29\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[30\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[30\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[31\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[31\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538022495293 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538022495293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022495311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538022495391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538022495391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_CLOCK_50 " "No output dependent on input pin \"BB_SYSTEM_CLOCK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538022495421 "|BB_SYSTEM|BB_SYSTEM_CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_Reset_InHigh " "No output dependent on input pin \"BB_SYSTEM_Reset_InHigh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538022495421 "|BB_SYSTEM|BB_SYSTEM_Reset_InHigh"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538022495421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538022495421 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538022495421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538022495421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538022495431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 23:28:15 2018 " "Processing ended: Wed Sep 26 23:28:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538022495431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538022495431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538022495431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538022495431 ""}
