/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[68] ? in_data[53] : in_data[24];
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z : in_data[56];
  assign celloutsig_0_32z = !(celloutsig_0_30z ? celloutsig_0_9z : celloutsig_0_23z[12]);
  assign celloutsig_0_40z = !(celloutsig_0_31z ? celloutsig_0_20z : celloutsig_0_22z);
  assign celloutsig_0_14z = !(celloutsig_0_11z ? celloutsig_0_10z[4] : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_16z[0]);
  assign celloutsig_0_30z = ~((celloutsig_0_4z[5] | celloutsig_0_22z) & (celloutsig_0_25z | celloutsig_0_16z[1]));
  assign celloutsig_0_5z = ~((in_data[71] | celloutsig_0_0z) & (in_data[90] | celloutsig_0_1z));
  assign celloutsig_0_1z = ~((in_data[42] | in_data[71]) & (celloutsig_0_0z | in_data[27]));
  assign celloutsig_0_31z = ~(celloutsig_0_18z ^ celloutsig_0_15z);
  assign celloutsig_0_46z = ~(celloutsig_0_14z ^ in_data[18]);
  assign celloutsig_1_5z = ~(in_data[190] ^ celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_12z);
  assign celloutsig_0_17z = ~(celloutsig_0_16z[6] ^ in_data[15]);
  always_ff @(posedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 21'h000000;
    else _00_ <= { in_data[113:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[135:125], celloutsig_1_0z } > in_data[117:106];
  assign celloutsig_0_6z = { in_data[30:13], celloutsig_0_2z } > { in_data[31:16], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[79:72], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0] } > { in_data[53:50], celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0], celloutsig_0_6z, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0], celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_4z[6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z } > { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_8z[4:0], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0] } > { celloutsig_0_8z[5:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_4z[5:2], celloutsig_0_1z, celloutsig_0_4z[0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z } > { celloutsig_0_13z[8:6], celloutsig_0_7z, celloutsig_0_13z[0] };
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[168] & ~(in_data[136]);
  assign celloutsig_0_18z = celloutsig_0_17z & ~(celloutsig_0_4z[0]);
  assign celloutsig_0_25z = celloutsig_0_1z & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_34z = celloutsig_0_4z[2] ? { celloutsig_0_23z[2:1], celloutsig_0_15z } : { celloutsig_0_23z[10], celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_35z = celloutsig_0_12z ? { celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_27z } : { celloutsig_0_28z, celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_4z[0], celloutsig_0_22z };
  assign { celloutsig_0_4z[6:2], celloutsig_0_4z[0] } = celloutsig_0_3z ? { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, 1'h1, celloutsig_0_0z, celloutsig_0_2z } : { in_data[61:59], celloutsig_0_2z, 1'h0, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[2] ? { celloutsig_0_4z[5:3], celloutsig_0_3z, celloutsig_0_1z } : in_data[55:51];
  assign celloutsig_0_8z = celloutsig_0_5z ? in_data[60:55] : { celloutsig_0_1z, celloutsig_0_0z, 1'h0, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign { celloutsig_0_13z[8:6], celloutsig_0_13z[0] } = celloutsig_0_11z ? { in_data[56:54], celloutsig_0_0z } : { 1'h0, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_12z ? { celloutsig_0_13z[7:6], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_22z } : { celloutsig_0_16z[6:3], celloutsig_0_13z[8:6], celloutsig_0_7z, celloutsig_0_13z[0], celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_5z & celloutsig_0_20z;
  assign celloutsig_0_9z = celloutsig_0_1z & celloutsig_0_7z[1];
  assign celloutsig_0_22z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z[6:2], celloutsig_0_4z[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_24z = | { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z, in_data[33:17] };
  assign celloutsig_0_36z = ^ { celloutsig_0_10z[4:3], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_32z, celloutsig_0_2z };
  assign celloutsig_0_38z = ^ { celloutsig_0_23z[4:3], celloutsig_0_3z };
  assign celloutsig_0_39z = ^ { celloutsig_0_4z[6:5], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_0_49z = ^ { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_46z, celloutsig_0_34z, celloutsig_0_46z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_57z = ^ { celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_0_58z = ^ { celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_49z, celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_15z };
  assign celloutsig_1_19z = ^ _00_[9:7];
  assign celloutsig_0_15z = ^ { in_data[58:35], celloutsig_0_6z };
  assign celloutsig_0_28z = ^ { in_data[74:49], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_10z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_8z[1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_16z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_16z = in_data[45:37];
  assign celloutsig_0_13z[5:1] = celloutsig_0_7z;
  assign celloutsig_0_4z[1] = celloutsig_0_1z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
