Simulator report for mic1
Thu Jun 12 22:50:10 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 1.6 us        ;
; Simulation Netlist Size     ; 297 nodes     ;
; Simulation Coverage         ;       4.71 %  ;
; Total Number of Transitions ; 535           ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone II    ;
; Device                      ; EP2C15AF484C6 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                              ;               ;
; Vector input source                                                                        ; C:/Users/peedr/OneDrive/Área de Trabalho/MIC1/register_32bit.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                               ; On            ;
; Check outputs                                                                              ; Off                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       4.71 % ;
; Total nodes checked                                 ; 297          ;
; Total output ports checked                          ; 297          ;
; Total output ports with complete 1/0-value coverage ; 14           ;
; Total output ports with no 1/0-value coverage       ; 215          ;
; Total output ports with no 1-value coverage         ; 280          ;
; Total output ports with no 0-value coverage         ; 218          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                        ;
+-------------------------------+---------------------------------+------------------+
; Node Name                     ; Output Port Name                ; Output Port Type ;
+-------------------------------+---------------------------------+------------------+
; |REGISTER32bit|inst12         ; |REGISTER32bit|inst12           ; combout          ;
; |REGISTER32bit|LOAD           ; |REGISTER32bit|LOAD~corein      ; combout          ;
; |REGISTER32bit|IN_SELECT      ; |REGISTER32bit|IN_SELECT~corein ; combout          ;
; |REGISTER32bit|IN_C[4]        ; |REGISTER32bit|IN_C[4]~corein   ; combout          ;
; |REGISTER32bit|IN_C[3]        ; |REGISTER32bit|IN_C[3]~corein   ; combout          ;
; |REGISTER32bit|IN_MEM[3]      ; |REGISTER32bit|IN_MEM[3]~corein ; combout          ;
; |REGISTER32bit|IN_C[2]        ; |REGISTER32bit|IN_C[2]~corein   ; combout          ;
; |REGISTER32bit|IN_MEM[2]      ; |REGISTER32bit|IN_MEM[2]~corein ; combout          ;
; |REGISTER32bit|IN_C[1]        ; |REGISTER32bit|IN_C[1]~corein   ; combout          ;
; |REGISTER32bit|IN_MEM[1]      ; |REGISTER32bit|IN_MEM[1]~corein ; combout          ;
; |REGISTER32bit|IN_MEM[0]      ; |REGISTER32bit|IN_MEM[0]~corein ; combout          ;
; |REGISTER32bit|CLOCK          ; |REGISTER32bit|CLOCK~corein     ; combout          ;
; |REGISTER32bit|LOAD~clkctrl   ; |REGISTER32bit|LOAD~clkctrl     ; outclk           ;
; |REGISTER32bit|inst12~clkctrl ; |REGISTER32bit|inst12~clkctrl   ; outclk           ;
+-------------------------------+---------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |REGISTER32bit|REGISTER_8bit:inst13|inst~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst13|inst~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst~2           ; |REGISTER32bit|REGISTER_8bit:inst13|inst~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~_emulated ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~2         ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst11|inst~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~2           ; |REGISTER32bit|REGISTER_8bit:inst11|inst~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~_emulated ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~_emulated ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~2         ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~2         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~_emulated     ; |REGISTER32bit|REGISTER_8bit:inst|inst~_emulated     ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~2             ; |REGISTER32bit|REGISTER_8bit:inst|inst~2             ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst11~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst11~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst16~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst16~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst20~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst20~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst12~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst12~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst13~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst13~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst24~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst24~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~_emulated   ; |REGISTER32bit|REGISTER_8bit:inst|inst28~_emulated   ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~2           ; |REGISTER32bit|REGISTER_8bit:inst|inst28~2           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~_emulated  ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~_emulated  ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~2          ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~2          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~_emulated    ; |REGISTER32bit|REGISTER_8bit:inst5|inst~_emulated    ; regout           ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~2            ; |REGISTER32bit|REGISTER_8bit:inst5|inst~2            ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst~3           ; |REGISTER32bit|REGISTER_8bit:inst13|inst~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~3         ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~3           ; |REGISTER32bit|REGISTER_8bit:inst11|inst~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~3         ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~3         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~3             ; |REGISTER32bit|REGISTER_8bit:inst|inst~3             ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst11~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst16~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst20~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst12~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst13~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst24~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~3           ; |REGISTER32bit|REGISTER_8bit:inst|inst28~3           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~3          ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~3          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~3            ; |REGISTER32bit|REGISTER_8bit:inst5|inst~3            ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst~1           ; |REGISTER32bit|REGISTER_8bit:inst13|inst~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~1         ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~1           ; |REGISTER32bit|REGISTER_8bit:inst11|inst~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~1         ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~1         ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~1             ; |REGISTER32bit|REGISTER_8bit:inst|inst~1             ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst11~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst16~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst20~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst12~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst13~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst24~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~1           ; |REGISTER32bit|REGISTER_8bit:inst|inst28~1           ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~1          ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~1          ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~1            ; |REGISTER32bit|REGISTER_8bit:inst5|inst~1            ; combout          ;
; |REGISTER32bit|OUTPUT[31]                            ; |REGISTER32bit|OUTPUT[31]                            ; padio            ;
; |REGISTER32bit|OUTPUT[30]                            ; |REGISTER32bit|OUTPUT[30]                            ; padio            ;
; |REGISTER32bit|OUTPUT[29]                            ; |REGISTER32bit|OUTPUT[29]                            ; padio            ;
; |REGISTER32bit|OUTPUT[28]                            ; |REGISTER32bit|OUTPUT[28]                            ; padio            ;
; |REGISTER32bit|OUTPUT[27]                            ; |REGISTER32bit|OUTPUT[27]                            ; padio            ;
; |REGISTER32bit|OUTPUT[26]                            ; |REGISTER32bit|OUTPUT[26]                            ; padio            ;
; |REGISTER32bit|OUTPUT[25]                            ; |REGISTER32bit|OUTPUT[25]                            ; padio            ;
; |REGISTER32bit|OUTPUT[24]                            ; |REGISTER32bit|OUTPUT[24]                            ; padio            ;
; |REGISTER32bit|OUTPUT[23]                            ; |REGISTER32bit|OUTPUT[23]                            ; padio            ;
; |REGISTER32bit|OUTPUT[22]                            ; |REGISTER32bit|OUTPUT[22]                            ; padio            ;
; |REGISTER32bit|OUTPUT[21]                            ; |REGISTER32bit|OUTPUT[21]                            ; padio            ;
; |REGISTER32bit|OUTPUT[20]                            ; |REGISTER32bit|OUTPUT[20]                            ; padio            ;
; |REGISTER32bit|OUTPUT[19]                            ; |REGISTER32bit|OUTPUT[19]                            ; padio            ;
; |REGISTER32bit|OUTPUT[18]                            ; |REGISTER32bit|OUTPUT[18]                            ; padio            ;
; |REGISTER32bit|OUTPUT[17]                            ; |REGISTER32bit|OUTPUT[17]                            ; padio            ;
; |REGISTER32bit|OUTPUT[16]                            ; |REGISTER32bit|OUTPUT[16]                            ; padio            ;
; |REGISTER32bit|OUTPUT[15]                            ; |REGISTER32bit|OUTPUT[15]                            ; padio            ;
; |REGISTER32bit|OUTPUT[14]                            ; |REGISTER32bit|OUTPUT[14]                            ; padio            ;
; |REGISTER32bit|OUTPUT[13]                            ; |REGISTER32bit|OUTPUT[13]                            ; padio            ;
; |REGISTER32bit|OUTPUT[12]                            ; |REGISTER32bit|OUTPUT[12]                            ; padio            ;
; |REGISTER32bit|OUTPUT[11]                            ; |REGISTER32bit|OUTPUT[11]                            ; padio            ;
; |REGISTER32bit|OUTPUT[10]                            ; |REGISTER32bit|OUTPUT[10]                            ; padio            ;
; |REGISTER32bit|OUTPUT[9]                             ; |REGISTER32bit|OUTPUT[9]                             ; padio            ;
; |REGISTER32bit|OUTPUT[8]                             ; |REGISTER32bit|OUTPUT[8]                             ; padio            ;
; |REGISTER32bit|OUTPUT[7]                             ; |REGISTER32bit|OUTPUT[7]                             ; padio            ;
; |REGISTER32bit|OUTPUT[6]                             ; |REGISTER32bit|OUTPUT[6]                             ; padio            ;
; |REGISTER32bit|OUTPUT[5]                             ; |REGISTER32bit|OUTPUT[5]                             ; padio            ;
; |REGISTER32bit|OUTPUT[4]                             ; |REGISTER32bit|OUTPUT[4]                             ; padio            ;
; |REGISTER32bit|OUTPUT[3]                             ; |REGISTER32bit|OUTPUT[3]                             ; padio            ;
; |REGISTER32bit|OUTPUT[2]                             ; |REGISTER32bit|OUTPUT[2]                             ; padio            ;
; |REGISTER32bit|OUTPUT[1]                             ; |REGISTER32bit|OUTPUT[1]                             ; padio            ;
; |REGISTER32bit|OUTPUT[0]                             ; |REGISTER32bit|OUTPUT[0]                             ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[31]                        ; |REGISTER32bit|OUTPUT_MEM[31]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[30]                        ; |REGISTER32bit|OUTPUT_MEM[30]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[29]                        ; |REGISTER32bit|OUTPUT_MEM[29]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[28]                        ; |REGISTER32bit|OUTPUT_MEM[28]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[27]                        ; |REGISTER32bit|OUTPUT_MEM[27]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[26]                        ; |REGISTER32bit|OUTPUT_MEM[26]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[25]                        ; |REGISTER32bit|OUTPUT_MEM[25]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[24]                        ; |REGISTER32bit|OUTPUT_MEM[24]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[23]                        ; |REGISTER32bit|OUTPUT_MEM[23]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[22]                        ; |REGISTER32bit|OUTPUT_MEM[22]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[21]                        ; |REGISTER32bit|OUTPUT_MEM[21]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[20]                        ; |REGISTER32bit|OUTPUT_MEM[20]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[19]                        ; |REGISTER32bit|OUTPUT_MEM[19]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[18]                        ; |REGISTER32bit|OUTPUT_MEM[18]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[17]                        ; |REGISTER32bit|OUTPUT_MEM[17]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[16]                        ; |REGISTER32bit|OUTPUT_MEM[16]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[15]                        ; |REGISTER32bit|OUTPUT_MEM[15]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[14]                        ; |REGISTER32bit|OUTPUT_MEM[14]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[13]                        ; |REGISTER32bit|OUTPUT_MEM[13]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[12]                        ; |REGISTER32bit|OUTPUT_MEM[12]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[11]                        ; |REGISTER32bit|OUTPUT_MEM[11]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[10]                        ; |REGISTER32bit|OUTPUT_MEM[10]                        ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[9]                         ; |REGISTER32bit|OUTPUT_MEM[9]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[8]                         ; |REGISTER32bit|OUTPUT_MEM[8]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[7]                         ; |REGISTER32bit|OUTPUT_MEM[7]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[6]                         ; |REGISTER32bit|OUTPUT_MEM[6]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[5]                         ; |REGISTER32bit|OUTPUT_MEM[5]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[4]                         ; |REGISTER32bit|OUTPUT_MEM[4]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[3]                         ; |REGISTER32bit|OUTPUT_MEM[3]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[2]                         ; |REGISTER32bit|OUTPUT_MEM[2]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[1]                         ; |REGISTER32bit|OUTPUT_MEM[1]                         ; padio            ;
; |REGISTER32bit|OUTPUT_MEM[0]                         ; |REGISTER32bit|OUTPUT_MEM[0]                         ; padio            ;
; |REGISTER32bit|IN_LOAD[31]                           ; |REGISTER32bit|IN_LOAD[31]~corein                    ; combout          ;
; |REGISTER32bit|OUT_EN                                ; |REGISTER32bit|OUT_EN~corein                         ; combout          ;
; |REGISTER32bit|IN_LOAD[30]                           ; |REGISTER32bit|IN_LOAD[30]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[29]                           ; |REGISTER32bit|IN_LOAD[29]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[28]                           ; |REGISTER32bit|IN_LOAD[28]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[27]                           ; |REGISTER32bit|IN_LOAD[27]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[26]                           ; |REGISTER32bit|IN_LOAD[26]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[25]                           ; |REGISTER32bit|IN_LOAD[25]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[24]                           ; |REGISTER32bit|IN_LOAD[24]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[23]                           ; |REGISTER32bit|IN_LOAD[23]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[22]                           ; |REGISTER32bit|IN_LOAD[22]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[21]                           ; |REGISTER32bit|IN_LOAD[21]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[20]                           ; |REGISTER32bit|IN_LOAD[20]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[19]                           ; |REGISTER32bit|IN_LOAD[19]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[18]                           ; |REGISTER32bit|IN_LOAD[18]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[17]                           ; |REGISTER32bit|IN_LOAD[17]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[16]                           ; |REGISTER32bit|IN_LOAD[16]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[15]                           ; |REGISTER32bit|IN_LOAD[15]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[14]                           ; |REGISTER32bit|IN_LOAD[14]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[13]                           ; |REGISTER32bit|IN_LOAD[13]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[12]                           ; |REGISTER32bit|IN_LOAD[12]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[11]                           ; |REGISTER32bit|IN_LOAD[11]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[10]                           ; |REGISTER32bit|IN_LOAD[10]~corein                    ; combout          ;
; |REGISTER32bit|IN_LOAD[9]                            ; |REGISTER32bit|IN_LOAD[9]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[8]                            ; |REGISTER32bit|IN_LOAD[8]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[7]                            ; |REGISTER32bit|IN_LOAD[7]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[6]                            ; |REGISTER32bit|IN_LOAD[6]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[5]                            ; |REGISTER32bit|IN_LOAD[5]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[4]                            ; |REGISTER32bit|IN_LOAD[4]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[3]                            ; |REGISTER32bit|IN_LOAD[3]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[2]                            ; |REGISTER32bit|IN_LOAD[2]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[1]                            ; |REGISTER32bit|IN_LOAD[1]~corein                     ; combout          ;
; |REGISTER32bit|IN_LOAD[0]                            ; |REGISTER32bit|IN_LOAD[0]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[31]                              ; |REGISTER32bit|IN_C[31]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[31]                            ; |REGISTER32bit|IN_MEM[31]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[30]                              ; |REGISTER32bit|IN_C[30]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[30]                            ; |REGISTER32bit|IN_MEM[30]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[29]                              ; |REGISTER32bit|IN_C[29]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[29]                            ; |REGISTER32bit|IN_MEM[29]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[28]                              ; |REGISTER32bit|IN_C[28]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[28]                            ; |REGISTER32bit|IN_MEM[28]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[27]                              ; |REGISTER32bit|IN_C[27]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[27]                            ; |REGISTER32bit|IN_MEM[27]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[26]                              ; |REGISTER32bit|IN_C[26]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[26]                            ; |REGISTER32bit|IN_MEM[26]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[25]                              ; |REGISTER32bit|IN_C[25]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[25]                            ; |REGISTER32bit|IN_MEM[25]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[24]                              ; |REGISTER32bit|IN_C[24]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[24]                            ; |REGISTER32bit|IN_MEM[24]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[23]                              ; |REGISTER32bit|IN_C[23]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[23]                            ; |REGISTER32bit|IN_MEM[23]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[22]                              ; |REGISTER32bit|IN_C[22]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[22]                            ; |REGISTER32bit|IN_MEM[22]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[21]                              ; |REGISTER32bit|IN_C[21]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[21]                            ; |REGISTER32bit|IN_MEM[21]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[20]                              ; |REGISTER32bit|IN_C[20]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[20]                            ; |REGISTER32bit|IN_MEM[20]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[19]                              ; |REGISTER32bit|IN_C[19]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[19]                            ; |REGISTER32bit|IN_MEM[19]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[18]                              ; |REGISTER32bit|IN_C[18]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[18]                            ; |REGISTER32bit|IN_MEM[18]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[17]                              ; |REGISTER32bit|IN_C[17]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[17]                            ; |REGISTER32bit|IN_MEM[17]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[16]                              ; |REGISTER32bit|IN_C[16]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[16]                            ; |REGISTER32bit|IN_MEM[16]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[15]                              ; |REGISTER32bit|IN_C[15]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[15]                            ; |REGISTER32bit|IN_MEM[15]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[14]                              ; |REGISTER32bit|IN_C[14]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[14]                            ; |REGISTER32bit|IN_MEM[14]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[13]                              ; |REGISTER32bit|IN_C[13]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[13]                            ; |REGISTER32bit|IN_MEM[13]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[12]                              ; |REGISTER32bit|IN_C[12]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[12]                            ; |REGISTER32bit|IN_MEM[12]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[11]                              ; |REGISTER32bit|IN_C[11]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[11]                            ; |REGISTER32bit|IN_MEM[11]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[10]                              ; |REGISTER32bit|IN_C[10]~corein                       ; combout          ;
; |REGISTER32bit|IN_MEM[10]                            ; |REGISTER32bit|IN_MEM[10]~corein                     ; combout          ;
; |REGISTER32bit|IN_C[9]                               ; |REGISTER32bit|IN_C[9]~corein                        ; combout          ;
; |REGISTER32bit|IN_MEM[9]                             ; |REGISTER32bit|IN_MEM[9]~corein                      ; combout          ;
; |REGISTER32bit|IN_C[8]                               ; |REGISTER32bit|IN_C[8]~corein                        ; combout          ;
; |REGISTER32bit|IN_MEM[8]                             ; |REGISTER32bit|IN_MEM[8]~corein                      ; combout          ;
; |REGISTER32bit|IN_C[7]                               ; |REGISTER32bit|IN_C[7]~corein                        ; combout          ;
; |REGISTER32bit|IN_MEM[7]                             ; |REGISTER32bit|IN_MEM[7]~corein                      ; combout          ;
; |REGISTER32bit|IN_C[6]                               ; |REGISTER32bit|IN_C[6]~corein                        ; combout          ;
; |REGISTER32bit|IN_MEM[6]                             ; |REGISTER32bit|IN_MEM[6]~corein                      ; combout          ;
; |REGISTER32bit|IN_MEM[5]                             ; |REGISTER32bit|IN_MEM[5]~corein                      ; combout          ;
; |REGISTER32bit|IN_C[0]                               ; |REGISTER32bit|IN_C[0]~corein                        ; combout          ;
; |REGISTER32bit|WRITE_EN                              ; |REGISTER32bit|WRITE_EN~corein                       ; combout          ;
+------------------------------------------------------+------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                       ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |REGISTER32bit|REGISTER_8bit:inst13|inst~2   ; |REGISTER32bit|REGISTER_8bit:inst13|inst~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~2 ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~2   ; |REGISTER32bit|REGISTER_8bit:inst11|inst~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~2 ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~2 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~2     ; |REGISTER32bit|REGISTER_8bit:inst|inst~2     ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst11~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst16~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst20~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst12~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst13~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst24~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~2   ; |REGISTER32bit|REGISTER_8bit:inst|inst28~2   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~2  ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~2  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~2    ; |REGISTER32bit|REGISTER_8bit:inst5|inst~2    ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst~3   ; |REGISTER32bit|REGISTER_8bit:inst13|inst~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~3 ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~3   ; |REGISTER32bit|REGISTER_8bit:inst11|inst~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~3 ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~3 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~3     ; |REGISTER32bit|REGISTER_8bit:inst|inst~3     ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst11~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst16~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst20~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst12~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst13~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst24~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~3   ; |REGISTER32bit|REGISTER_8bit:inst|inst28~3   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~3  ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~3  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~3    ; |REGISTER32bit|REGISTER_8bit:inst5|inst~3    ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst~1   ; |REGISTER32bit|REGISTER_8bit:inst13|inst~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst11~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst11~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst16~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst16~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst20~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst20~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst12~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst12~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst13~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst13~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst24~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst24~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst13|inst28~1 ; |REGISTER32bit|REGISTER_8bit:inst13|inst28~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst~1   ; |REGISTER32bit|REGISTER_8bit:inst11|inst~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst11~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst11~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst16~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst16~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst20~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst20~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst12~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst12~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst13~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst13~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst24~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst24~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst11|inst28~1 ; |REGISTER32bit|REGISTER_8bit:inst11|inst28~1 ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst~1     ; |REGISTER32bit|REGISTER_8bit:inst|inst~1     ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst11~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst11~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst16~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst16~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst20~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst20~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst12~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst12~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst13~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst13~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst24~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst24~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst|inst28~1   ; |REGISTER32bit|REGISTER_8bit:inst|inst28~1   ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst28~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst28~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst24~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst24~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst13~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst13~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst12~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst12~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst20~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst20~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst16~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst16~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst11~1  ; |REGISTER32bit|REGISTER_8bit:inst5|inst11~1  ; combout          ;
; |REGISTER32bit|REGISTER_8bit:inst5|inst~1    ; |REGISTER32bit|REGISTER_8bit:inst5|inst~1    ; combout          ;
; |REGISTER32bit|OUTPUT[31]                    ; |REGISTER32bit|OUTPUT[31]                    ; padio            ;
; |REGISTER32bit|OUTPUT[30]                    ; |REGISTER32bit|OUTPUT[30]                    ; padio            ;
; |REGISTER32bit|OUTPUT[29]                    ; |REGISTER32bit|OUTPUT[29]                    ; padio            ;
; |REGISTER32bit|OUTPUT[28]                    ; |REGISTER32bit|OUTPUT[28]                    ; padio            ;
; |REGISTER32bit|OUTPUT[27]                    ; |REGISTER32bit|OUTPUT[27]                    ; padio            ;
; |REGISTER32bit|OUTPUT[26]                    ; |REGISTER32bit|OUTPUT[26]                    ; padio            ;
; |REGISTER32bit|OUTPUT[25]                    ; |REGISTER32bit|OUTPUT[25]                    ; padio            ;
; |REGISTER32bit|OUTPUT[24]                    ; |REGISTER32bit|OUTPUT[24]                    ; padio            ;
; |REGISTER32bit|OUTPUT[23]                    ; |REGISTER32bit|OUTPUT[23]                    ; padio            ;
; |REGISTER32bit|OUTPUT[22]                    ; |REGISTER32bit|OUTPUT[22]                    ; padio            ;
; |REGISTER32bit|OUTPUT[21]                    ; |REGISTER32bit|OUTPUT[21]                    ; padio            ;
; |REGISTER32bit|OUTPUT[20]                    ; |REGISTER32bit|OUTPUT[20]                    ; padio            ;
; |REGISTER32bit|OUTPUT[19]                    ; |REGISTER32bit|OUTPUT[19]                    ; padio            ;
; |REGISTER32bit|OUTPUT[18]                    ; |REGISTER32bit|OUTPUT[18]                    ; padio            ;
; |REGISTER32bit|OUTPUT[17]                    ; |REGISTER32bit|OUTPUT[17]                    ; padio            ;
; |REGISTER32bit|OUTPUT[16]                    ; |REGISTER32bit|OUTPUT[16]                    ; padio            ;
; |REGISTER32bit|OUTPUT[15]                    ; |REGISTER32bit|OUTPUT[15]                    ; padio            ;
; |REGISTER32bit|OUTPUT[14]                    ; |REGISTER32bit|OUTPUT[14]                    ; padio            ;
; |REGISTER32bit|OUTPUT[13]                    ; |REGISTER32bit|OUTPUT[13]                    ; padio            ;
; |REGISTER32bit|OUTPUT[12]                    ; |REGISTER32bit|OUTPUT[12]                    ; padio            ;
; |REGISTER32bit|OUTPUT[11]                    ; |REGISTER32bit|OUTPUT[11]                    ; padio            ;
; |REGISTER32bit|OUTPUT[10]                    ; |REGISTER32bit|OUTPUT[10]                    ; padio            ;
; |REGISTER32bit|OUTPUT[9]                     ; |REGISTER32bit|OUTPUT[9]                     ; padio            ;
; |REGISTER32bit|OUTPUT[8]                     ; |REGISTER32bit|OUTPUT[8]                     ; padio            ;
; |REGISTER32bit|OUTPUT[7]                     ; |REGISTER32bit|OUTPUT[7]                     ; padio            ;
; |REGISTER32bit|OUTPUT[6]                     ; |REGISTER32bit|OUTPUT[6]                     ; padio            ;
; |REGISTER32bit|OUTPUT[5]                     ; |REGISTER32bit|OUTPUT[5]                     ; padio            ;
; |REGISTER32bit|OUTPUT[4]                     ; |REGISTER32bit|OUTPUT[4]                     ; padio            ;
; |REGISTER32bit|OUTPUT[3]                     ; |REGISTER32bit|OUTPUT[3]                     ; padio            ;
; |REGISTER32bit|OUTPUT[2]                     ; |REGISTER32bit|OUTPUT[2]                     ; padio            ;
; |REGISTER32bit|OUTPUT[1]                     ; |REGISTER32bit|OUTPUT[1]                     ; padio            ;
; |REGISTER32bit|OUTPUT[0]                     ; |REGISTER32bit|OUTPUT[0]                     ; padio            ;
; |REGISTER32bit|IN_LOAD[31]                   ; |REGISTER32bit|IN_LOAD[31]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[30]                   ; |REGISTER32bit|IN_LOAD[30]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[29]                   ; |REGISTER32bit|IN_LOAD[29]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[28]                   ; |REGISTER32bit|IN_LOAD[28]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[27]                   ; |REGISTER32bit|IN_LOAD[27]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[26]                   ; |REGISTER32bit|IN_LOAD[26]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[25]                   ; |REGISTER32bit|IN_LOAD[25]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[24]                   ; |REGISTER32bit|IN_LOAD[24]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[23]                   ; |REGISTER32bit|IN_LOAD[23]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[22]                   ; |REGISTER32bit|IN_LOAD[22]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[21]                   ; |REGISTER32bit|IN_LOAD[21]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[20]                   ; |REGISTER32bit|IN_LOAD[20]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[19]                   ; |REGISTER32bit|IN_LOAD[19]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[18]                   ; |REGISTER32bit|IN_LOAD[18]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[17]                   ; |REGISTER32bit|IN_LOAD[17]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[16]                   ; |REGISTER32bit|IN_LOAD[16]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[15]                   ; |REGISTER32bit|IN_LOAD[15]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[14]                   ; |REGISTER32bit|IN_LOAD[14]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[13]                   ; |REGISTER32bit|IN_LOAD[13]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[12]                   ; |REGISTER32bit|IN_LOAD[12]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[11]                   ; |REGISTER32bit|IN_LOAD[11]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[10]                   ; |REGISTER32bit|IN_LOAD[10]~corein            ; combout          ;
; |REGISTER32bit|IN_LOAD[9]                    ; |REGISTER32bit|IN_LOAD[9]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[8]                    ; |REGISTER32bit|IN_LOAD[8]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[7]                    ; |REGISTER32bit|IN_LOAD[7]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[6]                    ; |REGISTER32bit|IN_LOAD[6]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[5]                    ; |REGISTER32bit|IN_LOAD[5]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[4]                    ; |REGISTER32bit|IN_LOAD[4]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[3]                    ; |REGISTER32bit|IN_LOAD[3]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[2]                    ; |REGISTER32bit|IN_LOAD[2]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[1]                    ; |REGISTER32bit|IN_LOAD[1]~corein             ; combout          ;
; |REGISTER32bit|IN_LOAD[0]                    ; |REGISTER32bit|IN_LOAD[0]~corein             ; combout          ;
; |REGISTER32bit|OUT_MEM_EN                    ; |REGISTER32bit|OUT_MEM_EN~corein             ; combout          ;
; |REGISTER32bit|IN_C[31]                      ; |REGISTER32bit|IN_C[31]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[31]                    ; |REGISTER32bit|IN_MEM[31]~corein             ; combout          ;
; |REGISTER32bit|IN_C[30]                      ; |REGISTER32bit|IN_C[30]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[30]                    ; |REGISTER32bit|IN_MEM[30]~corein             ; combout          ;
; |REGISTER32bit|IN_C[29]                      ; |REGISTER32bit|IN_C[29]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[29]                    ; |REGISTER32bit|IN_MEM[29]~corein             ; combout          ;
; |REGISTER32bit|IN_C[28]                      ; |REGISTER32bit|IN_C[28]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[28]                    ; |REGISTER32bit|IN_MEM[28]~corein             ; combout          ;
; |REGISTER32bit|IN_C[27]                      ; |REGISTER32bit|IN_C[27]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[27]                    ; |REGISTER32bit|IN_MEM[27]~corein             ; combout          ;
; |REGISTER32bit|IN_C[26]                      ; |REGISTER32bit|IN_C[26]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[26]                    ; |REGISTER32bit|IN_MEM[26]~corein             ; combout          ;
; |REGISTER32bit|IN_C[25]                      ; |REGISTER32bit|IN_C[25]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[25]                    ; |REGISTER32bit|IN_MEM[25]~corein             ; combout          ;
; |REGISTER32bit|IN_C[24]                      ; |REGISTER32bit|IN_C[24]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[24]                    ; |REGISTER32bit|IN_MEM[24]~corein             ; combout          ;
; |REGISTER32bit|IN_C[23]                      ; |REGISTER32bit|IN_C[23]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[23]                    ; |REGISTER32bit|IN_MEM[23]~corein             ; combout          ;
; |REGISTER32bit|IN_C[22]                      ; |REGISTER32bit|IN_C[22]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[22]                    ; |REGISTER32bit|IN_MEM[22]~corein             ; combout          ;
; |REGISTER32bit|IN_C[21]                      ; |REGISTER32bit|IN_C[21]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[21]                    ; |REGISTER32bit|IN_MEM[21]~corein             ; combout          ;
; |REGISTER32bit|IN_C[20]                      ; |REGISTER32bit|IN_C[20]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[20]                    ; |REGISTER32bit|IN_MEM[20]~corein             ; combout          ;
; |REGISTER32bit|IN_C[19]                      ; |REGISTER32bit|IN_C[19]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[19]                    ; |REGISTER32bit|IN_MEM[19]~corein             ; combout          ;
; |REGISTER32bit|IN_C[18]                      ; |REGISTER32bit|IN_C[18]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[18]                    ; |REGISTER32bit|IN_MEM[18]~corein             ; combout          ;
; |REGISTER32bit|IN_C[17]                      ; |REGISTER32bit|IN_C[17]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[17]                    ; |REGISTER32bit|IN_MEM[17]~corein             ; combout          ;
; |REGISTER32bit|IN_C[16]                      ; |REGISTER32bit|IN_C[16]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[16]                    ; |REGISTER32bit|IN_MEM[16]~corein             ; combout          ;
; |REGISTER32bit|IN_C[15]                      ; |REGISTER32bit|IN_C[15]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[15]                    ; |REGISTER32bit|IN_MEM[15]~corein             ; combout          ;
; |REGISTER32bit|IN_C[14]                      ; |REGISTER32bit|IN_C[14]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[14]                    ; |REGISTER32bit|IN_MEM[14]~corein             ; combout          ;
; |REGISTER32bit|IN_C[13]                      ; |REGISTER32bit|IN_C[13]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[13]                    ; |REGISTER32bit|IN_MEM[13]~corein             ; combout          ;
; |REGISTER32bit|IN_C[12]                      ; |REGISTER32bit|IN_C[12]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[12]                    ; |REGISTER32bit|IN_MEM[12]~corein             ; combout          ;
; |REGISTER32bit|IN_C[11]                      ; |REGISTER32bit|IN_C[11]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[11]                    ; |REGISTER32bit|IN_MEM[11]~corein             ; combout          ;
; |REGISTER32bit|IN_C[10]                      ; |REGISTER32bit|IN_C[10]~corein               ; combout          ;
; |REGISTER32bit|IN_MEM[10]                    ; |REGISTER32bit|IN_MEM[10]~corein             ; combout          ;
; |REGISTER32bit|IN_C[9]                       ; |REGISTER32bit|IN_C[9]~corein                ; combout          ;
; |REGISTER32bit|IN_MEM[9]                     ; |REGISTER32bit|IN_MEM[9]~corein              ; combout          ;
; |REGISTER32bit|IN_C[8]                       ; |REGISTER32bit|IN_C[8]~corein                ; combout          ;
; |REGISTER32bit|IN_MEM[8]                     ; |REGISTER32bit|IN_MEM[8]~corein              ; combout          ;
; |REGISTER32bit|IN_C[7]                       ; |REGISTER32bit|IN_C[7]~corein                ; combout          ;
; |REGISTER32bit|IN_MEM[7]                     ; |REGISTER32bit|IN_MEM[7]~corein              ; combout          ;
; |REGISTER32bit|IN_C[6]                       ; |REGISTER32bit|IN_C[6]~corein                ; combout          ;
; |REGISTER32bit|IN_MEM[6]                     ; |REGISTER32bit|IN_MEM[6]~corein              ; combout          ;
; |REGISTER32bit|IN_C[5]                       ; |REGISTER32bit|IN_C[5]~corein                ; combout          ;
; |REGISTER32bit|IN_MEM[5]                     ; |REGISTER32bit|IN_MEM[5]~corein              ; combout          ;
; |REGISTER32bit|IN_MEM[4]                     ; |REGISTER32bit|IN_MEM[4]~corein              ; combout          ;
; |REGISTER32bit|IN_C[0]                       ; |REGISTER32bit|IN_C[0]~corein                ; combout          ;
; |REGISTER32bit|WRITE_EN                      ; |REGISTER32bit|WRITE_EN~corein               ; combout          ;
+----------------------------------------------+----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 12 22:50:10 2025
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/peedr/OneDrive/Área de Trabalho/MIC1/register_32bit.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "PARALLEL[0]" in design.
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[31]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[30]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[29]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[28]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[27]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[26]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[25]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[24]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[23]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[22]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[21]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[20]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[19]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[18]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[17]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[16]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[15]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[14]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[13]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[12]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[11]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[10]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[9]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[8]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[7]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[6]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[5]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[4]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[3]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[2]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[1]"
Warning (328012): Can't find signal in vector source file for input pin "|REGISTER32bit|IN_LOAD[0]"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       4.71 %
Info (328052): Number of transitions in simulation is 535
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4478 megabytes
    Info: Processing ended: Thu Jun 12 22:50:10 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


