[2025-09-16 20:46:59] START suite=cs trace=nutch_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2521064 heartbeat IPC: 3.967 cumulative IPC: 3.967 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4930255 cumulative IPC: 4.057 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4930255 cumulative IPC: 4.057 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4930256 heartbeat IPC: 4.151 cumulative IPC: 5 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 17324895 heartbeat IPC: 0.8068 cumulative IPC: 0.8068 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 28209423 heartbeat IPC: 0.9187 cumulative IPC: 0.8591 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 41894459 heartbeat IPC: 0.7307 cumulative IPC: 0.8116 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 56140088 heartbeat IPC: 0.702 cumulative IPC: 0.7811 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 71997403 heartbeat IPC: 0.6306 cumulative IPC: 0.7455 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 88037592 heartbeat IPC: 0.6234 cumulative IPC: 0.722 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 103541502 heartbeat IPC: 0.645 cumulative IPC: 0.7099 (Simulation time: 00 hr 10 min 58 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 120248697 heartbeat IPC: 0.5985 cumulative IPC: 0.6937 (Simulation time: 00 hr 12 min 32 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 136749827 heartbeat IPC: 0.606 cumulative IPC: 0.6828 (Simulation time: 00 hr 13 min 52 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 147181794 cumulative IPC: 0.6794 (Simulation time: 00 hr 15 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 147181794 cumulative IPC: 0.6794 (Simulation time: 00 hr 15 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6794 instructions: 100000001 cycles: 147181794
CPU 0 Branch Prediction Accuracy: 96.22% MPKI: 0.3823 Average ROB Occupancy at Mispredict: 3748
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00865
BRANCH_INDIRECT: 0.3644
BRANCH_CONDITIONAL: 0.00925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1556959
LQ_STALL: 85951
SQ_STALL: 467404


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 174.86444
REPLAY_LOAD: 130.76361
NON_REPLAY_LOAD: 11.509611

== Total ==
ADDR_TRANS: 246384
REPLAY_LOAD: 350708
NON_REPLAY_LOAD: 959867

== Counts ==
ADDR_TRANS: 1409
REPLAY_LOAD: 2682
NON_REPLAY_LOAD: 83397

cpu0->cpu0_STLB TOTAL        ACCESS:     150774 HIT:     140966 MISS:       9808 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:     150774 HIT:     140966 MISS:       9808 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 455.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1121572 HIT:     711900 MISS:     409672 MSHR_MERGE:          2
cpu0->cpu0_L2C LOAD         ACCESS:     733233 HIT:     387503 MISS:     345730 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:      78298 HIT:      30811 MISS:      47487 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     293583 HIT:     293018 MISS:        565 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      16458 HIT:        568 MISS:      15890 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8231579 HIT:    7733681 MISS:     497898 MSHR_MERGE:     136199
cpu0->cpu0_L1I LOAD         ACCESS:    8231579 HIT:    7733681 MISS:     497898 MSHR_MERGE:     136199
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 21.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24520063 HIT:   23611604 MISS:     908459 MSHR_MERGE:     442164
cpu0->cpu0_L1D LOAD         ACCESS:   14908503 HIT:   14430384 MISS:     478119 MSHR_MERGE:     106584
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9590230 HIT:    9176558 MISS:     413672 MSHR_MERGE:     335370
cpu0->cpu0_L1D TRANSLATION  ACCESS:      21330 HIT:       4662 MISS:      16668 MSHR_MERGE:        210
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 100.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6900916 HIT:    6801327 MISS:      99589 MSHR_MERGE:      45146
cpu0->cpu0_ITLB LOAD         ACCESS:    6900916 HIT:    6801327 MISS:      99589 MSHR_MERGE:      45146
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 16.11 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23685510 HIT:   23540116 MISS:     145394 MSHR_MERGE:      49063
cpu0->cpu0_DTLB LOAD         ACCESS:   23685510 HIT:   23540116 MISS:     145394 MSHR_MERGE:      49063
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 44.81 cycles
cpu0->LLC TOTAL        ACCESS:     665146 HIT:     334783 MISS:     330363 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     345728 HIT:      72463 MISS:     273265 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47487 HIT:       5019 MISS:      42468 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     256041 HIT:     255951 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15890 HIT:       1350 MISS:      14540 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9143
  ROW_BUFFER_MISS:     321129
  AVG DBUS CONGESTED CYCLE: 4.327
Channel 0 WQ ROW_BUFFER_HIT:      17800
  ROW_BUFFER_MISS:     230666
  FULL:          0
Channel 0 REFRESHES ISSUED:      12266

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        69540        13762         7098         9372
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15           57          197         7843
  STLB miss resolved @ L2C                0            8           38          149          662
  STLB miss resolved @ LLC                0           22           55          431          878
  STLB miss resolved @ MEM                0           25          147          772        10298

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              21625         3165        53033         7055         2721
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           27          100          480
  STLB miss resolved @ L2C                0            2            5           35          130
  STLB miss resolved @ LLC                1            1           24          217          247
  STLB miss resolved @ MEM                5           12           55          501         2407
[2025-09-16 21:02:08] END   suite=cs trace=nutch_phase4_core2 (rc=0)
