<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>conflict_analysis<hr>
Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v4</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v7</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v10</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v11</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v14</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v15</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v16</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 17states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>read_channel:3<br>(param)<br>outputs:<br>int:32</th><th>write_channel:5<br>(result)<br>inputs:<br>int:64</th><th>assign:6<br>shared</th><th>gt:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:8<br>inputs:<br>int:64<br>int:64<br>outputs:<br>int:64</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:11</th><th>selector:12<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)(1,1:)  </th><td>next:<br>51<br>id:8<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>5<br>id:76<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>8<br>id:1<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s8(1,1:)  </th><td>next:<br>35<br>id:12<br></td><td>outputs:<br>var:r4_main_v13<br>id:2<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>(var:r4_main_v13),var:r4_main_v13</td> </tr>
 <tr class=even>
  <th>s12(1,1:)  </th><td>next:<br>3<br>id:16<br></td><td></td><td>inputs:<br>var:reg_t1_v1<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t4_v14</td> </tr>
 <tr class=odd>
  <th>s14  </th><td>next:<br>14<br>id:75<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s35(1,1:)  </th><td>next:<br>37<br>id:49<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v4<br>id:48<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v6<br>id:51<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v9<br>id:54<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t7<br>id:84<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t8<br>id:87<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:91<br></td><td></td><td></td><td></td><td></td><td></td><td>(var:reg_t7)(var:reg_t8)(var:reg_t9)(var:reg_t2_v6)(var:reg_t1_v4)(var:reg_t3_v9),var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v4,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr class=odd>
  <th>s37(1,1:)  </th><td>next:<br>39<br>id:52<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v4,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr class=even>
  <th>s39(1,1:)  </th><td>next:<br>40<br>id:55<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v4,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr class=odd>
  <th>s40(2,1:)  </th><td>next:<br>52<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>var:reg_t1_v5<br>var:reg_t7<br>outputs:<br>var:reg_t1_v1<br>id:86<br><hr>inputs:<br>var:reg_t2_v6<br>var:reg_t2_v7<br>var:reg_t8<br>outputs:<br>var:reg_t2_v2<br>id:89<br><hr>inputs:<br>var:reg_t3_v8<br>var:reg_t3_v9<br>var:reg_t9<br>outputs:<br>var:reg_t3_v3<br>id:92<br></td><td>(var:reg_t1_v1)(var:reg_t2_v2)(var:reg_t3_v3),var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr class=even>
  <th>s52(1,1:)  </th><td>next:<br>41<br>id:77<br></td><td></td><td></td><td></td><td>inputs:<br>var:r4_main_v13<br>var:reg_t3_v3<br>outputs:<br>var:reg_t4_v14<br>id:56<br></td><td></td><td></td><td></td><td></td><td>(var:reg_t4_v14),var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:r4_main_v13,var:reg_t4_v14</td> </tr>
 <tr class=odd>
  <th>s41(1,2:)  </th><td>inputs:<br>var:reg_t4_v14<br>next:<br>42<br>12<br>id:58<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t4_v14</td> </tr>
 <tr class=even>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t4_v14</td> </tr>
 <tr class=odd>
  <th>s43(1,1:)  </th><td>next:<br>44<br>id:62<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v2<br>outputs:<br>var:reg_t1_v5<br>id:61<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t7<br>id:85<br></td><td></td><td></td><td></td><td></td><td></td><td>(var:reg_t7)(var:reg_t1_v5),var:reg_t7,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v5</td> </tr>
 <tr class=even>
  <th>s44(1,1:)  </th><td>next:<br>45<br>id:64<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:90<br></td><td></td><td>inputs:<br>var:reg_t2_v2<br>var:reg_t1_v1<br>outputs:<br>var:reg_t6_v16<br>id:63<br></td><td>inputs:<br>var:reg_t3_v3<br>const:1<br>outputs:<br>var:reg_t3_v8<br>id:67<br></td><td></td><td></td><td>(var:reg_t9)(var:reg_t3_v8)(var:reg_t6_v16),var:reg_t7,var:reg_t9,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v5,var:reg_t3_v8,var:reg_t6_v16</td> </tr>
 <tr class=odd>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:66<br></td><td></td><td></td><td>inputs:<br>var:reg_t6_v16<br>outputs:<br>var:reg_t2_v7<br>id:65<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t8<br>id:88<br></td><td></td><td></td><td></td><td></td><td></td><td>(var:reg_t8)(var:reg_t2_v7),var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t6_v16</td> </tr>
 <tr class=even>
  <th>s46(1,1:)  </th><td>next:<br>40<br>id:68<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8</td> </tr>
</table><br>reg_conflict<hr>
Summary:<br>15conflict pairs
<br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16,var:reg_t4_v14</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v2</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16,var:reg_t4_v14</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v3</td><td>int:32</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16,var:reg_t4_v14</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v4</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v5</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v6</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v7</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v8</td><td>int:32</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v9</td><td>int:32</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:r4_main_v13</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v10</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v11</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v13</td><td>int:32</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:reg_t4_v14</td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v14</td><td>enum:2</td><td>conflict,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:r4_main_v13</td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v15</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v16</td><td>int:64</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t9,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8</td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>enum:2</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td>conflict,var:reg_t7,var:reg_t9,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td>conflict,var:reg_t7,var:reg_t8,var:reg_t2_v6,var:reg_t1_v1,var:reg_t2_v2,var:reg_t3_v3,var:reg_t1_v4,var:reg_t2_v7,var:reg_t1_v5,var:reg_t3_v8,var:reg_t3_v9,var:r4_main_v13,var:reg_t6_v16</td> </tr>
</table>State Machine: 17states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>read_channel:3<br>(param)<br>outputs:<br>int:32</th><th>write_channel:5<br>(result)<br>inputs:<br>int:64</th><th>assign:6<br>shared</th><th>gt:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:8<br>inputs:<br>int:64<br>int:64<br>outputs:<br>int:64</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:11</th><th>selector:12<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)(1,1:)  </th><td>next:<br>51<br>id:8<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>5<br>id:76<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>8<br>id:1<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s8(1,1:)  </th><td>next:<br>35<br>id:12<br></td><td>outputs:<br>var:r4_main_v13<br>id:2<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s12(1,1:)  </th><td>next:<br>3<br>id:16<br></td><td></td><td>inputs:<br>var:reg_t1_v1<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s14  </th><td>next:<br>14<br>id:75<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s35(1,1:)  </th><td>next:<br>37<br>id:49<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v4<br>id:48<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v6<br>id:51<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v9<br>id:54<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t7<br>id:84<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t8<br>id:87<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:91<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s37(1,1:)  </th><td>next:<br>39<br>id:52<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s39(1,1:)  </th><td>next:<br>40<br>id:55<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s40(2,1:)  </th><td>next:<br>52<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>var:reg_t1_v5<br>var:reg_t7<br>outputs:<br>var:reg_t1_v1<br>id:86<br><hr>inputs:<br>var:reg_t2_v6<br>var:reg_t2_v7<br>var:reg_t8<br>outputs:<br>var:reg_t2_v2<br>id:89<br><hr>inputs:<br>var:reg_t3_v8<br>var:reg_t3_v9<br>var:reg_t9<br>outputs:<br>var:reg_t3_v3<br>id:92<br></td><td></td> </tr>
 <tr class=even>
  <th>s52(1,1:)  </th><td>next:<br>41<br>id:77<br></td><td></td><td></td><td></td><td>inputs:<br>var:r4_main_v13<br>var:reg_t3_v3<br>outputs:<br>var:reg_t4_v14<br>id:56<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s41(1,2:)  </th><td>inputs:<br>var:reg_t4_v14<br>next:<br>42<br>12<br>id:58<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s43(1,1:)  </th><td>next:<br>44<br>id:62<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v2<br>outputs:<br>var:reg_t1_v5<br>id:61<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t7<br>id:85<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s44(1,1:)  </th><td>next:<br>45<br>id:64<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:90<br></td><td></td><td>inputs:<br>var:reg_t2_v2<br>var:reg_t1_v1<br>outputs:<br>var:reg_t6_v16<br>id:63<br></td><td>inputs:<br>var:reg_t3_v3<br>const:1<br>outputs:<br>var:reg_t3_v8<br>id:67<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:66<br></td><td></td><td></td><td>inputs:<br>var:reg_t6_v16<br>outputs:<br>var:reg_t2_v7<br>id:65<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t8<br>id:88<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s46(1,1:)  </th><td>next:<br>40<br>id:68<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
</table><br>reg_share<hr>
Summary:<br>13 registers were merged
<br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td>,merged var:reg_t3,merged var:reg_t3_v3,merged var:reg_t3_v12</td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:64</td><td>,merged var:reg_t2,merged var:reg_t5,merged var:reg_t2_v6,merged var:reg_t1_v10,merged var:reg_t5_v15</td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>enum:2</td><td>,merged var:reg_t7,merged var:reg_t4_v14</td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>int:64</td><td>,merged var:reg_t1_v1,merged var:reg_t2_v11</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v4</td><td>int:64</td><td>,merged var:reg_t6_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v7</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v10</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v11</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v14</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v15</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6_v16</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 17states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>read_channel:3<br>(param)<br>outputs:<br>int:32</th><th>write_channel:5<br>(result)<br>inputs:<br>int:64</th><th>assign:6<br>shared</th><th>gt:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:8<br>inputs:<br>int:64<br>int:64<br>outputs:<br>int:64</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:11</th><th>selector:12<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)(1,1:)  </th><td>next:<br>51<br>id:8<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>5<br>id:76<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>8<br>id:1<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s8(1,1:)  </th><td>next:<br>35<br>id:12<br></td><td>outputs:<br>var:r4_main_v13<br>id:2<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s12(1,1:)  </th><td>next:<br>3<br>id:16<br></td><td></td><td>inputs:<br>var:reg_t6<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s14  </th><td>next:<br>14<br>id:75<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s35(1,1:)  </th><td>next:<br>37<br>id:49<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v4<br>id:48<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t1<br>id:51<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v9<br>id:54<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t4<br>id:84<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t8<br>id:87<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:91<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s37(1,1:)  </th><td>next:<br>39<br>id:52<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s39(1,1:)  </th><td>next:<br>40<br>id:55<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s40(2,1:)  </th><td>next:<br>52<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>var:reg_t1_v5<br>var:reg_t4<br>outputs:<br>var:reg_t6<br>id:86<br><hr>inputs:<br>var:reg_t1<br>var:reg_t2_v7<br>var:reg_t8<br>outputs:<br>var:reg_t2_v2<br>id:89<br><hr>inputs:<br>var:reg_t3_v8<br>var:reg_t3_v9<br>var:reg_t9<br>outputs:<br>var:r4_main<br>id:92<br></td><td></td> </tr>
 <tr class=even>
  <th>s52(1,1:)  </th><td>next:<br>41<br>id:77<br></td><td></td><td></td><td></td><td>inputs:<br>var:r4_main_v13<br>var:r4_main<br>outputs:<br>var:reg_t4<br>id:56<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s41(1,2:)  </th><td>inputs:<br>var:reg_t4<br>next:<br>42<br>12<br>id:58<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s43(1,1:)  </th><td>next:<br>44<br>id:62<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v2<br>outputs:<br>var:reg_t1_v5<br>id:61<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t4<br>id:85<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s44(1,1:)  </th><td>next:<br>45<br>id:64<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:90<br></td><td></td><td>inputs:<br>var:reg_t2_v2<br>var:reg_t6<br>outputs:<br>var:reg_t1_v4<br>id:63<br></td><td>inputs:<br>var:r4_main<br>const:1<br>outputs:<br>var:reg_t3_v8<br>id:67<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:66<br></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>outputs:<br>var:reg_t2_v7<br>id:65<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t8<br>id:88<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s46(1,1:)  </th><td>next:<br>40<br>id:68<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
</table></body></html>
