<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>relu_conv_2d</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>364532</Best-caseLatency>
            <Average-caseLatency>364532</Average-caseLatency>
            <Worst-caseLatency>364532</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.645 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.645 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.645 ms</Worst-caseRealTimeLatency>
            <Interval-min>364533</Interval-min>
            <Interval-max>364533</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:129</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>243</BRAM_18K>
            <DSP>396</DSP>
            <FF>38460</FF>
            <LUT>40845</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>relu_conv_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>relu_conv_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>relu_conv_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>relu_conv_2d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv_2d_fu_80</InstName>
                    <ModuleName>conv_2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>80</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv_2d_Pipeline_1_fu_3274</InstName>
                            <ModuleName>conv_2d_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3274</ID>
                            <BindInstances>exitcond538_fu_612_p2 empty_fu_618_p2 next_mul_fu_685_p2 empty_68_fu_632_p2 next_urem_fu_638_p2 empty_63_fu_644_p2 idx_urem_fu_650_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv_2d_Pipeline_2_fu_3309</InstName>
                            <ModuleName>conv_2d_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3309</ID>
                            <BindInstances>exitcond527_fu_120_p2 empty_fu_126_p2 empty_62_fu_136_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv_2d_Pipeline_3_fu_3317</InstName>
                            <ModuleName>conv_2d_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3317</ID>
                            <BindInstances>exitcond184_fu_292_p2 empty_fu_298_p2 empty_52_fu_308_p2 next_mul10679_fu_393_p2 empty_54_fu_330_p2 empty_56_fu_433_p2 next_urem10681_fu_350_p2 empty_51_fu_356_p2 idx_urem10682_fu_362_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv_2d_Pipeline_VITIS_LOOP_102_3_fu_3334</InstName>
                            <ModuleName>conv_2d_Pipeline_VITIS_LOOP_102_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3334</ID>
                            <BindInstances>icmp_ln102_fu_15564_p2 add_ln102_fu_15570_p2 empty_39_fu_15592_p2 sparsemux_41_5_32_1_1_U128 mul_32s_32s_48_1_1_U47 add_ln115_fu_15691_p2 mul_10ns_12ns_21_1_1_U129 sparsemux_41_5_32_1_1_U201 mul_32s_32s_48_1_1_U48 add_ln116_fu_19146_p2 add_ln115_1_fu_16402_p2 mul_10ns_12ns_21_1_1_U147 sparsemux_41_5_32_1_1_U202 mul_32s_32s_48_1_1_U49 add_ln116_1_fu_19262_p2 add_ln115_2_fu_16451_p2 mul_10ns_12ns_21_1_1_U148 sparsemux_41_5_32_1_1_U203 mul_32s_32s_48_1_1_U50 add_ln116_2_fu_25373_p2 add_ln115_3_fu_16500_p2 mul_10ns_12ns_21_1_1_U149 sparsemux_41_5_32_1_1_U204 mul_32s_32s_48_1_1_U51 add_ln116_3_fu_25396_p2 add_ln115_4_fu_16549_p2 mul_10ns_12ns_21_1_1_U150 sparsemux_41_5_32_1_1_U205 mul_32s_32s_48_1_1_U52 add_ln116_4_fu_25419_p2 add_ln115_5_fu_16598_p2 mul_10ns_12ns_21_1_1_U151 sparsemux_41_5_32_1_1_U206 mul_32s_32s_48_1_1_U53 add_ln116_5_fu_25446_p2 add_ln115_6_fu_16647_p2 mul_10ns_12ns_21_1_1_U152 sparsemux_41_5_32_1_1_U207 mul_32s_32s_48_1_1_U54 add_ln116_6_fu_25474_p2 add_ln115_7_fu_15732_p2 mul_10ns_12ns_21_1_1_U130 sparsemux_41_5_32_1_1_U208 mul_32s_32s_48_1_1_U55 add_ln116_7_fu_25502_p2 tmp1_fu_15763_p2 empty_40_fu_15773_p2 sparsemux_41_5_32_1_1_U273 mul_32s_32s_48_1_1_U56 add_ln116_8_fu_25605_p2 add_ln115_8_fu_15779_p2 mul_10ns_12ns_21_1_1_U131 sparsemux_41_5_32_1_1_U209 mul_32s_32s_48_1_1_U57 add_ln116_9_fu_25628_p2 add_ln115_9_fu_16696_p2 mul_10ns_12ns_21_1_1_U153 sparsemux_41_5_32_1_1_U210 mul_32s_32s_48_1_1_U58 add_ln116_10_fu_25651_p2 add_ln115_10_fu_16745_p2 mul_10ns_12ns_21_1_1_U154 sparsemux_41_5_32_1_1_U211 mul_32s_32s_48_1_1_U59 add_ln116_11_fu_25678_p2 add_ln115_11_fu_16794_p2 mul_10ns_12ns_21_1_1_U155 sparsemux_41_5_32_1_1_U212 mul_32s_32s_48_1_1_U60 add_ln116_12_fu_25706_p2 add_ln115_12_fu_16843_p2 mul_10ns_12ns_21_1_1_U156 sparsemux_41_5_32_1_1_U213 mul_32s_32s_48_1_1_U61 add_ln116_13_fu_25734_p2 add_ln115_13_fu_16892_p2 mul_10ns_12ns_21_1_1_U157 sparsemux_41_5_32_1_1_U214 mul_32s_32s_48_1_1_U62 add_ln116_14_fu_25836_p2 add_ln115_14_fu_16941_p2 mul_10ns_12ns_21_1_1_U158 sparsemux_41_5_32_1_1_U215 mul_32s_32s_48_1_1_U63 add_ln116_15_fu_25859_p2 add_ln115_15_fu_15810_p2 mul_10ns_12ns_21_1_1_U132 sparsemux_41_5_32_1_1_U216 mul_32s_32s_48_1_1_U64 add_ln116_16_fu_25882_p2 tmp2_fu_15841_p2 empty_41_fu_15851_p2 sparsemux_41_5_32_1_1_U274 mul_32s_32s_48_1_1_U65 add_ln116_17_fu_25909_p2 add_ln115_16_fu_15857_p2 mul_10ns_12ns_21_1_1_U133 sparsemux_41_5_32_1_1_U217 mul_32s_32s_48_1_1_U66 add_ln116_18_fu_25937_p2 add_ln115_17_fu_16990_p2 mul_10ns_12ns_21_1_1_U159 sparsemux_41_5_32_1_1_U218 mul_32s_32s_48_1_1_U67 add_ln116_19_fu_25965_p2 add_ln115_18_fu_17039_p2 mul_10ns_12ns_21_1_1_U160 sparsemux_41_5_32_1_1_U219 mul_32s_32s_48_1_1_U68 add_ln116_20_fu_26000_p2 add_ln115_19_fu_17088_p2 mul_10ns_12ns_21_1_1_U161 sparsemux_41_5_32_1_1_U220 mul_32s_32s_48_1_1_U69 add_ln116_21_fu_26023_p2 add_ln115_20_fu_17137_p2 mul_10ns_12ns_21_1_1_U162 sparsemux_41_5_32_1_1_U221 mul_32s_32s_48_1_1_U70 add_ln116_22_fu_26046_p2 add_ln115_21_fu_17186_p2 mul_10ns_12ns_21_1_1_U163 sparsemux_41_5_32_1_1_U222 mul_32s_32s_48_1_1_U71 add_ln116_23_fu_26073_p2 add_ln115_22_fu_17235_p2 mul_10ns_12ns_21_1_1_U164 sparsemux_41_5_32_1_1_U223 mul_32s_32s_48_1_1_U72 add_ln116_24_fu_26101_p2 add_ln115_23_fu_15888_p2 mul_10ns_12ns_21_1_1_U134 sparsemux_41_5_32_1_1_U224 mul_32s_32s_48_1_1_U73 add_ln116_25_fu_26129_p2 tmp3_fu_15919_p2 empty_42_fu_15929_p2 sparsemux_41_5_32_1_1_U275 mul_32s_32s_48_1_1_U74 add_ln116_26_fu_26232_p2 add_ln115_24_fu_15935_p2 mul_10ns_12ns_21_1_1_U135 sparsemux_41_5_32_1_1_U225 mul_32s_32s_48_1_1_U75 add_ln116_27_fu_26255_p2 add_ln115_25_fu_17284_p2 mul_10ns_12ns_21_1_1_U165 sparsemux_41_5_32_1_1_U226 mul_32s_32s_48_1_1_U76 add_ln116_28_fu_26278_p2 add_ln115_26_fu_17333_p2 mul_10ns_12ns_21_1_1_U166 sparsemux_41_5_32_1_1_U227 mul_32s_32s_48_1_1_U77 add_ln116_29_fu_26305_p2 add_ln115_27_fu_17382_p2 mul_10ns_12ns_21_1_1_U167 sparsemux_41_5_32_1_1_U228 mul_32s_32s_48_1_1_U78 add_ln116_30_fu_26333_p2 add_ln115_28_fu_17431_p2 mul_10ns_12ns_21_1_1_U168 sparsemux_41_5_32_1_1_U229 mul_32s_32s_48_1_1_U79 add_ln116_31_fu_26361_p2 add_ln115_29_fu_17480_p2 mul_10ns_12ns_21_1_1_U169 sparsemux_41_5_32_1_1_U230 mul_32s_32s_48_1_1_U80 add_ln116_32_fu_26463_p2 add_ln115_30_fu_17529_p2 mul_10ns_12ns_21_1_1_U170 sparsemux_41_5_32_1_1_U231 mul_32s_32s_48_1_1_U81 add_ln116_33_fu_26486_p2 add_ln115_31_fu_15966_p2 mul_10ns_12ns_21_1_1_U136 sparsemux_41_5_32_1_1_U232 mul_32s_32s_48_1_1_U82 add_ln116_34_fu_26509_p2 tmp4_fu_15997_p2 empty_43_fu_16007_p2 sparsemux_41_5_32_1_1_U276 mul_32s_32s_48_1_1_U83 add_ln116_35_fu_26536_p2 add_ln115_32_fu_16013_p2 mul_10ns_12ns_21_1_1_U137 sparsemux_41_5_32_1_1_U233 mul_32s_32s_48_1_1_U84 add_ln116_36_fu_26564_p2 add_ln115_33_fu_17578_p2 mul_10ns_12ns_21_1_1_U171 sparsemux_41_5_32_1_1_U234 mul_32s_32s_48_1_1_U85 add_ln116_37_fu_26592_p2 add_ln115_34_fu_17627_p2 mul_10ns_12ns_21_1_1_U172 sparsemux_41_5_32_1_1_U235 mul_32s_32s_48_1_1_U86 add_ln116_38_fu_26627_p2 add_ln115_35_fu_17676_p2 mul_10ns_12ns_21_1_1_U173 sparsemux_41_5_32_1_1_U236 mul_32s_32s_48_1_1_U87 add_ln116_39_fu_26650_p2 add_ln115_36_fu_17725_p2 mul_10ns_12ns_21_1_1_U174 sparsemux_41_5_32_1_1_U237 mul_32s_32s_48_1_1_U88 add_ln116_40_fu_26673_p2 add_ln115_37_fu_17774_p2 mul_10ns_12ns_21_1_1_U175 sparsemux_41_5_32_1_1_U238 mul_32s_32s_48_1_1_U89 add_ln116_41_fu_26700_p2 add_ln115_38_fu_17823_p2 mul_10ns_12ns_21_1_1_U176 sparsemux_41_5_32_1_1_U239 mul_32s_32s_48_1_1_U90 add_ln116_42_fu_26728_p2 add_ln115_39_fu_16044_p2 mul_10ns_12ns_21_1_1_U138 sparsemux_41_5_32_1_1_U240 mul_32s_32s_48_1_1_U91 add_ln116_43_fu_26756_p2 tmp5_fu_16075_p2 empty_44_fu_16085_p2 sparsemux_41_5_32_1_1_U277 mul_32s_32s_48_1_1_U92 add_ln116_44_fu_26859_p2 add_ln115_40_fu_16091_p2 mul_10ns_12ns_21_1_1_U139 sparsemux_41_5_32_1_1_U241 mul_32s_32s_48_1_1_U93 add_ln116_45_fu_26882_p2 add_ln115_41_fu_17872_p2 mul_10ns_12ns_21_1_1_U177 sparsemux_41_5_32_1_1_U242 mul_32s_32s_48_1_1_U94 add_ln116_46_fu_26905_p2 add_ln115_42_fu_17921_p2 mul_10ns_12ns_21_1_1_U178 sparsemux_41_5_32_1_1_U243 mul_32s_32s_48_1_1_U95 add_ln116_47_fu_26932_p2 add_ln115_43_fu_17970_p2 mul_10ns_12ns_21_1_1_U179 sparsemux_41_5_32_1_1_U244 mul_32s_32s_48_1_1_U96 add_ln116_48_fu_26960_p2 add_ln115_44_fu_18019_p2 mul_10ns_12ns_21_1_1_U180 sparsemux_41_5_32_1_1_U245 mul_32s_32s_48_1_1_U97 add_ln116_49_fu_26988_p2 add_ln115_45_fu_18068_p2 mul_10ns_12ns_21_1_1_U181 sparsemux_41_5_32_1_1_U246 mul_32s_32s_48_1_1_U98 add_ln116_50_fu_27090_p2 add_ln115_46_fu_18117_p2 mul_10ns_12ns_21_1_1_U182 sparsemux_41_5_32_1_1_U247 mul_32s_32s_48_1_1_U99 add_ln116_51_fu_27113_p2 add_ln115_47_fu_16122_p2 mul_10ns_12ns_21_1_1_U140 sparsemux_41_5_32_1_1_U248 mul_32s_32s_48_1_1_U100 add_ln116_52_fu_27136_p2 tmp6_fu_16153_p2 empty_45_fu_16163_p2 sparsemux_41_5_32_1_1_U278 mul_32s_32s_48_1_1_U101 add_ln116_53_fu_27163_p2 add_ln115_48_fu_16169_p2 mul_10ns_12ns_21_1_1_U141 sparsemux_41_5_32_1_1_U249 mul_32s_32s_48_1_1_U102 add_ln116_54_fu_27191_p2 add_ln115_49_fu_18166_p2 mul_10ns_12ns_21_1_1_U183 sparsemux_41_5_32_1_1_U250 mul_32s_32s_48_1_1_U103 add_ln116_55_fu_27219_p2 add_ln115_50_fu_18215_p2 mul_10ns_12ns_21_1_1_U184 sparsemux_41_5_32_1_1_U251 mul_32s_32s_48_1_1_U104 add_ln116_56_fu_27254_p2 add_ln115_51_fu_18264_p2 mul_10ns_12ns_21_1_1_U185 sparsemux_41_5_32_1_1_U252 mul_32s_32s_48_1_1_U105 add_ln116_57_fu_27277_p2 add_ln115_52_fu_18313_p2 mul_10ns_12ns_21_1_1_U186 sparsemux_41_5_32_1_1_U253 mul_32s_32s_48_1_1_U106 add_ln116_58_fu_27300_p2 add_ln115_53_fu_18362_p2 mul_10ns_12ns_21_1_1_U187 sparsemux_41_5_32_1_1_U254 mul_32s_32s_48_1_1_U107 add_ln116_59_fu_27327_p2 add_ln115_54_fu_18411_p2 mul_10ns_12ns_21_1_1_U188 sparsemux_41_5_32_1_1_U255 mul_32s_32s_48_1_1_U108 add_ln116_60_fu_27355_p2 add_ln115_55_fu_16200_p2 mul_10ns_12ns_21_1_1_U142 sparsemux_41_5_32_1_1_U256 mul_32s_32s_48_1_1_U109 add_ln116_61_fu_27383_p2 tmp7_fu_16231_p2 empty_46_fu_16245_p2 sparsemux_41_5_32_1_1_U279 mul_32s_32s_48_1_1_U110 add_ln116_62_fu_27486_p2 add_ln115_56_fu_16251_p2 mul_10ns_12ns_21_1_1_U143 sparsemux_41_5_32_1_1_U257 mul_32s_32s_48_1_1_U111 add_ln116_63_fu_27509_p2 add_ln115_57_fu_18460_p2 mul_10ns_12ns_21_1_1_U189 sparsemux_41_5_32_1_1_U258 mul_32s_32s_48_1_1_U112 add_ln116_64_fu_27532_p2 add_ln115_58_fu_18509_p2 mul_10ns_12ns_21_1_1_U190 sparsemux_41_5_32_1_1_U259 mul_32s_32s_48_1_1_U113 add_ln116_65_fu_27559_p2 add_ln115_59_fu_18558_p2 mul_10ns_12ns_21_1_1_U191 sparsemux_41_5_32_1_1_U260 mul_32s_32s_48_1_1_U114 add_ln116_66_fu_27587_p2 add_ln115_60_fu_18607_p2 mul_10ns_12ns_21_1_1_U192 sparsemux_41_5_32_1_1_U261 mul_32s_32s_48_1_1_U115 add_ln116_67_fu_27615_p2 add_ln115_61_fu_18656_p2 mul_10ns_12ns_21_1_1_U193 sparsemux_41_5_32_1_1_U262 mul_32s_32s_48_1_1_U116 add_ln116_68_fu_27717_p2 add_ln115_62_fu_18705_p2 mul_10ns_12ns_21_1_1_U194 sparsemux_41_5_32_1_1_U263 mul_32s_32s_48_1_1_U117 add_ln116_69_fu_27740_p2 add_ln115_63_fu_16282_p2 mul_10ns_12ns_21_1_1_U144 sparsemux_41_5_32_1_1_U264 mul_32s_32s_48_1_1_U118 add_ln116_70_fu_27763_p2 empty_47_fu_16329_p2 sparsemux_41_5_32_1_1_U280 mul_32s_32s_48_1_1_U119 add_ln116_71_fu_27790_p2 add_ln115_64_fu_16335_p2 mul_10ns_12ns_21_1_1_U145 sparsemux_41_5_32_1_1_U265 mul_32s_32s_48_1_1_U120 add_ln116_72_fu_27818_p2 add_ln115_65_fu_18754_p2 mul_10ns_12ns_21_1_1_U195 sparsemux_41_5_32_1_1_U266 mul_32s_32s_48_1_1_U121 add_ln116_73_fu_27846_p2 add_ln115_66_fu_18803_p2 mul_10ns_12ns_21_1_1_U196 sparsemux_41_5_32_1_1_U267 mul_32s_32s_48_1_1_U122 add_ln116_74_fu_27881_p2 add_ln115_67_fu_18852_p2 mul_10ns_12ns_21_1_1_U197 sparsemux_41_5_32_1_1_U268 mul_32s_32s_48_1_1_U123 add_ln116_75_fu_27904_p2 add_ln115_68_fu_18901_p2 mul_10ns_12ns_21_1_1_U198 sparsemux_41_5_32_1_1_U269 mul_32s_32s_48_1_1_U124 add_ln116_76_fu_27927_p2 add_ln115_69_fu_18950_p2 mul_10ns_12ns_21_1_1_U199 sparsemux_41_5_32_1_1_U270 mul_32s_32s_48_1_1_U125 add_ln116_77_fu_27954_p2 add_ln115_70_fu_18999_p2 mul_10ns_12ns_21_1_1_U200 sparsemux_41_5_32_1_1_U271 mul_32s_32s_48_1_1_U126 add_ln116_78_fu_27982_p2 add_ln115_71_fu_16366_p2 mul_10ns_12ns_21_1_1_U146 sparsemux_41_5_32_1_1_U272 mul_32s_32s_48_1_1_U127 add_ln116_79_fu_28010_p2 add_ln121_fu_28026_p2 icmp_ln48_fu_28030_p2 sub_ln48_fu_28044_p2 select_ln48_fu_28050_p3 tmp_2_fu_28068_p3 sub_ln48_1_fu_28080_p2 add_ln48_fu_28086_p2 icmp_ln48_1_fu_28102_p2 sub_ln48_4_fu_28112_p2 lshr_ln48_2_fu_28122_p2 and_ln48_2_fu_28128_p2 icmp_ln48_2_fu_28134_p2 phi_ln48_fu_28140_p2 xor_ln48_fu_28154_p2 and_ln48_fu_28168_p2 or_ln48_fu_28174_p2 icmp_ln48_3_fu_28188_p2 add_ln48_1_fu_28194_p2 lshr_ln48_fu_28212_p2 sub_ln48_2_fu_28200_p2 shl_ln48_fu_28221_p2 cond46_i_i_i_fu_28227_p3 add_ln48_2_fu_28237_p2 select_ln48_1_fu_28265_p3 icmp_ln48_4_fu_28318_p2 icmp_ln48_5_fu_28324_p2 or_ln48_1_fu_28333_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U46 and_ln48_1_fu_28337_p2 select_ln48_2_fu_28343_p3 phi_ln48_1_fu_28350_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv_2d_Pipeline_5_fu_3631</InstName>
                            <ModuleName>conv_2d_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3631</ID>
                            <BindInstances>exitcond3_fu_118_p2 empty_fu_124_p2 empty_50_fu_139_p2 empty_48_fu_187_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>image_to_convolve_U image_to_convolve_1_U image_to_convolve_2_U image_to_convolve_3_U image_to_convolve_4_U image_to_convolve_5_U image_to_convolve_6_U image_to_convolve_7_U image_to_convolve_8_U image_to_convolve_9_U image_to_convolve_10_U image_to_convolve_11_U image_to_convolve_12_U image_to_convolve_13_U image_to_convolve_14_U image_to_convolve_15_U image_to_convolve_16_U image_to_convolve_17_U image_to_convolve_18_U image_to_convolve_19_U image_to_convolve_20_U image_to_convolve_21_U image_to_convolve_22_U image_to_convolve_23_U image_to_convolve_24_U image_to_convolve_25_U image_to_convolve_26_U image_to_convolve_27_U output_buffer_U weight_buffer_U weight_buffer_1_U weight_buffer_2_U weight_buffer_3_U weight_buffer_4_U weight_buffer_5_U weight_buffer_6_U weight_buffer_7_U weight_buffer_8_U biases_buffer_U add_ln93_1_fu_3698_p2 icmp_ln93_fu_3704_p2 add_ln93_fu_3710_p2 mul_8ns_10ns_17_1_1_U581 empty_72_fu_4029_p2 empty_73_fu_4044_p2 empty_74_fu_3765_p2 empty_75_fu_3795_p2 empty_76_fu_3825_p2 empty_77_fu_3855_p2 empty_78_fu_3885_p2 empty_79_fu_3915_p2 empty_80_fu_3945_p2 empty_81_fu_3975_p2 icmp_ln99_fu_4051_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv_2d_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>787</Best-caseLatency>
                    <Average-caseLatency>787</Average-caseLatency>
                    <Worst-caseLatency>787</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>785</Latency>
                        <AbsoluteTimeLatency>7.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:85</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1074</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond538_fu_612_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond538" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_618_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_685_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_68_fu_632_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_638_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_urem" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_63_fu_644_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_650_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_urem" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:89</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1028</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond527_fu_120_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond527" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_126_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_62_fu_136_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>155</Best-caseLatency>
                    <Average-caseLatency>155</Average-caseLatency>
                    <Worst-caseLatency>155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>153</Latency>
                        <AbsoluteTimeLatency>1.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>884</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2498</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond184_fu_292_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_298_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_308_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul10679_fu_393_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_mul10679" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_330_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="Loop 1" OPTYPE="lshr" PRAGMA="" RTLNAME="empty_56_fu_433_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem10681_fu_350_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_urem10681" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_51_fu_356_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem10682_fu_362_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_urem10682" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_Pipeline_VITIS_LOOP_102_3</Name>
            <Loops>
                <VITIS_LOOP_102_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_3>
                        <Name>VITIS_LOOP_102_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_102_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_3>
                            <Name>VITIS_LOOP_102_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:102</SourceLocation>
                        </VITIS_LOOP_102_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>396</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>13344</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>28068</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_15564_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_15570_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_15592_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U128" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U47" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_15691_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U129" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U201" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U48" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_19146_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_16402_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U147" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U202" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U49" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_19262_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_16451_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U148" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U203" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U50" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_25373_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_3_fu_16500_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U149" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U204" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U51" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_3_fu_25396_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_4_fu_16549_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U150" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U205" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U52" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_4_fu_25419_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_5_fu_16598_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U151" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U206" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U53" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_5_fu_25446_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_6_fu_16647_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U152" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U207" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U54" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_6_fu_25474_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_7_fu_15732_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U130" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U208" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U55" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_7_fu_25502_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_15763_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_15773_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U273" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U56" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_8_fu_25605_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_8_fu_15779_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U131" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U209" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U57" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_9_fu_25628_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_9_fu_16696_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U153" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U210" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U58" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_10_fu_25651_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_10_fu_16745_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U154" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U211" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U59" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_11_fu_25678_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_11_fu_16794_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U155" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U212" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U60" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_12_fu_25706_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_12_fu_16843_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U156" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U213" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U61" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_13_fu_25734_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_13_fu_16892_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U157" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U214" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U62" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_14_fu_25836_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_14_fu_16941_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U158" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U215" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U63" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_15_fu_25859_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_15_fu_15810_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U132" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U216" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U64" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_16_fu_25882_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_15841_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_15851_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U274" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U65" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_17_fu_25909_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_16_fu_15857_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U133" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U217" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U66" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_18_fu_25937_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_17_fu_16990_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U159" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U218" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U67" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_19_fu_25965_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_18_fu_17039_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U160" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U219" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U68" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_20_fu_26000_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_19_fu_17088_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U161" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U220" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U69" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_21_fu_26023_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_20_fu_17137_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U162" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U221" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U70" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_22_fu_26046_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_21_fu_17186_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U163" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U222" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U71" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_23_fu_26073_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_22_fu_17235_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U164" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U223" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U72" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_24_fu_26101_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_23_fu_15888_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U134" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U224" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U73" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_25_fu_26129_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_15919_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_15929_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U275" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U74" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_26_fu_26232_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_24_fu_15935_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U135" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U225" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U75" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_27_fu_26255_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_25_fu_17284_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U165" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U226" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U76" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_28_fu_26278_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_26_fu_17333_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U166" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U227" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U77" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_29_fu_26305_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_27_fu_17382_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U167" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U228" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U78" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_30_fu_26333_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_28_fu_17431_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U168" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U229" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U79" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_31_fu_26361_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_29_fu_17480_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U169" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U230" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U80" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_32_fu_26463_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_30_fu_17529_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U170" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U231" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U81" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_33_fu_26486_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_31_fu_15966_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U136" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U232" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U82" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_34_fu_26509_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_15997_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_16007_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U276" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U83" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_35_fu_26536_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_32_fu_16013_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U137" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U233" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U84" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_36_fu_26564_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_33_fu_17578_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U171" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U234" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U85" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_37_fu_26592_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_34_fu_17627_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U172" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U235" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U86" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_38_fu_26627_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_35_fu_17676_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U173" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U236" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U87" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_39_fu_26650_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_36_fu_17725_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U174" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U237" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U88" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_40_fu_26673_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_37_fu_17774_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U175" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U238" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U89" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_41_fu_26700_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_38_fu_17823_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U176" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U239" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U90" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_42_fu_26728_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_39_fu_16044_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U138" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U240" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U91" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_43_fu_26756_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_16075_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_16085_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U277" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U92" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_44_fu_26859_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_40_fu_16091_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U139" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U241" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U93" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_45_fu_26882_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_41_fu_17872_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U177" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U242" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U94" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_46_fu_26905_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_42_fu_17921_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U178" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U243" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U95" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_47_fu_26932_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_43_fu_17970_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U179" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U244" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U96" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_48_fu_26960_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_44_fu_18019_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U180" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U245" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U97" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_49_fu_26988_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_45_fu_18068_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U181" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U246" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U98" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_50_fu_27090_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_46_fu_18117_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U182" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U247" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U99" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_51_fu_27113_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_47_fu_16122_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U140" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U248" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U100" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_52_fu_27136_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_16153_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_16163_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U278" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U101" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_53_fu_27163_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_48_fu_16169_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U141" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U249" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U102" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_54_fu_27191_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_49_fu_18166_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U183" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U250" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U103" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_55_fu_27219_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_50_fu_18215_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U184" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U251" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U104" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_56_fu_27254_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_51_fu_18264_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U185" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U252" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U105" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_57_fu_27277_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_52_fu_18313_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U186" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U253" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U106" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_58_fu_27300_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_53_fu_18362_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U187" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U254" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U107" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_59_fu_27327_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_54_fu_18411_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U188" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U255" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U108" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_60_fu_27355_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_55_fu_16200_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U142" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U256" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U109" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_61_fu_27383_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp7_fu_16231_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_16245_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U279" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U110" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_62_fu_27486_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_56_fu_16251_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U143" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U257" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U111" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_63_fu_27509_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_57_fu_18460_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U189" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U258" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U112" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_64_fu_27532_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_58_fu_18509_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U190" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U259" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U113" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_65_fu_27559_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_59_fu_18558_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U191" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U260" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U114" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_66_fu_27587_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_60_fu_18607_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U192" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U261" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U115" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_67_fu_27615_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_61_fu_18656_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U193" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U262" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U116" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_68_fu_27717_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_62_fu_18705_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U194" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U263" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U117" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_69_fu_27740_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_63_fu_16282_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U144" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U264" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U118" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_70_fu_27763_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_16329_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U280" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U119" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_71_fu_27790_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_64_fu_16335_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U145" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U265" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U120" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_72_fu_27818_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_65_fu_18754_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U195" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U266" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U121" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_73_fu_27846_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_66_fu_18803_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U196" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U267" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U122" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_74_fu_27881_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_67_fu_18852_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U197" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U268" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U123" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_75_fu_27904_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_68_fu_18901_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U198" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U269" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U124" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_76_fu_27927_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_69_fu_18950_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U199" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U270" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U125" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_77_fu_27954_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_70_fu_18999_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U200" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U271" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U126" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_78_fu_27982_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_71_fu_16366_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_12ns_21_1_1_U146" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U272" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U127" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_79_fu_28010_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_28026_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_28030_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_28044_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_28050_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_2_fu_28068_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_1_fu_28080_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_28086_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln48_1_fu_28102_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_4_fu_28112_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln48_2_fu_28122_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln48_2_fu_28128_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln48_2_fu_28134_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln48_fu_28140_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln48_fu_28154_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln48_fu_28168_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln48_fu_28174_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln48_3_fu_28188_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_28194_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln48_fu_28212_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_2_fu_28200_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln48_fu_28221_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_i_fu_28227_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_28237_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_28265_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln48_4_fu_28318_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_5_fu_28324_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln48_1_fu_28333_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_102_3" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U46" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln48_1_fu_28337_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_2_fu_28343_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="phi_ln48_1_fu_28350_p3" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln48_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102403</Best-caseLatency>
                    <Average-caseLatency>102403</Average-caseLatency>
                    <Worst-caseLatency>102403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.024 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.024 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.024 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102401</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>102401</Latency>
                        <AbsoluteTimeLatency>1.024 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:125</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:125</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>536</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>593</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond3_fu_118_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_124_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_50_fu_139_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="empty_48_fu_187_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_2d</Name>
            <Loops>
                <VITIS_LOOP_93_1>
                    <VITIS_LOOP_99_2/>
                </VITIS_LOOP_93_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>364530</Best-caseLatency>
                    <Average-caseLatency>364530</Average-caseLatency>
                    <Worst-caseLatency>364530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.645 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.645 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>364530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_93_1>
                        <Name>VITIS_LOOP_93_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>260864</Latency>
                        <AbsoluteTimeLatency>2.609 ms</AbsoluteTimeLatency>
                        <IterationLatency>1019</IterationLatency>
                        <PipelineDepth>1019</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv_2d_Pipeline_3_fu_3317</Instance>
                        </InstanceList>
                        <VITIS_LOOP_99_2>
                            <Name>VITIS_LOOP_99_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>20</TripCount>
                            <Latency>859</Latency>
                            <AbsoluteTimeLatency>8.590 us</AbsoluteTimeLatency>
                            <IterationLatency>43</IterationLatency>
                            <PipelineDepth>43</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv_2d_Pipeline_VITIS_LOOP_102_3_fu_3334</Instance>
                            </InstanceList>
                        </VITIS_LOOP_99_2>
                    </VITIS_LOOP_93_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_93_1>
                            <Name>VITIS_LOOP_93_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:93</SourceLocation>
                            <VITIS_LOOP_99_2>
                                <Name>VITIS_LOOP_99_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:99</SourceLocation>
                            </VITIS_LOOP_99_2>
                        </VITIS_LOOP_93_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>185</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>396</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>36409</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>38530</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_1_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_2_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_3_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_4_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_5_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_6_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_7_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_8_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_9_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_10_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_11_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_12_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_13_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_14_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_15_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_16_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_17_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_18_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_19_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_20_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_21_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_22_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_23_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_24_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_25_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_26_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="image_to_convolve_27_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:66" STORAGESIZE="32 28 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_to_convolve_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="184" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="output_buffer_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:71" STORAGESIZE="32 102400 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="output_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_1_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_2_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_3_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_4_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_5_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_6_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_7_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="weight_buffer_8_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:75" STORAGESIZE="32 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="weight_buffer_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="yes" RTLNAME="biases_buffer_U" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:80" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="biases_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_3698_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_3704_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_3710_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U581" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="mul37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_4029_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_73_fu_4044_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_3765_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_3795_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_3825_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_3855_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_3885_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_3915_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_3945_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_3975_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_4051_p2" SOURCE="../CapsuleNetworkAccelerator/ReLUConv1.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_conv_2d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>364532</Best-caseLatency>
                    <Average-caseLatency>364532</Average-caseLatency>
                    <Worst-caseLatency>364532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.645 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.645 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>364533</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CapsuleNetworkAccelerator/ReLUConv1.cpp:129</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>243</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>396</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>38460</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>40845</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image" index="0" direction="inout" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="image_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="1" direction="inout" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases" index="2" direction="inout" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="3" direction="inout" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_r_1" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 31 to 0 of image_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_r_2" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 63 to 32 of image_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="biases_1" access="W" description="Data signal of biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="biases" access="W" description="Bit 31 to 0 of biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="biases_2" access="W" description="Data signal of biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="biases" access="W" description="Bit 63 to 32 of biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="image"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=58</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_r_1, 0x10, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">image_r_2, 0x14, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">weights_1, 0x1c, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x20, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">biases_1, 0x28, 32, W, Data signal of biases, </column>
                    <column name="s_axi_control">biases_2, 0x2c, 32, W, Data signal of biases, </column>
                    <column name="s_axi_control">output_r_1, 0x34, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x38, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image">inout, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="weights">inout, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="biases">inout, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">inout, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image">m_axi_gmem, interface, , channel=0</column>
                    <column name="image">s_axi_control, register, offset, name=image_r_1 offset=0x10 range=32</column>
                    <column name="image">s_axi_control, register, offset, name=image_r_2 offset=0x14 range=32</column>
                    <column name="weights">m_axi_gmem, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x1c range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x20 range=32</column>
                    <column name="biases">m_axi_gmem, interface, , channel=0</column>
                    <column name="biases">s_axi_control, register, offset, name=biases_1 offset=0x28 range=32</column>
                    <column name="biases">s_axi_control, register, offset, name=biases_2 offset=0x2c range=32</column>
                    <column name="output">m_axi_gmem, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x34 range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">read, 49, 512</column>
                    <column name="m_axi_gmem">read, 16, 512</column>
                    <column name="m_axi_gmem">write, 6400, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">image, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:85:2, read, Widened, 49, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:85:2, , </column>
                    <column name="m_axi_gmem">image, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:85:2, read, Inferred, 784, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:85:2, , </column>
                    <column name="m_axi_gmem">biases, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:89:5, read, Widened, 16, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:89:5, , </column>
                    <column name="m_axi_gmem">biases, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:89:5, read, Inferred, 256, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:89:5, , </column>
                    <column name="m_axi_gmem">weights, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:93:22, read, Widen Fail, , anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:97:3, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">weights, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:93:22, read, Inferred, 20736, VITIS_LOOP_93_1, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:93:22, , </column>
                    <column name="m_axi_gmem">output, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:125:4, write, Widened, 6400, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:125:4, , </column>
                    <column name="m_axi_gmem">output, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:125:4, write, Inferred, 102400, anonymous, ../CapsuleNetworkAccelerator/ReLUConv1.cpp:125:4, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="bind_storage" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:67" status="valid" parentFunction="conv_2d" variable="image_to_convolve" isDirective="0" options="variable=image_to_convolve impl=auto type=ram_1wnr"/>
        <Pragma type="array_partition" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:68" status="valid" parentFunction="conv_2d" variable="image_to_convolve" isDirective="0" options="variable=image_to_convolve dim=1 type=cyclic factor=28"/>
        <Pragma type="bind_storage" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:72" status="valid" parentFunction="conv_2d" variable="output_buffer" isDirective="0" options="variable=output_buffer type=ram_1wnr impl=auto"/>
        <Pragma type="bind_storage" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:76" status="valid" parentFunction="conv_2d" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=ram_1wnr impl=auto"/>
        <Pragma type="array_partition" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:77" status="valid" parentFunction="conv_2d" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=cyclic factor=9"/>
        <Pragma type="bind_storage" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:81" status="valid" parentFunction="conv_2d" variable="biases_buffer" isDirective="0" options="variable=biases_buffer type=ram_1wnr impl=auto"/>
        <Pragma type="unroll" location="../CapsuleNetworkAccelerator/ReLUConv1.cpp:112" status="valid" parentFunction="conv_2d" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

