{
  "design": {
    "design_info": {
      "boundary_crc": "0x49F71895323B22CC",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../adc_data_generator.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "adc_data_gen_0": "",
      "vco_interface_0": "",
      "adc_interface_fft_vco_0": ""
    },
    "interface_ports": {
      "m_axis_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_axis_0_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_0_tlast",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "m_axis_0_tvalid",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "o_vco_le_0": {
        "direction": "O"
      },
      "o_vco_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_vco_interface_0_0_o_vco_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "o_vco_data_0": {
        "direction": "O"
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "i_vco_start_0": {
        "direction": "I"
      },
      "o_vco_prog_done_0": {
        "direction": "O"
      },
      "o_vco_freq_0": {
        "direction": "O",
        "left": "12",
        "right": "0"
      },
      "o_adc_data_0": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "o_adc_vco_prog_freq_0": {
        "direction": "O",
        "left": "12",
        "right": "0"
      },
      "o_adc_dco_0": {
        "direction": "O"
      }
    },
    "components": {
      "adc_data_gen_0": {
        "vlnv": "xilinx.com:module_ref:adc_data_gen:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adc_data_gen_0_0",
        "xci_path": "ip/design_1_adc_data_gen_0_0/design_1_adc_data_gen_0_0.xci",
        "inst_hier_path": "adc_data_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_data_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "o_adc_dco": {
            "direction": "O"
          },
          "o_adc_data": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "vco_interface_0": {
        "vlnv": "xilinx.com:module_ref:vco_interface:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_vco_interface_0_0",
        "xci_path": "ip/design_1_vco_interface_0_0/design_1_vco_interface_0_0.xci",
        "inst_hier_path": "vco_interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vco_interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_vco_clk": {
            "type": "clk",
            "direction": "I"
          },
          "i_vco_start": {
            "direction": "I"
          },
          "i_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_next_freq_req": {
            "direction": "I"
          },
          "o_vco_le": {
            "direction": "O"
          },
          "o_vco_clk": {
            "type": "clk",
            "direction": "O"
          },
          "o_vco_data": {
            "direction": "O"
          },
          "o_vco_prog_done": {
            "direction": "O"
          },
          "o_vco_freq": {
            "direction": "O",
            "left": "12",
            "right": "0"
          }
        }
      },
      "adc_interface_fft_vco_0": {
        "vlnv": "xilinx.com:module_ref:adc_interface_fft_vco:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adc_interface_fft_vco_0_0",
        "xci_path": "ip/design_1_adc_interface_fft_vco_0_0/design_1_adc_interface_fft_vco_0_0.xci",
        "inst_hier_path": "adc_interface_fft_vco_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_interface_fft_vco",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "i_adc_reset": {
            "type": "rst",
            "direction": "I"
          },
          "i_adc_dco": {
            "direction": "I"
          },
          "i_adc_data": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "i_adc_vco_prog_done": {
            "direction": "I"
          },
          "i_adc_vco_prog_freq": {
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "o_adc_vco_req_next_freq": {
            "direction": "O"
          },
          "o_adc_vco_prog_freq": {
            "direction": "O",
            "left": "12",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "adc_interface_fft_vco_0_m_axis": {
        "interface_ports": [
          "m_axis_0",
          "adc_interface_fft_vco_0/m_axis"
        ]
      }
    },
    "nets": {
      "adc_data_gen_0_o_adc_data": {
        "ports": [
          "adc_data_gen_0/o_adc_data",
          "o_adc_data_0",
          "adc_interface_fft_vco_0/i_adc_data"
        ]
      },
      "adc_data_gen_0_o_adc_dco1": {
        "ports": [
          "adc_data_gen_0/o_adc_dco",
          "o_adc_dco_0",
          "vco_interface_0/i_vco_clk",
          "adc_interface_fft_vco_0/i_adc_dco"
        ]
      },
      "adc_interface_fft_vco_0_o_adc_vco_prog_freq": {
        "ports": [
          "adc_interface_fft_vco_0/o_adc_vco_prog_freq",
          "o_adc_vco_prog_freq_0"
        ]
      },
      "adc_interface_fft_vco_0_o_adc_vco_req_next_freq": {
        "ports": [
          "adc_interface_fft_vco_0/o_adc_vco_req_next_freq",
          "vco_interface_0/i_next_freq_req"
        ]
      },
      "i_vco_start_0_1": {
        "ports": [
          "i_vco_start_0",
          "vco_interface_0/i_vco_start"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "vco_interface_0/i_resetn",
          "adc_interface_fft_vco_0/i_adc_reset"
        ]
      },
      "vco_interface_0_o_vco_clk": {
        "ports": [
          "vco_interface_0/o_vco_clk",
          "o_vco_clk_0"
        ]
      },
      "vco_interface_0_o_vco_data": {
        "ports": [
          "vco_interface_0/o_vco_data",
          "o_vco_data_0"
        ]
      },
      "vco_interface_0_o_vco_freq": {
        "ports": [
          "vco_interface_0/o_vco_freq",
          "o_vco_freq_0",
          "adc_interface_fft_vco_0/i_adc_vco_prog_freq"
        ]
      },
      "vco_interface_0_o_vco_le": {
        "ports": [
          "vco_interface_0/o_vco_le",
          "o_vco_le_0"
        ]
      },
      "vco_interface_0_o_vco_prog_done": {
        "ports": [
          "vco_interface_0/o_vco_prog_done",
          "o_vco_prog_done_0",
          "adc_interface_fft_vco_0/i_adc_vco_prog_done"
        ]
      }
    }
  }
}