INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/BCD_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/BCD_to_cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/anode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/digit_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_display
INFO: [VRFC 10-2458] undeclared symbol refresh_clock, assumed default net type wire [E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/digit_display.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/refreshcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sources_1/new/spi_hacc_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_hacc_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProj/spi_hacc_slave/spi_hacc_slave.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
