# VHDL_Projects
----
<details>
<summary>Description</summary>
Lab Assigments from Bachelor Degree in Computer Engineering. It includes all VHDL projects developed during classes
</details>

---

<details>
<summary>Made Using</summary>
** Quartus Prime **

![Quartus](https://i.imgur.com/EGLjymI.png)
</details>
