module top_module(
    output reg one // Declare one as a reg type output
);

initial begin
    one = 1'b1; // Assign 1 (logic high) to the output one
end

endmodule
