#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12a024b10 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x12a00bf50 .param/l "SIZE" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x12a00bf90 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
v0x12a04b120_0 .net "argmax", 2 0, L_0x12a04db80;  1 drivers
v0x12a04b1f0_0 .var "data_in", 63 0;
v0x12a04b2a0_0 .net "data_max", 7 0, L_0x12a04da90;  1 drivers
v0x12a04b370 .array "values", 7 0, 7 0;
S_0x12a037320 .scope module, "dut" "max_argmax" 2 13, 3 1 0, S_0x12a024b10;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data_in";
    .port_info 1 /OUTPUT 8 "data_max";
    .port_info 2 /OUTPUT 3 "argmax";
P_0x12a005bf0 .param/l "SIZE" 0 3 1, +C4<00000000000000000000000000000011>;
P_0x12a005c30 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
L_0x12a04da90 .functor BUFZ 8, L_0x12a04d730, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12a04db80 .functor BUFZ 3, L_0x12a04d9b0, C4<000>, C4<000>, C4<000>;
v0x12a04a580_0 .net "argmax", 2 0, L_0x12a04db80;  alias, 1 drivers
v0x12a04a630_0 .net "data_in", 63 0, v0x12a04b1f0_0;  1 drivers
v0x12a04a6e0_0 .net "data_max", 7 0, L_0x12a04da90;  alias, 1 drivers
v0x12a04a7a0 .array "indices", 14 0;
v0x12a04a7a0_0 .net v0x12a04a7a0 0, 2 0, L_0x12a04d9b0; 1 drivers
v0x12a04a7a0_1 .net v0x12a04a7a0 1, 2 0, L_0x12a04d0f0; 1 drivers
v0x12a04a7a0_2 .net v0x12a04a7a0 2, 2 0, L_0x12a04d570; 1 drivers
v0x12a04a7a0_3 .net v0x12a04a7a0 3, 2 0, L_0x12a04bf70; 1 drivers
v0x12a04a7a0_4 .net v0x12a04a7a0 4, 2 0, L_0x12a04c3f0; 1 drivers
v0x12a04a7a0_5 .net v0x12a04a7a0 5, 2 0, L_0x12a04c870; 1 drivers
v0x12a04a7a0_6 .net v0x12a04a7a0 6, 2 0, L_0x12a04cc70; 1 drivers
L_0x130078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_7 .net v0x12a04a7a0 7, 2 0, L_0x130078010; 1 drivers
L_0x130078058 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_8 .net v0x12a04a7a0 8, 2 0, L_0x130078058; 1 drivers
L_0x1300780a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_9 .net v0x12a04a7a0 9, 2 0, L_0x1300780a0; 1 drivers
L_0x1300780e8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_10 .net v0x12a04a7a0 10, 2 0, L_0x1300780e8; 1 drivers
L_0x130078130 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_11 .net v0x12a04a7a0 11, 2 0, L_0x130078130; 1 drivers
L_0x130078178 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_12 .net v0x12a04a7a0 12, 2 0, L_0x130078178; 1 drivers
L_0x1300781c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_13 .net v0x12a04a7a0 13, 2 0, L_0x1300781c0; 1 drivers
L_0x130078208 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x12a04a7a0_14 .net v0x12a04a7a0 14, 2 0, L_0x130078208; 1 drivers
v0x12a04a9b0 .array "values", 14 0;
v0x12a04a9b0_0 .net v0x12a04a9b0 0, 7 0, L_0x12a04d730; 1 drivers
v0x12a04a9b0_1 .net v0x12a04a9b0 1, 7 0, L_0x12a04ce70; 1 drivers
v0x12a04a9b0_2 .net v0x12a04a9b0 2, 7 0, L_0x12a04d2f0; 1 drivers
v0x12a04a9b0_3 .net v0x12a04a9b0 3, 7 0, L_0x12a04bcf0; 1 drivers
v0x12a04a9b0_4 .net v0x12a04a9b0 4, 7 0, L_0x12a04c170; 1 drivers
v0x12a04a9b0_5 .net v0x12a04a9b0 5, 7 0, L_0x12a04c5f0; 1 drivers
v0x12a04a9b0_6 .net v0x12a04a9b0 6, 7 0, L_0x12a04ca30; 1 drivers
v0x12a04a9b0_7 .net v0x12a04a9b0 7, 7 0, L_0x12a04b400; 1 drivers
v0x12a04a9b0_8 .net v0x12a04a9b0 8, 7 0, L_0x12a04b500; 1 drivers
v0x12a04a9b0_9 .net v0x12a04a9b0 9, 7 0, L_0x12a04b5e0; 1 drivers
v0x12a04a9b0_10 .net v0x12a04a9b0 10, 7 0, L_0x12a04b740; 1 drivers
v0x12a04a9b0_11 .net v0x12a04a9b0 11, 7 0, L_0x12a04b7e0; 1 drivers
v0x12a04a9b0_12 .net v0x12a04a9b0 12, 7 0, L_0x12a04b8f0; 1 drivers
v0x12a04a9b0_13 .net v0x12a04a9b0 13, 7 0, L_0x12a04b990; 1 drivers
v0x12a04a9b0_14 .net v0x12a04a9b0 14, 7 0, L_0x12a04bb70; 1 drivers
L_0x12a04b400 .part v0x12a04b1f0_0, 0, 8;
L_0x12a04b500 .part v0x12a04b1f0_0, 8, 8;
L_0x12a04b5e0 .part v0x12a04b1f0_0, 16, 8;
L_0x12a04b740 .part v0x12a04b1f0_0, 24, 8;
L_0x12a04b7e0 .part v0x12a04b1f0_0, 32, 8;
L_0x12a04b8f0 .part v0x12a04b1f0_0, 40, 8;
L_0x12a04b990 .part v0x12a04b1f0_0, 48, 8;
L_0x12a04bb70 .part v0x12a04b1f0_0, 56, 8;
S_0x12a0387f0 .scope generate, "genblk2[0]" "genblk2[0]" 3 21, 3 21 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a0282d0 .param/l "level" 1 3 21, +C4<00>;
S_0x12a034980 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x12a0387f0;
 .timescale 0 0;
P_0x12a0399e0 .param/l "j" 1 3 22, +C4<00>;
P_0x12a039a20 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000111>;
P_0x12a039a60 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000011>;
P_0x12a039aa0 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001000>;
v0x12a026c90_0 .net *"_ivl_12", 0 0, L_0x12a04bdd0;  1 drivers
v0x12a046b90_0 .net *"_ivl_3", 0 0, L_0x12a04bc10;  1 drivers
L_0x12a04bc10 .cmp/ge 8, L_0x12a04b400, L_0x12a04b500;
L_0x12a04bcf0 .functor MUXZ 8, L_0x12a04b500, L_0x12a04b400, L_0x12a04bc10, C4<>;
L_0x12a04bdd0 .cmp/gt 8, L_0x12a04b400, L_0x12a04b500;
L_0x12a04bf70 .functor MUXZ 3, L_0x130078058, L_0x130078010, L_0x12a04bdd0, C4<>;
S_0x12a046c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 22, 3 22 0, S_0x12a0387f0;
 .timescale 0 0;
P_0x12a046da0 .param/l "j" 1 3 22, +C4<01>;
P_0x12a046de0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001001>;
P_0x12a046e20 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000100>;
P_0x12a046e60 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001010>;
v0x12a047080_0 .net *"_ivl_12", 0 0, L_0x12a04c250;  1 drivers
v0x12a047120_0 .net *"_ivl_3", 0 0, L_0x12a04c050;  1 drivers
L_0x12a04c050 .cmp/ge 8, L_0x12a04b5e0, L_0x12a04b740;
L_0x12a04c170 .functor MUXZ 8, L_0x12a04b740, L_0x12a04b5e0, L_0x12a04c050, C4<>;
L_0x12a04c250 .cmp/gt 8, L_0x12a04b5e0, L_0x12a04b740;
L_0x12a04c3f0 .functor MUXZ 3, L_0x1300780e8, L_0x1300780a0, L_0x12a04c250, C4<>;
S_0x12a0471c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 22, 3 22 0, S_0x12a0387f0;
 .timescale 0 0;
P_0x12a047330 .param/l "j" 1 3 22, +C4<010>;
P_0x12a047370 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001011>;
P_0x12a0473b0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000101>;
P_0x12a0473f0 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001100>;
v0x12a047620_0 .net *"_ivl_12", 0 0, L_0x12a04c6d0;  1 drivers
v0x12a0476c0_0 .net *"_ivl_3", 0 0, L_0x12a04c4d0;  1 drivers
L_0x12a04c4d0 .cmp/ge 8, L_0x12a04b7e0, L_0x12a04b8f0;
L_0x12a04c5f0 .functor MUXZ 8, L_0x12a04b8f0, L_0x12a04b7e0, L_0x12a04c4d0, C4<>;
L_0x12a04c6d0 .cmp/gt 8, L_0x12a04b7e0, L_0x12a04b8f0;
L_0x12a04c870 .functor MUXZ 3, L_0x130078178, L_0x130078130, L_0x12a04c6d0, C4<>;
S_0x12a047760 .scope generate, "genblk1[3]" "genblk1[3]" 3 22, 3 22 0, S_0x12a0387f0;
 .timescale 0 0;
P_0x12a0478d0 .param/l "j" 1 3 22, +C4<011>;
P_0x12a047910 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001101>;
P_0x12a047950 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000110>;
P_0x12a047990 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001110>;
v0x12a047bb0_0 .net *"_ivl_12", 0 0, L_0x12a04cad0;  1 drivers
v0x12a047c50_0 .net *"_ivl_3", 0 0, L_0x12a04c910;  1 drivers
L_0x12a04c910 .cmp/ge 8, L_0x12a04b990, L_0x12a04bb70;
L_0x12a04ca30 .functor MUXZ 8, L_0x12a04bb70, L_0x12a04b990, L_0x12a04c910, C4<>;
L_0x12a04cad0 .cmp/gt 8, L_0x12a04b990, L_0x12a04bb70;
L_0x12a04cc70 .functor MUXZ 3, L_0x130078208, L_0x1300781c0, L_0x12a04cad0, C4<>;
S_0x12a047cf0 .scope generate, "genblk2[1]" "genblk2[1]" 3 21, 3 21 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a047e60 .param/l "level" 1 3 21, +C4<01>;
S_0x12a047ee0 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x12a047cf0;
 .timescale 0 0;
P_0x12a0480b0 .param/l "j" 1 3 22, +C4<00>;
P_0x12a0480f0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000011>;
P_0x12a048130 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000001>;
P_0x12a048170 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000100>;
v0x12a0483b0_0 .net *"_ivl_12", 0 0, L_0x12a04cf50;  1 drivers
v0x12a048450_0 .net *"_ivl_3", 0 0, L_0x12a04cd50;  1 drivers
L_0x12a04cd50 .cmp/ge 8, L_0x12a04bcf0, L_0x12a04c170;
L_0x12a04ce70 .functor MUXZ 8, L_0x12a04c170, L_0x12a04bcf0, L_0x12a04cd50, C4<>;
L_0x12a04cf50 .cmp/gt 8, L_0x12a04bcf0, L_0x12a04c170;
L_0x12a04d0f0 .functor MUXZ 3, L_0x12a04c3f0, L_0x12a04bf70, L_0x12a04cf50, C4<>;
S_0x12a0484f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 22, 3 22 0, S_0x12a047cf0;
 .timescale 0 0;
P_0x12a048660 .param/l "j" 1 3 22, +C4<01>;
P_0x12a0486a0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000101>;
P_0x12a0486e0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000010>;
P_0x12a048720 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000110>;
v0x12a048940_0 .net *"_ivl_12", 0 0, L_0x12a04d3d0;  1 drivers
v0x12a0489e0_0 .net *"_ivl_3", 0 0, L_0x12a04d1d0;  1 drivers
L_0x12a04d1d0 .cmp/ge 8, L_0x12a04c5f0, L_0x12a04ca30;
L_0x12a04d2f0 .functor MUXZ 8, L_0x12a04ca30, L_0x12a04c5f0, L_0x12a04d1d0, C4<>;
L_0x12a04d3d0 .cmp/gt 8, L_0x12a04c5f0, L_0x12a04ca30;
L_0x12a04d570 .functor MUXZ 3, L_0x12a04cc70, L_0x12a04c870, L_0x12a04d3d0, C4<>;
S_0x12a048a80 .scope generate, "genblk2[2]" "genblk2[2]" 3 21, 3 21 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a048bf0 .param/l "level" 1 3 21, +C4<010>;
S_0x12a048c80 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x12a048a80;
 .timescale 0 0;
P_0x12a048e50 .param/l "j" 1 3 22, +C4<00>;
P_0x12a048e90 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000001>;
P_0x12a048ed0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000000>;
P_0x12a048f10 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000010>;
v0x12a049150_0 .net *"_ivl_12", 0 0, L_0x12a04d810;  1 drivers
v0x12a0491f0_0 .net *"_ivl_3", 0 0, L_0x12a04d610;  1 drivers
L_0x12a04d610 .cmp/ge 8, L_0x12a04ce70, L_0x12a04d2f0;
L_0x12a04d730 .functor MUXZ 8, L_0x12a04d2f0, L_0x12a04ce70, L_0x12a04d610, C4<>;
L_0x12a04d810 .cmp/gt 8, L_0x12a04ce70, L_0x12a04d2f0;
L_0x12a04d9b0 .functor MUXZ 3, L_0x12a04d570, L_0x12a04d0f0, L_0x12a04d810, C4<>;
S_0x12a049290 .scope generate, "input_values[0]" "input_values[0]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a049400 .param/l "i" 1 3 13, +C4<00>;
S_0x12a049480 .scope generate, "input_values[1]" "input_values[1]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a049680 .param/l "i" 1 3 13, +C4<01>;
S_0x12a049720 .scope generate, "input_values[2]" "input_values[2]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a0498e0 .param/l "i" 1 3 13, +C4<010>;
S_0x12a049960 .scope generate, "input_values[3]" "input_values[3]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a049b20 .param/l "i" 1 3 13, +C4<011>;
S_0x12a049bc0 .scope generate, "input_values[4]" "input_values[4]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a049d80 .param/l "i" 1 3 13, +C4<0100>;
S_0x12a049e20 .scope generate, "input_values[5]" "input_values[5]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a049640 .param/l "i" 1 3 13, +C4<0101>;
S_0x12a04a0c0 .scope generate, "input_values[6]" "input_values[6]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a04a280 .param/l "i" 1 3 13, +C4<0110>;
S_0x12a04a320 .scope generate, "input_values[7]" "input_values[7]" 3 13, 3 13 0, S_0x12a037320;
 .timescale 0 0;
P_0x12a04a4e0 .param/l "i" 1 3 13, +C4<0111>;
S_0x12a04ac30 .scope task, "fill_data_in" "fill_data_in" 2 36, 2 36 0, S_0x12a024b10;
 .timescale 0 0;
v0x12a04ae00_0 .var/i "i", 31 0;
TD_testbench.fill_data_in ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x12a04b1f0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a04ae00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12a04ae00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x12a04ae00_0;
    %load/vec4a v0x12a04b370, 4;
    %load/vec4 v0x12a04ae00_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x12a04b1f0_0, 4, 8;
    %load/vec4 v0x12a04ae00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12a04ae00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12a04ae90 .scope task, "print_result" "print_result" 2 23, 2 23 0, S_0x12a024b10;
 .timescale 0 0;
v0x12a04b070_0 .var/i "i", 31 0;
TD_testbench.print_result ;
    %vpi_call 2 26 "$display", "\320\222\321\205\320\276\320\264\320\275\321\213\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a04b070_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12a04b070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 2 28 "$display", "values[%0d] = %0d", v0x12a04b070_0, &A<v0x12a04b370, v0x12a04b070_0 > {0 0 0};
    %load/vec4 v0x12a04b070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12a04b070_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 30 "$display", "\320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274: %0d, \320\270\320\275\320\264\320\265\320\272\321\201: %0d", v0x12a04b2a0_0, v0x12a04b120_0 {0 0 0};
    %vpi_call 2 31 "$display", "------------------------" {0 0 0};
    %end;
    .scope S_0x12a024b10;
T_2 ;
    %vpi_call 2 48 "$display", "\320\242\320\265\321\201\321\202 1: \320\237\321\200\320\276\321\201\321\202\320\260\321\217 \320\277\320\276\321\201\320\273\320\265\320\264\320\276\320\262\320\260\321\202\320\265\320\273\321\214\320\275\320\276\321\201\321\202\321\214" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x12a04ac30;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_result, S_0x12a04ae90;
    %join;
    %vpi_call 2 56 "$display", "\320\242\320\265\321\201\321\202 2: \320\240\320\260\320\262\320\275\321\213\320\265 \320\274\320\260\320\272\321\201\320\270\320\274\320\260\320\273\321\214\320\275\321\213\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x12a04ac30;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_result, S_0x12a04ae90;
    %join;
    %vpi_call 2 64 "$display", "\320\242\320\265\321\201\321\202 3: \320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274 \320\262 \320\275\320\260\321\207\320\260\320\273\320\265" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x12a04ac30;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_result, S_0x12a04ae90;
    %join;
    %vpi_call 2 72 "$display", "\320\242\320\265\321\201\321\202 4: \320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274 \320\262 \320\272\320\276\320\275\321\206\320\265" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x12a04ac30;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_result, S_0x12a04ae90;
    %join;
    %vpi_call 2 80 "$display", "\320\242\320\265\321\201\321\202 5: \320\222\321\201\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217 \321\200\320\260\320\262\320\275\321\213" {0 0 0};
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a04b370, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x12a04ac30;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_result, S_0x12a04ae90;
    %join;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "max_argmax.v";
