--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf k7.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203501 paths analyzed, 1389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.964ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/GPIOf0_0 (SLICE_X73Y70.BX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X92Y64.A6      net (fanout=73)       0.562   SW_OK<4>
    SLICE_X92Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/Mxor_Bo_13_xo<0>1
    SLICE_X92Y64.B5      net (fanout=2)        0.168   XLXI_31/Bo<13>
    SLICE_X92Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_1
    SLICE_X92Y64.C4      net (fanout=6)        0.460   XLXI_31/ADD_32/XLXI_5/XLXN_27
    SLICE_X92Y64.C       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_8
    SLICE_X92Y63.A4      net (fanout=3)        0.424   XLXI_31/ADD_32/XLXN_65
    SLICE_X92Y63.A       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_9
    SLICE_X92Y63.B5      net (fanout=1)        0.161   XLXI_31/ADD_32/XLXI_12/XLXN_15
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X73Y70.BX      net (fanout=2)        0.287   Co
    SLICE_X73Y70.CLK     Tdick                 0.015   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_112
                                                       XLXI_17/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (0.539ns logic, 3.177ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y60.A6      net (fanout=73)       0.353   SW_OK<4>
    SLICE_X93Y60.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/Mxor_Bo_6_xo<0>1
    SLICE_X93Y60.B5      net (fanout=2)        0.157   XLXI_31/Bo<6>
    SLICE_X93Y60.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_2/XLXI_1
    SLICE_X93Y62.C4      net (fanout=6)        0.537   XLXI_31/ADD_32/XLXI_7/XLXN_23
    SLICE_X93Y62.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_9
    SLICE_X93Y62.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXN_15
    SLICE_X93Y62.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_14
    SLICE_X92Y63.B4      net (fanout=3)        0.449   XLXI_31/ADD_32/XLXN_60
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X73Y70.BX      net (fanout=2)        0.287   Co
    SLICE_X73Y70.CLK     Tdick                 0.015   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_112
                                                       XLXI_17/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (0.539ns logic, 3.134ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y64.A6      net (fanout=73)       0.556   SW_OK<4>
    SLICE_X93Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/Mxor_Bo_12_xo<0>1
    SLICE_X93Y64.B5      net (fanout=2)        0.157   XLXI_31/Bo<12>
    SLICE_X93Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_4/XLXI_3
    SLICE_X93Y65.C3      net (fanout=4)        0.479   XLXI_31/ADD_32/XLXI_5/XLXN_28
    SLICE_X93Y65.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_9
    SLICE_X93Y65.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXN_15
    SLICE_X93Y65.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_14
    SLICE_X92Y63.B6      net (fanout=1)        0.290   XLXI_31/ADD_32/XLXN_64
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X73Y70.BX      net (fanout=2)        0.287   Co
    SLICE_X73Y70.CLK     Tdick                 0.015   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_112
                                                       XLXI_17/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.539ns logic, 3.120ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/GPIOf0_0 (SLICE_X72Y70.DX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X92Y64.A6      net (fanout=73)       0.562   SW_OK<4>
    SLICE_X92Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/Mxor_Bo_13_xo<0>1
    SLICE_X92Y64.B5      net (fanout=2)        0.168   XLXI_31/Bo<13>
    SLICE_X92Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_1
    SLICE_X92Y64.C4      net (fanout=6)        0.460   XLXI_31/ADD_32/XLXI_5/XLXN_27
    SLICE_X92Y64.C       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_8
    SLICE_X92Y63.A4      net (fanout=3)        0.424   XLXI_31/ADD_32/XLXN_65
    SLICE_X92Y63.A       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_9
    SLICE_X92Y63.B5      net (fanout=1)        0.161   XLXI_31/ADD_32/XLXI_12/XLXN_15
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X72Y70.DX      net (fanout=2)        0.215   Co
    SLICE_X72Y70.CLK     Tdick                -0.016   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_41
                                                       XLXI_8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.508ns logic, 3.105ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y60.A6      net (fanout=73)       0.353   SW_OK<4>
    SLICE_X93Y60.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/Mxor_Bo_6_xo<0>1
    SLICE_X93Y60.B5      net (fanout=2)        0.157   XLXI_31/Bo<6>
    SLICE_X93Y60.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_2/XLXI_1
    SLICE_X93Y62.C4      net (fanout=6)        0.537   XLXI_31/ADD_32/XLXI_7/XLXN_23
    SLICE_X93Y62.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_9
    SLICE_X93Y62.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXN_15
    SLICE_X93Y62.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_14
    SLICE_X92Y63.B4      net (fanout=3)        0.449   XLXI_31/ADD_32/XLXN_60
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X72Y70.DX      net (fanout=2)        0.215   Co
    SLICE_X72Y70.CLK     Tdick                -0.016   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_41
                                                       XLXI_8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.508ns logic, 3.062ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.545 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y64.A6      net (fanout=73)       0.556   SW_OK<4>
    SLICE_X93Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/Mxor_Bo_12_xo<0>1
    SLICE_X93Y64.B5      net (fanout=2)        0.157   XLXI_31/Bo<12>
    SLICE_X93Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_4/XLXI_3
    SLICE_X93Y65.C3      net (fanout=4)        0.479   XLXI_31/ADD_32/XLXI_5/XLXN_28
    SLICE_X93Y65.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_9
    SLICE_X93Y65.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXN_15
    SLICE_X93Y65.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_14
    SLICE_X92Y63.B6      net (fanout=1)        0.290   XLXI_31/ADD_32/XLXN_64
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X75Y70.C6      net (fanout=8)        0.558   XLXI_31/ADD_32/XLXN_67
    SLICE_X75Y70.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X72Y70.DX      net (fanout=2)        0.215   Co
    SLICE_X72Y70.CLK     Tdick                -0.016   XLXI_31/MUX1/XLXI_3/XLXI_52/XLXN_41
                                                       XLXI_8/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (0.508ns logic, 3.048ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_4 (SLICE_X73Y93.C5), 9410 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 18)
  Clock Path Skew:      -0.096ns (0.554 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_5/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X92Y64.A6      net (fanout=73)       0.562   SW_OK<4>
    SLICE_X92Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/Mxor_Bo_13_xo<0>1
    SLICE_X92Y64.B5      net (fanout=2)        0.168   XLXI_31/Bo<13>
    SLICE_X92Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_1
    SLICE_X92Y64.C4      net (fanout=6)        0.460   XLXI_31/ADD_32/XLXI_5/XLXN_27
    SLICE_X92Y64.C       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_8
    SLICE_X92Y63.A4      net (fanout=3)        0.424   XLXI_31/ADD_32/XLXN_65
    SLICE_X92Y63.A       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_9
    SLICE_X92Y63.B5      net (fanout=1)        0.161   XLXI_31/ADD_32/XLXI_12/XLXN_15
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X86Y70.A4      net (fanout=8)        0.265   XLXI_31/ADD_32/XLXN_67
    SLICE_X86Y70.A       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_7
    SLICE_X80Y83.A5      net (fanout=1)        0.614   XLXI_31/ADD_32/XLXI_9/XLXN_20
    SLICE_X80Y83.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_13
    SLICE_X81Y83.D4      net (fanout=4)        0.338   XLXI_31/ADD_32/XLXN_1
    SLICE_X81Y83.D       Tilo                  0.043   XLXI_31/Sum<30>
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_2/XLXI_2
    SLICE_X78Y87.B1      net (fanout=2)        0.647   XLXI_31/Sum<30>
    SLICE_X78Y87.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_21
    SLICE_X78Y87.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
    SLICE_X78Y87.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_61
    SLICE_X77Y89.A3      net (fanout=1)        0.494   XLXI_31/MUX1/XLXI_5/o2<2>
    SLICE_X77Y89.A       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_21
    SLICE_X77Y89.B5      net (fanout=1)        0.149   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_127
    SLICE_X77Y89.B       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_61
    SLICE_X72Y93.B4      net (fanout=1)        0.459   XLXI_7/MUX1_DispData/XLXI_5/o2<2>
    SLICE_X72Y93.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A19
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_46
    SLICE_X73Y95.B2      net (fanout=12)       0.503   Disp_num<30>
    SLICE_X73Y95.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A20
                                                       XLXI_5/XLXI_2/HTS0/MSEG/AD20
    SLICE_X73Y94.B1      net (fanout=2)        0.444   XLXI_5/XLXI_2/HTS0/MSEG/A20
    SLICE_X73Y94.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A17
                                                       XLXI_5/XLXI_2/HTS0/MSEG/d_1
    SLICE_X73Y93.D5      net (fanout=1)        0.231   XLXI_5/XLXI_2/HTS0/MSEG/DD
    SLICE_X73Y93.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_2/HTS0/MSEG/XLXI_71
    SLICE_X73Y93.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<4>
    SLICE_X73Y93.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_1/buffer_4_rstpot
                                                       XLXI_5/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (0.963ns logic, 6.870ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.790ns (Levels of Logic = 18)
  Clock Path Skew:      -0.096ns (0.554 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_5/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y60.A6      net (fanout=73)       0.353   SW_OK<4>
    SLICE_X93Y60.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/Mxor_Bo_6_xo<0>1
    SLICE_X93Y60.B5      net (fanout=2)        0.157   XLXI_31/Bo<6>
    SLICE_X93Y60.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_7/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_2/XLXI_1
    SLICE_X93Y62.C4      net (fanout=6)        0.537   XLXI_31/ADD_32/XLXI_7/XLXN_23
    SLICE_X93Y62.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_9
    SLICE_X93Y62.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXN_15
    SLICE_X93Y62.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_60
                                                       XLXI_31/ADD_32/XLXI_7/XLXI_5/XLXI_14
    SLICE_X92Y63.B4      net (fanout=3)        0.449   XLXI_31/ADD_32/XLXN_60
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X86Y70.A4      net (fanout=8)        0.265   XLXI_31/ADD_32/XLXN_67
    SLICE_X86Y70.A       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_7
    SLICE_X80Y83.A5      net (fanout=1)        0.614   XLXI_31/ADD_32/XLXI_9/XLXN_20
    SLICE_X80Y83.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_13
    SLICE_X81Y83.D4      net (fanout=4)        0.338   XLXI_31/ADD_32/XLXN_1
    SLICE_X81Y83.D       Tilo                  0.043   XLXI_31/Sum<30>
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_2/XLXI_2
    SLICE_X78Y87.B1      net (fanout=2)        0.647   XLXI_31/Sum<30>
    SLICE_X78Y87.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_21
    SLICE_X78Y87.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
    SLICE_X78Y87.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_61
    SLICE_X77Y89.A3      net (fanout=1)        0.494   XLXI_31/MUX1/XLXI_5/o2<2>
    SLICE_X77Y89.A       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_21
    SLICE_X77Y89.B5      net (fanout=1)        0.149   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_127
    SLICE_X77Y89.B       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_61
    SLICE_X72Y93.B4      net (fanout=1)        0.459   XLXI_7/MUX1_DispData/XLXI_5/o2<2>
    SLICE_X72Y93.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A19
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_46
    SLICE_X73Y95.B2      net (fanout=12)       0.503   Disp_num<30>
    SLICE_X73Y95.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A20
                                                       XLXI_5/XLXI_2/HTS0/MSEG/AD20
    SLICE_X73Y94.B1      net (fanout=2)        0.444   XLXI_5/XLXI_2/HTS0/MSEG/A20
    SLICE_X73Y94.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A17
                                                       XLXI_5/XLXI_2/HTS0/MSEG/d_1
    SLICE_X73Y93.D5      net (fanout=1)        0.231   XLXI_5/XLXI_2/HTS0/MSEG/DD
    SLICE_X73Y93.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_2/HTS0/MSEG/XLXI_71
    SLICE_X73Y93.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<4>
    SLICE_X73Y93.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_1/buffer_4_rstpot
                                                       XLXI_5/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (0.963ns logic, 6.827ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 18)
  Clock Path Skew:      -0.096ns (0.554 - 0.650)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_5/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y61.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X93Y64.A6      net (fanout=73)       0.556   SW_OK<4>
    SLICE_X93Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/Mxor_Bo_12_xo<0>1
    SLICE_X93Y64.B5      net (fanout=2)        0.157   XLXI_31/Bo<12>
    SLICE_X93Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_5/XLXN_23
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_4/XLXI_3
    SLICE_X93Y65.C3      net (fanout=4)        0.479   XLXI_31/ADD_32/XLXI_5/XLXN_28
    SLICE_X93Y65.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_9
    SLICE_X93Y65.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXN_15
    SLICE_X93Y65.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_64
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_5/XLXI_14
    SLICE_X92Y63.B6      net (fanout=1)        0.290   XLXI_31/ADD_32/XLXN_64
    SLICE_X92Y63.B       Tilo                  0.043   XLXI_3/push
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_14
    SLICE_X86Y70.B5      net (fanout=1)        0.557   XLXI_31/ADD_32/XLXN_82
    SLICE_X86Y70.B       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_15
    SLICE_X86Y70.A4      net (fanout=8)        0.265   XLXI_31/ADD_32/XLXN_67
    SLICE_X86Y70.A       Tilo                  0.043   XLXI_3/N22
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_7
    SLICE_X80Y83.A5      net (fanout=1)        0.614   XLXI_31/ADD_32/XLXI_9/XLXN_20
    SLICE_X80Y83.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_13
    SLICE_X81Y83.D4      net (fanout=4)        0.338   XLXI_31/ADD_32/XLXN_1
    SLICE_X81Y83.D       Tilo                  0.043   XLXI_31/Sum<30>
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_2/XLXI_2
    SLICE_X78Y87.B1      net (fanout=2)        0.647   XLXI_31/Sum<30>
    SLICE_X78Y87.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_21
    SLICE_X78Y87.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
    SLICE_X78Y87.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_5/XLXI_54/XLXN_127
                                                       XLXI_31/MUX1/XLXI_5/XLXI_54/XLXI_61
    SLICE_X77Y89.A3      net (fanout=1)        0.494   XLXI_31/MUX1/XLXI_5/o2<2>
    SLICE_X77Y89.A       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_21
    SLICE_X77Y89.B5      net (fanout=1)        0.149   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_127
    SLICE_X77Y89.B       Tilo                  0.043   XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXN_29
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_54/XLXI_61
    SLICE_X72Y93.B4      net (fanout=1)        0.459   XLXI_7/MUX1_DispData/XLXI_5/o2<2>
    SLICE_X72Y93.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A19
                                                       XLXI_7/MUX1_DispData/XLXI_5/XLXI_46
    SLICE_X73Y95.B2      net (fanout=12)       0.503   Disp_num<30>
    SLICE_X73Y95.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A20
                                                       XLXI_5/XLXI_2/HTS0/MSEG/AD20
    SLICE_X73Y94.B1      net (fanout=2)        0.444   XLXI_5/XLXI_2/HTS0/MSEG/A20
    SLICE_X73Y94.B       Tilo                  0.043   XLXI_5/XLXI_2/HTS0/MSEG/A17
                                                       XLXI_5/XLXI_2/HTS0/MSEG/d_1
    SLICE_X73Y93.D5      net (fanout=1)        0.231   XLXI_5/XLXI_2/HTS0/MSEG/DD
    SLICE_X73Y93.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_2/HTS0/MSEG/XLXI_71
    SLICE_X73Y93.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<4>
    SLICE_X73Y93.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<4>
                                                       XLXI_5/XLXI_1/buffer_4_rstpot
                                                       XLXI_5/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (0.963ns logic, 6.813ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_17 (SLICE_X70Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_1/buffer_18 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/XLXI_1/buffer_18 to XLXI_5/XLXI_1/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y82.CQ      Tcko                  0.100   XLXI_5/XLXI_1/buffer<18>
                                                       XLXI_5/XLXI_1/buffer_18
    SLICE_X70Y83.A6      net (fanout=2)        0.107   XLXI_5/XLXI_1/buffer<18>
    SLICE_X70Y83.CLK     Tah         (-Th)     0.059   XLXI_5/XLXI_1/buffer<17>
                                                       XLXI_5/XLXI_1/buffer_17_rstpot
                                                       XLXI_5/XLXI_1/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_56 (SLICE_X58Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_1/buffer_57 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.255ns (0.745 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/XLXI_1/buffer_57 to XLXI_5/XLXI_1/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.AQ      Tcko                  0.118   XLXI_5/XLXI_1/buffer<58>
                                                       XLXI_5/XLXI_1/buffer_57
    SLICE_X58Y47.C5      net (fanout=2)        0.344   XLXI_5/XLXI_1/buffer<57>
    SLICE_X58Y47.CLK     Tah         (-Th)     0.059   XLXI_5/XLXI_1/buffer<56>
                                                       XLXI_5/XLXI_1/buffer_56_rstpot
                                                       XLXI_5/XLXI_1/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.059ns logic, 0.344ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_19 (SLICE_X70Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_1/buffer_20 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.319 - 0.290)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/XLXI_1/buffer_20 to XLXI_5/XLXI_1/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y83.CQ      Tcko                  0.118   XLXI_5/XLXI_1/buffer<20>
                                                       XLXI_5/XLXI_1/buffer_20
    SLICE_X70Y84.A6      net (fanout=2)        0.118   XLXI_5/XLXI_1/buffer<20>
    SLICE_X70Y84.CLK     Tah         (-Th)     0.059   XLXI_5/XLXI_1/buffer<19>
                                                       XLXI_5/XLXI_1/buffer_19_rstpot
                                                       XLXI_5/XLXI_1/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.059ns logic, 0.118ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_4/clkdiv<3>/SR
  Logical resource: XLXI_4/clkdiv_0/SR
  Location pin: SLICE_X52Y72.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_4/clkdiv<3>/SR
  Logical resource: XLXI_4/clkdiv_1/SR
  Location pin: SLICE_X52Y72.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.964|    1.487|    3.856|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 203501 paths, 0 nets, and 4450 connections

Design statistics:
   Minimum period:   7.964ns{1}   (Maximum frequency: 125.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 01 12:26:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 484 MB



