{
 "Files" : [
  {
   "Path" : "C:/Users/Jerry/Desktop/3X/046.FPGA/002.Project/03.Ultrasonic/ult/ult/ult/src/cnt.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Jerry/Desktop/3X/046.FPGA/002.Project/03.Ultrasonic/ult/ult/ult/src/div_clk.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Jerry/Desktop/3X/046.FPGA/002.Project/03.Ultrasonic/ult/ult/ult/src/seq_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Jerry/Desktop/3X/046.FPGA/002.Project/03.Ultrasonic/ult/ult/ult/src/top_ult.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Jerry/Desktop/3X/046.FPGA/002.Project/03.Ultrasonic/ult/ult/ult/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}