// Seed: 1595621371
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
endmodule
