
Temperature_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006484  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006628  08006628  00016628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a2c  08006a2c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08006a2c  08006a2c  00016a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a34  08006a34  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a34  08006a34  00016a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a38  08006a38  00016a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08006a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001ec  08006c28  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08006c28  00020420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000084b6  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001608  00000000  00000000  00028715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  00029d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005be  00000000  00000000  0002a4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016440  00000000  00000000  0002aa6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008df3  00000000  00000000  00040eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087bd7  00000000  00000000  00049ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003164  00000000  00000000  000d1878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d49dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800660c 	.word	0x0800660c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800660c 	.word	0x0800660c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	db0a      	blt.n	8000f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	490c      	ldr	r1, [pc, #48]	; (8000fa0 <__NVIC_SetPriority+0x4c>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	0112      	lsls	r2, r2, #4
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	440b      	add	r3, r1
 8000f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f7c:	e00a      	b.n	8000f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4908      	ldr	r1, [pc, #32]	; (8000fa4 <__NVIC_SetPriority+0x50>)
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	3b04      	subs	r3, #4
 8000f8c:	0112      	lsls	r2, r2, #4
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	440b      	add	r3, r1
 8000f92:	761a      	strb	r2, [r3, #24]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000e100 	.word	0xe000e100
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fac:	f000 fe06 	bl	8001bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb0:	f000 f83c 	bl	800102c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SysTick_Init(Clock_Frequency);
 8000fb4:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8000fb8:	f000 fb38 	bl	800162c <SysTick_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f000 f8be 	bl	800113c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fc0:	f000 f892 	bl	80010e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  LED_init();
 8000fc4:	f000 fa72 	bl	80014ac <LED_init>
  adc_init();
 8000fc8:	f000 fab6 	bl	8001538 <adc_init>
  ConfigureVoltageSourcePin();
 8000fcc:	f000 fa4a 	bl	8001464 <ConfigureVoltageSourcePin>
  Timer3_Init();
 8000fd0:	f000 f9f4 	bl	80013bc <Timer3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SetWaitTenSec();
 8000fd4:	f000 f8ee 	bl	80011b4 <SetWaitTenSec>

	  if (time_expired(TenSec.delayTime, TenSec.currentTime)){
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <main+0x7c>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	4a11      	ldr	r2, [pc, #68]	; (8001024 <main+0x7c>)
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	4611      	mov	r1, r2
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 fa8c 	bl	8001500 <time_expired>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d004      	beq.n	8000ff8 <main+0x50>
		  PIDControlLoop();
 8000fee:	f000 f92f 	bl	8001250 <PIDControlLoop>
		  TenSec.activeFlag = 0;
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <main+0x7c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
	  }

	  SetWaitOneSec();
 8000ff8:	f000 f8f2 	bl	80011e0 <SetWaitOneSec>

	  if (time_expired(OneSec.delayTime, OneSec.currentTime)){
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <main+0x80>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	4a09      	ldr	r2, [pc, #36]	; (8001028 <main+0x80>)
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	4611      	mov	r1, r2
 8001006:	4618      	mov	r0, r3
 8001008:	f000 fa7a 	bl	8001500 <time_expired>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0e0      	beq.n	8000fd4 <main+0x2c>
		  TemperaturePrint();
 8001012:	f000 fb9b 	bl	800174c <TemperaturePrint>
		  print_pidOutpuVal();
 8001016:	f000 f8ab 	bl	8001170 <print_pidOutpuVal>
		  OneSec.activeFlag = 0;
 800101a:	4b03      	ldr	r3, [pc, #12]	; (8001028 <main+0x80>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
	  SetWaitTenSec();
 8001020:	e7d8      	b.n	8000fd4 <main+0x2c>
 8001022:	bf00      	nop
 8001024:	20000000 	.word	0x20000000
 8001028:	2000000c 	.word	0x2000000c

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b094      	sub	sp, #80	; 0x50
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0320 	add.w	r3, r7, #32
 8001036:	2230      	movs	r2, #48	; 0x30
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f002 fe2b 	bl	8003c96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001050:	2300      	movs	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <SystemClock_Config+0xb4>)
 8001056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001058:	4a21      	ldr	r2, [pc, #132]	; (80010e0 <SystemClock_Config+0xb4>)
 800105a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105e:	6413      	str	r3, [r2, #64]	; 0x40
 8001060:	4b1f      	ldr	r3, [pc, #124]	; (80010e0 <SystemClock_Config+0xb4>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800106c:	2300      	movs	r3, #0
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	4b1c      	ldr	r3, [pc, #112]	; (80010e4 <SystemClock_Config+0xb8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a1b      	ldr	r2, [pc, #108]	; (80010e4 <SystemClock_Config+0xb8>)
 8001076:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800107a:	6013      	str	r3, [r2, #0]
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <SystemClock_Config+0xb8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001088:	2302      	movs	r3, #2
 800108a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108c:	2301      	movs	r3, #1
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001090:	2310      	movs	r3, #16
 8001092:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001094:	2300      	movs	r3, #0
 8001096:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f107 0320 	add.w	r3, r7, #32
 800109c:	4618      	mov	r0, r3
 800109e:	f001 f855 	bl	800214c <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010a8:	f000 fbec 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010b0:	2300      	movs	r3, #0
 80010b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 fab8 	bl	800263c <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010d2:	f000 fbd7 	bl	8001884 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3750      	adds	r7, #80	; 0x50
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010ec:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	; (8001138 <MX_USART2_UART_Init+0x50>)
 80010f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010f2:	4b10      	ldr	r3, [pc, #64]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 80010f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 800110e:	220c      	movs	r2, #12
 8001110:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001112:	4b08      	ldr	r3, [pc, #32]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	; (8001134 <MX_USART2_UART_Init+0x4c>)
 8001120:	f001 fc6c 	bl	80029fc <HAL_UART_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800112a:	f000 fbab 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000208 	.word	0x20000208
 8001138:	40004400 	.word	0x40004400

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	4b09      	ldr	r3, [pc, #36]	; (800116c <MX_GPIO_Init+0x30>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a08      	ldr	r2, [pc, #32]	; (800116c <MX_GPIO_Init+0x30>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b06      	ldr	r3, [pc, #24]	; (800116c <MX_GPIO_Init+0x30>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800

08001170 <print_pidOutpuVal>:
	sprintf(msg2, " ADC Value = %d ", adcVal);
	printTimestamp();
	HAL_UART_Transmit(&huart2, (uint8_t*)(msg2), strlen(msg2), 200);
}

void print_pidOutpuVal(void){ // Debug
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	sprintf(msg4, " PID Output = %f ", pidOutput);
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <print_pidOutpuVal+0x34>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff f9ed 	bl	8000558 <__aeabi_f2d>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4909      	ldr	r1, [pc, #36]	; (80011a8 <print_pidOutpuVal+0x38>)
 8001184:	4809      	ldr	r0, [pc, #36]	; (80011ac <print_pidOutpuVal+0x3c>)
 8001186:	f002 fd23 	bl	8003bd0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)(msg4), strlen(msg4), 200);
 800118a:	4808      	ldr	r0, [pc, #32]	; (80011ac <print_pidOutpuVal+0x3c>)
 800118c:	f7ff f878 	bl	8000280 <strlen>
 8001190:	4603      	mov	r3, r0
 8001192:	b29a      	uxth	r2, r3
 8001194:	23c8      	movs	r3, #200	; 0xc8
 8001196:	4905      	ldr	r1, [pc, #20]	; (80011ac <print_pidOutpuVal+0x3c>)
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <print_pidOutpuVal+0x40>)
 800119a:	f001 fc7c 	bl	8002a96 <HAL_UART_Transmit>
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	2000025c 	.word	0x2000025c
 80011a8:	0800663c 	.word	0x0800663c
 80011ac:	20000298 	.word	0x20000298
 80011b0:	20000208 	.word	0x20000208

080011b4 <SetWaitTenSec>:

void SetWaitTenSec(void){
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	  if (!TenSec.activeFlag){
 80011b8:	4b07      	ldr	r3, [pc, #28]	; (80011d8 <SetWaitTenSec+0x24>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d106      	bne.n	80011ce <SetWaitTenSec+0x1a>
		  TenSec.currentTime = counter;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <SetWaitTenSec+0x28>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <SetWaitTenSec+0x24>)
 80011c6:	6013      	str	r3, [r2, #0]
		  TenSec.activeFlag = 1;
 80011c8:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <SetWaitTenSec+0x24>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	609a      	str	r2, [r3, #8]
	  }
}
 80011ce:	bf00      	nop
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	20000000 	.word	0x20000000
 80011dc:	20000260 	.word	0x20000260

080011e0 <SetWaitOneSec>:

void SetWaitOneSec(void){
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
	  if (!OneSec.activeFlag){
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <SetWaitOneSec+0x24>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d106      	bne.n	80011fa <SetWaitOneSec+0x1a>
		  OneSec.currentTime = counter;
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <SetWaitOneSec+0x28>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	; (8001204 <SetWaitOneSec+0x24>)
 80011f2:	6013      	str	r3, [r2, #0]
		  OneSec.activeFlag = 1;
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <SetWaitOneSec+0x24>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	609a      	str	r2, [r3, #8]
	  }
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	2000000c 	.word	0x2000000c
 8001208:	20000260 	.word	0x20000260

0800120c <ControlRelay>:

void ControlRelay(float dutycycle) {
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	ed87 0a01 	vstr	s0, [r7, #4]

    uint32_t dutyValue = (uint32_t)((100-dutycycle) * (PWM_PERIOD/ 100)); // NPN Transistor to relay
 8001216:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001248 <ControlRelay+0x3c>
 800121a:	edd7 7a01 	vldr	s15, [r7, #4]
 800121e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001222:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001248 <ControlRelay+0x3c>
 8001226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800122e:	ee17 3a90 	vmov	r3, s15
 8001232:	60fb      	str	r3, [r7, #12]

    // Set the duty cycle
    TIM3->CCR1 = dutyValue;
 8001234:	4a05      	ldr	r2, [pc, #20]	; (800124c <ControlRelay+0x40>)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6353      	str	r3, [r2, #52]	; 0x34
}
 800123a:	bf00      	nop
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	42c80000 	.word	0x42c80000
 800124c:	40000400 	.word	0x40000400

08001250 <PIDControlLoop>:

void PIDControlLoop(void) {
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	af00      	add	r7, sp, #0
    currentTemperature = readTemperature();
 8001254:	f000 fa9e 	bl	8001794 <readTemperature>
 8001258:	eef0 7a40 	vmov.f32	s15, s0
 800125c:	4b4e      	ldr	r3, [pc, #312]	; (8001398 <PIDControlLoop+0x148>)
 800125e:	edc3 7a00 	vstr	s15, [r3]

    error = TARGET_TEMPERATURE - currentTemperature;
 8001262:	4b4d      	ldr	r3, [pc, #308]	; (8001398 <PIDControlLoop+0x148>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f976 	bl	8000558 <__aeabi_f2d>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	f04f 0000 	mov.w	r0, #0
 8001274:	4949      	ldr	r1, [pc, #292]	; (800139c <PIDControlLoop+0x14c>)
 8001276:	f7ff f80f 	bl	8000298 <__aeabi_dsub>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fc99 	bl	8000bb8 <__aeabi_d2f>
 8001286:	4603      	mov	r3, r0
 8001288:	4a45      	ldr	r2, [pc, #276]	; (80013a0 <PIDControlLoop+0x150>)
 800128a:	6013      	str	r3, [r2, #0]

    integral += error;
 800128c:	4b44      	ldr	r3, [pc, #272]	; (80013a0 <PIDControlLoop+0x150>)
 800128e:	ed93 7a00 	vldr	s14, [r3]
 8001292:	4b44      	ldr	r3, [pc, #272]	; (80013a4 <PIDControlLoop+0x154>)
 8001294:	edd3 7a00 	vldr	s15, [r3]
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	4b41      	ldr	r3, [pc, #260]	; (80013a4 <PIDControlLoop+0x154>)
 800129e:	edc3 7a00 	vstr	s15, [r3]

    derivative = error - derivative;
 80012a2:	4b3f      	ldr	r3, [pc, #252]	; (80013a0 <PIDControlLoop+0x150>)
 80012a4:	ed93 7a00 	vldr	s14, [r3]
 80012a8:	4b3f      	ldr	r3, [pc, #252]	; (80013a8 <PIDControlLoop+0x158>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012b2:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <PIDControlLoop+0x158>)
 80012b4:	edc3 7a00 	vstr	s15, [r3]

    pidOutput = (KP * error + KI * integral + KD * derivative);
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <PIDControlLoop+0x150>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff f94b 	bl	8000558 <__aeabi_f2d>
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	4b39      	ldr	r3, [pc, #228]	; (80013ac <PIDControlLoop+0x15c>)
 80012c8:	f7ff f99e 	bl	8000608 <__aeabi_dmul>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4614      	mov	r4, r2
 80012d2:	461d      	mov	r5, r3
 80012d4:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <PIDControlLoop+0x154>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff f93d 	bl	8000558 <__aeabi_f2d>
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	f7ff f98f 	bl	8000608 <__aeabi_dmul>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4620      	mov	r0, r4
 80012f0:	4629      	mov	r1, r5
 80012f2:	f7fe ffd3 	bl	800029c <__adddf3>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	4614      	mov	r4, r2
 80012fc:	461d      	mov	r5, r3
 80012fe:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <PIDControlLoop+0x158>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff f928 	bl	8000558 <__aeabi_f2d>
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	f7ff f97a 	bl	8000608 <__aeabi_dmul>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4620      	mov	r0, r4
 800131a:	4629      	mov	r1, r5
 800131c:	f7fe ffbe 	bl	800029c <__adddf3>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4610      	mov	r0, r2
 8001326:	4619      	mov	r1, r3
 8001328:	f7ff fc46 	bl	8000bb8 <__aeabi_d2f>
 800132c:	4603      	mov	r3, r0
 800132e:	4a20      	ldr	r2, [pc, #128]	; (80013b0 <PIDControlLoop+0x160>)
 8001330:	6013      	str	r3, [r2, #0]

    // Limit the PWM output to the maximum value
    if (pidOutput > PID_MAX_VALUE) {
 8001332:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <PIDControlLoop+0x160>)
 8001334:	edd3 7a00 	vldr	s15, [r3]
 8001338:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80013b4 <PIDControlLoop+0x164>
 800133c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001344:	dd02      	ble.n	800134c <PIDControlLoop+0xfc>
        pidOutput = PID_MAX_VALUE;
 8001346:	4b1a      	ldr	r3, [pc, #104]	; (80013b0 <PIDControlLoop+0x160>)
 8001348:	4a1b      	ldr	r2, [pc, #108]	; (80013b8 <PIDControlLoop+0x168>)
 800134a:	601a      	str	r2, [r3, #0]
    }
    // If too low value set to 0
    if (pidOutput < PID_MIN_VALUE) {
 800134c:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <PIDControlLoop+0x160>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d503      	bpl.n	8001368 <PIDControlLoop+0x118>
        pidOutput = 0.0;
 8001360:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <PIDControlLoop+0x160>)
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
    }
    pidOutput = Percentage(pidOutput, PID_MAX_VALUE);
 8001368:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <PIDControlLoop+0x160>)
 800136a:	edd3 7a00 	vldr	s15, [r3]
 800136e:	eddf 0a11 	vldr	s1, [pc, #68]	; 80013b4 <PIDControlLoop+0x164>
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	f000 fa5b 	bl	8001830 <Percentage>
 800137a:	eef0 7a40 	vmov.f32	s15, s0
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <PIDControlLoop+0x160>)
 8001380:	edc3 7a00 	vstr	s15, [r3]

    // Control the relay using PWM
    ControlRelay(pidOutput);
 8001384:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <PIDControlLoop+0x160>)
 8001386:	edd3 7a00 	vldr	s15, [r3]
 800138a:	eeb0 0a67 	vmov.f32	s0, s15
 800138e:	f7ff ff3d 	bl	800120c <ControlRelay>
}
 8001392:	bf00      	nop
 8001394:	bdb0      	pop	{r4, r5, r7, pc}
 8001396:	bf00      	nop
 8001398:	2000024c 	.word	0x2000024c
 800139c:	40440000 	.word	0x40440000
 80013a0:	20000250 	.word	0x20000250
 80013a4:	20000254 	.word	0x20000254
 80013a8:	20000258 	.word	0x20000258
 80013ac:	40180000 	.word	0x40180000
 80013b0:	2000025c 	.word	0x2000025c
 80013b4:	42480000 	.word	0x42480000
 80013b8:	42480000 	.word	0x42480000

080013bc <Timer3_Init>:
    TIM2->EGR |= TIM_EGR_UG;

    TIM2->CR1 |= TIM_CR1_CEN; // Enable TIM2
}

void Timer3_Init(void) {
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80013c0:	4b25      	ldr	r3, [pc, #148]	; (8001458 <Timer3_Init+0x9c>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c4:	4a24      	ldr	r2, [pc, #144]	; (8001458 <Timer3_Init+0x9c>)
 80013c6:	f043 0302 	orr.w	r3, r3, #2
 80013ca:	6413      	str	r3, [r2, #64]	; 0x40

    // PC6 as alternate function (TIM3 CH1)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80013cc:	4b22      	ldr	r3, [pc, #136]	; (8001458 <Timer3_Init+0x9c>)
 80013ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d0:	4a21      	ldr	r2, [pc, #132]	; (8001458 <Timer3_Init+0x9c>)
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	6313      	str	r3, [r2, #48]	; 0x30
    GPIOC->MODER |= GPIO_MODER_MODER6_1;  // Alternate function mode
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <Timer3_Init+0xa0>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1f      	ldr	r2, [pc, #124]	; (800145c <Timer3_Init+0xa0>)
 80013de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013e2:	6013      	str	r3, [r2, #0]
    GPIOC->AFR[0] |= 0x02000000;  // AF02 for PC6 (TIM3 CH1)
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <Timer3_Init+0xa0>)
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	4a1c      	ldr	r2, [pc, #112]	; (800145c <Timer3_Init+0xa0>)
 80013ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013ee:	6213      	str	r3, [r2, #32]
    GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6;  // High speed
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <Timer3_Init+0xa0>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	4a19      	ldr	r2, [pc, #100]	; (800145c <Timer3_Init+0xa0>)
 80013f6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80013fa:	6093      	str	r3, [r2, #8]
    GPIOC->OTYPER |= 0x0040; // Open Drain
 80013fc:	4b17      	ldr	r3, [pc, #92]	; (800145c <Timer3_Init+0xa0>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a16      	ldr	r2, [pc, #88]	; (800145c <Timer3_Init+0xa0>)
 8001402:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001406:	6053      	str	r3, [r2, #4]

    // TIM3
    TIM3->PSC = Clock_Frequency - 1;  // Prescaler to achieve 1ms tick with 16MHz clock
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <Timer3_Init+0xa4>)
 800140a:	f643 627f 	movw	r2, #15999	; 0x3e7f
 800140e:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = PWM_PERIOD - 1;  // Auto-reload value
 8001410:	4b13      	ldr	r3, [pc, #76]	; (8001460 <Timer3_Init+0xa4>)
 8001412:	f242 720f 	movw	r2, #9999	; 0x270f
 8001416:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CCR1 = (uint16_t) (MIN_DUTY_CYCLE * PWM_PERIOD / 100);  // Initial duty cycle
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <Timer3_Init+0xa4>)
 800141a:	2264      	movs	r2, #100	; 0x64
 800141c:	635a      	str	r2, [r3, #52]	; 0x34

    // Configure TIM3 CH1 for PWM mode 1
    TIM3->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <Timer3_Init+0xa4>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	4a0f      	ldr	r2, [pc, #60]	; (8001460 <Timer3_Init+0xa4>)
 8001424:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001428:	6193      	str	r3, [r2, #24]
    TIM3->CCER |= TIM_CCER_CC1E;  // Enable capture/compare channel 1
 800142a:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <Timer3_Init+0xa4>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <Timer3_Init+0xa4>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6213      	str	r3, [r2, #32]

    // Trigger an update event to load new values
    TIM3->EGR |= TIM_EGR_UG;
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <Timer3_Init+0xa4>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <Timer3_Init+0xa4>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6153      	str	r3, [r2, #20]

    TIM3->CR1 |= TIM_CR1_CEN; // Enable TIM3
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <Timer3_Init+0xa4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a06      	ldr	r2, [pc, #24]	; (8001460 <Timer3_Init+0xa4>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6013      	str	r3, [r2, #0]
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	40023800 	.word	0x40023800
 800145c:	40020800 	.word	0x40020800
 8001460:	40000400 	.word	0x40000400

08001464 <ConfigureVoltageSourcePin>:
        return 0.0;
    }
    return sum / count;
}

void ConfigureVoltageSourcePin(void) {
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
    // Enable the GPIO port clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <ConfigureVoltageSourcePin+0x40>)
 800146a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <ConfigureVoltageSourcePin+0x40>)
 800146e:	f043 0304 	orr.w	r3, r3, #4
 8001472:	6313      	str	r3, [r2, #48]	; 0x30

    // Configure PC1 as general purpose output
    GPIO_PORT_RELAY->MODER |= GPIO_MODER_MODER1_0;
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 800147a:	f043 0304 	orr.w	r3, r3, #4
 800147e:	6013      	str	r3, [r2, #0]

    // Configure PC1 as open drain
    GPIO_PORT_RELAY->OTYPER |= GPIO_OTYPER_OT_1;
 8001480:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	4a08      	ldr	r2, [pc, #32]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 8001486:	f043 0302 	orr.w	r3, r3, #2
 800148a:	6053      	str	r3, [r2, #4]

    // Configure PC1 to high speed
    GPIO_PORT_RELAY->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR1;
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	4a05      	ldr	r2, [pc, #20]	; (80014a8 <ConfigureVoltageSourcePin+0x44>)
 8001492:	f043 030c 	orr.w	r3, r3, #12
 8001496:	6093      	str	r3, [r2, #8]
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40020800 	.word	0x40020800

080014ac <LED_init>:
	}else{
		GPIO_PORT_RELAY->ODR |= (GPIO_PIN_HEATER_RELAY);
	}
}

void LED_init(void){
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; // Enabling Clock for GPIOD
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <LED_init+0x4c>)
 80014b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b4:	4a10      	ldr	r2, [pc, #64]	; (80014f8 <LED_init+0x4c>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6313      	str	r3, [r2, #48]	; 0x30
	GPIO_PORT_LEDS->MODER |= GPIO_MODER_MODER14_0; //Set bit 0 to 1 Red
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <LED_init+0x50>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a0e      	ldr	r2, [pc, #56]	; (80014fc <LED_init+0x50>)
 80014c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c6:	6013      	str	r3, [r2, #0]
	GPIO_PORT_LEDS->MODER |= GPIO_MODER_MODER15_0; //Set bit 0 to 1 Blue
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <LED_init+0x50>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0b      	ldr	r2, [pc, #44]	; (80014fc <LED_init+0x50>)
 80014ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80014d2:	6013      	str	r3, [r2, #0]
	GPIO_PORT_LEDS->MODER |= GPIO_MODER_MODER13_0; //Set bit 0 to 1 Orange
 80014d4:	4b09      	ldr	r3, [pc, #36]	; (80014fc <LED_init+0x50>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a08      	ldr	r2, [pc, #32]	; (80014fc <LED_init+0x50>)
 80014da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014de:	6013      	str	r3, [r2, #0]
	GPIO_PORT_LEDS->MODER |= GPIO_MODER_MODER12_0; //Set bit 0 to 1 Green
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <LED_init+0x50>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a05      	ldr	r2, [pc, #20]	; (80014fc <LED_init+0x50>)
 80014e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014ea:	6013      	str	r3, [r2, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020c00 	.word	0x40020c00

08001500 <time_expired>:

int time_expired (int delayTime, int currentTime){
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
	int timeExpiredFlag = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
	if (counter> currentTime+delayTime){
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	441a      	add	r2, r3
 8001514:	4b07      	ldr	r3, [pc, #28]	; (8001534 <time_expired+0x34>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	429a      	cmp	r2, r3
 800151a:	da02      	bge.n	8001522 <time_expired+0x22>
		timeExpiredFlag = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	e001      	b.n	8001526 <time_expired+0x26>
	}else{
		timeExpiredFlag = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
	}
	return timeExpiredFlag;
 8001526:	68fb      	ldr	r3, [r7, #12]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	20000260 	.word	0x20000260

08001538 <adc_init>:

void adc_init(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
    // Enable the ADC1 clock
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800153c:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <adc_init+0xa0>)
 800153e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001540:	4a25      	ldr	r2, [pc, #148]	; (80015d8 <adc_init+0xa0>)
 8001542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001546:	6453      	str	r3, [r2, #68]	; 0x44

    // Enable the GPIOB clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8001548:	4b23      	ldr	r3, [pc, #140]	; (80015d8 <adc_init+0xa0>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154c:	4a22      	ldr	r2, [pc, #136]	; (80015d8 <adc_init+0xa0>)
 800154e:	f043 0302 	orr.w	r3, r3, #2
 8001552:	6313      	str	r3, [r2, #48]	; 0x30

    // Configure PB1 as analog input
    GPIO_PORT_ADC->MODER |= GPIO_MODER_MODER1; // Analog mode
 8001554:	4b21      	ldr	r3, [pc, #132]	; (80015dc <adc_init+0xa4>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a20      	ldr	r2, [pc, #128]	; (80015dc <adc_init+0xa4>)
 800155a:	f043 030c 	orr.w	r3, r3, #12
 800155e:	6013      	str	r3, [r2, #0]
    GPIO_PORT_ADC->OTYPER |= GPIO_OTYPER_OT1; // Open Drain PB1
 8001560:	4b1e      	ldr	r3, [pc, #120]	; (80015dc <adc_init+0xa4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4a1d      	ldr	r2, [pc, #116]	; (80015dc <adc_init+0xa4>)
 8001566:	f043 0302 	orr.w	r3, r3, #2
 800156a:	6053      	str	r3, [r2, #4]

    // Configure ADC settings
    ADC1->CR1 &= ~ADC_CR1_RES; // Clear the RES bits for 12-bit resolution
 800156c:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <adc_init+0xa8>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a1b      	ldr	r2, [pc, #108]	; (80015e0 <adc_init+0xa8>)
 8001572:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001576:	6053      	str	r3, [r2, #4]
    ADC1->CR2 &= ~ADC_CR2_ALIGN; // Data right-aligned
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <adc_init+0xa8>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <adc_init+0xa8>)
 800157e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001582:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_CONT; // Continuous conversion mode
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <adc_init+0xa8>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	4a15      	ldr	r2, [pc, #84]	; (80015e0 <adc_init+0xa8>)
 800158a:	f043 0302 	orr.w	r3, r3, #2
 800158e:	6093      	str	r3, [r2, #8]
    ADC1->SQR3 &= ~ADC_SQR3_SQ1; // Clear the SQ1 bits
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <adc_init+0xa8>)
 8001592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001594:	4a12      	ldr	r2, [pc, #72]	; (80015e0 <adc_init+0xa8>)
 8001596:	f023 031f 	bic.w	r3, r3, #31
 800159a:	6353      	str	r3, [r2, #52]	; 0x34
    ADC1->SQR3 |= 9 << ADC_SQR3_SQ1_Pos; // Set the channel number in SQ1 bits (Channel 9 for PB1)
 800159c:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <adc_init+0xa8>)
 800159e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a0:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <adc_init+0xa8>)
 80015a2:	f043 0309 	orr.w	r3, r3, #9
 80015a6:	6353      	str	r3, [r2, #52]	; 0x34
    ADC1->SQR3 |= 8 << ADC_SQR3_SQ1_Pos; // Set the channel number in SQ1 bits (Channel 8 for PB0)
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <adc_init+0xa8>)
 80015aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ac:	4a0c      	ldr	r2, [pc, #48]	; (80015e0 <adc_init+0xa8>)
 80015ae:	f043 0308 	orr.w	r3, r3, #8
 80015b2:	6353      	str	r3, [r2, #52]	; 0x34
    // Enable the ADC
    ADC1->CR2 |= ADC_CR2_ADON;
 80015b4:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <adc_init+0xa8>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	4a09      	ldr	r2, [pc, #36]	; (80015e0 <adc_init+0xa8>)
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	6093      	str	r3, [r2, #8]

    // Wait for ADC to be ready
    DelayMSW(100);
 80015c0:	2064      	movs	r0, #100	; 0x64
 80015c2:	f000 f85f 	bl	8001684 <DelayMSW>

    // Start the conversion
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <adc_init+0xa8>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <adc_init+0xa8>)
 80015cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80015d0:	6093      	str	r3, [r2, #8]
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020400 	.word	0x40020400
 80015e0:	40012000 	.word	0x40012000

080015e4 <read_adc>:

uint16_t read_adc(uint8_t channel) {
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
    ADC1->SQR3 = (channel & 0x1F);  // Assuming channel is less than 16
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	4a0d      	ldr	r2, [pc, #52]	; (8001628 <read_adc+0x44>)
 80015f2:	f003 031f 	and.w	r3, r3, #31
 80015f6:	6353      	str	r3, [r2, #52]	; 0x34

    // Start the conversion
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <read_adc+0x44>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <read_adc+0x44>)
 80015fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001602:	6093      	str	r3, [r2, #8]

    // Wait for the end of conversion
    while (!((ADC1->SR & ADC_SR_EOC) == ADC_SR_EOC)) {}
 8001604:	bf00      	nop
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <read_adc+0x44>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b02      	cmp	r3, #2
 8001610:	d1f9      	bne.n	8001606 <read_adc+0x22>

    // Read the converted value
    uint16_t result = ADC1->DR;
 8001612:	4b05      	ldr	r3, [pc, #20]	; (8001628 <read_adc+0x44>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	81fb      	strh	r3, [r7, #14]

    return result;
 8001618:	89fb      	ldrh	r3, [r7, #14]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40012000 	.word	0x40012000

0800162c <SysTick_Init>:

void SysTick_Init(uint32_t ticks){
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

	SysTick->CTRL = 0; // Disable SysTick
 8001634:	4b12      	ldr	r3, [pc, #72]	; (8001680 <SysTick_Init+0x54>)
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]

	SysTick->LOAD = ticks-1; // Set Reload Register
 800163a:	4a11      	ldr	r2, [pc, #68]	; (8001680 <SysTick_Init+0x54>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	6053      	str	r3, [r2, #4]

	// Setting Interrupt Priority to the highest
	NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS)-1);
 8001642:	210f      	movs	r1, #15
 8001644:	f04f 30ff 	mov.w	r0, #4294967295
 8001648:	f7ff fc84 	bl	8000f54 <__NVIC_SetPriority>

	SysTick->VAL = 0; // Reset the SysTick counter value
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <SysTick_Init+0x54>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]

	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk; // Selecting internal clock source
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <SysTick_Init+0x54>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <SysTick_Init+0x54>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6013      	str	r3, [r2, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; // Enabling SysTick exception Request when 0
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <SysTick_Init+0x54>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <SysTick_Init+0x54>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6013      	str	r3, [r2, #0]


	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk; // Enable SysTick
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <SysTick_Init+0x54>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a04      	ldr	r2, [pc, #16]	; (8001680 <SysTick_Init+0x54>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6013      	str	r3, [r2, #0]
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	e000e010 	.word	0xe000e010

08001684 <DelayMSW>:

void DelayMSW(unsigned int time){
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	for(int i=0; i<=time; i++){
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	e009      	b.n	80016a6 <DelayMSW+0x22>
		while ((SysTick->CTRL & 0x00010000) == 0){
 8001692:	bf00      	nop
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <DelayMSW+0x38>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0f9      	beq.n	8001694 <DelayMSW+0x10>
	for(int i=0; i<=time; i++){
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d2f1      	bcs.n	8001692 <DelayMSW+0xe>
				//Wait for 1 millisec.
		}
	}
}
 80016ae:	bf00      	nop
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000e010 	.word	0xe000e010

080016c0 <SysTick_Handler>:

void SysTick_Handler(void) {
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

	if (counter == 0xffffffff) {
 80016c4:	4b09      	ldr	r3, [pc, #36]	; (80016ec <SysTick_Handler+0x2c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016cc:	d103      	bne.n	80016d6 <SysTick_Handler+0x16>
        counter = 0; // Reset the counter if the maximum value is reached
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <SysTick_Handler+0x2c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
    } else {
        counter++; // Increment the counter
    }
}
 80016d4:	e004      	b.n	80016e0 <SysTick_Handler+0x20>
        counter++; // Increment the counter
 80016d6:	4b05      	ldr	r3, [pc, #20]	; (80016ec <SysTick_Handler+0x2c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	3301      	adds	r3, #1
 80016dc:	4a03      	ldr	r2, [pc, #12]	; (80016ec <SysTick_Handler+0x2c>)
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000260 	.word	0x20000260

080016f0 <adcValtoVolts>:
void printTimestamp(void) { // Debug
	sprintf(msg, "%d,", counter);
	HAL_UART_Transmit(&huart2, (uint8_t*)(msg), strlen(msg), 200);
}

float adcValtoVolts (uint16_t adcVal){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
	float Vin = (adcVal/4096.0)*2.9;
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe ff19 	bl	8000534 <__aeabi_i2d>
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <adcValtoVolts+0x58>)
 8001708:	f7ff f8a8 	bl	800085c <__aeabi_ddiv>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4610      	mov	r0, r2
 8001712:	4619      	mov	r1, r3
 8001714:	a30a      	add	r3, pc, #40	; (adr r3, 8001740 <adcValtoVolts+0x50>)
 8001716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171a:	f7fe ff75 	bl	8000608 <__aeabi_dmul>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4610      	mov	r0, r2
 8001724:	4619      	mov	r1, r3
 8001726:	f7ff fa47 	bl	8000bb8 <__aeabi_d2f>
 800172a:	4603      	mov	r3, r0
 800172c:	60fb      	str	r3, [r7, #12]
//	Vin = Vin*(48.0/2.70); //Correction for Voltage divider for 48V
//	Vin += (0.6/30.0)*Vin; //Correction using observation
	return Vin;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	ee07 3a90 	vmov	s15, r3
}
 8001734:	eeb0 0a67 	vmov.f32	s0, s15
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	33333333 	.word	0x33333333
 8001744:	40073333 	.word	0x40073333
 8001748:	40b00000 	.word	0x40b00000

0800174c <TemperaturePrint>:

void TemperaturePrint (void){ //Debug
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
	float temp_in = readTemperature();
 8001752:	f000 f81f 	bl	8001794 <readTemperature>
 8001756:	ed87 0a01 	vstr	s0, [r7, #4]
	sprintf(msg3, " Temp = %.1f deg C/n ", temp_in);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7fe fefc 	bl	8000558 <__aeabi_f2d>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4908      	ldr	r1, [pc, #32]	; (8001788 <TemperaturePrint+0x3c>)
 8001766:	4809      	ldr	r0, [pc, #36]	; (800178c <TemperaturePrint+0x40>)
 8001768:	f002 fa32 	bl	8003bd0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)(msg3), strlen(msg3), 200);
 800176c:	4807      	ldr	r0, [pc, #28]	; (800178c <TemperaturePrint+0x40>)
 800176e:	f7fe fd87 	bl	8000280 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	b29a      	uxth	r2, r3
 8001776:	23c8      	movs	r3, #200	; 0xc8
 8001778:	4904      	ldr	r1, [pc, #16]	; (800178c <TemperaturePrint+0x40>)
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <TemperaturePrint+0x44>)
 800177c:	f001 f98b 	bl	8002a96 <HAL_UART_Transmit>
}
 8001780:	bf00      	nop
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	0800665c 	.word	0x0800665c
 800178c:	20000264 	.word	0x20000264
 8001790:	20000208 	.word	0x20000208

08001794 <readTemperature>:

float readTemperature(void) {
 8001794:	b5b0      	push	{r4, r5, r7, lr}
 8001796:	ed2d 8b02 	vpush	{d8}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0

	uint16_t adcVal = read_adc(ADC_CHANNEL);
 800179e:	2009      	movs	r0, #9
 80017a0:	f7ff ff20 	bl	80015e4 <read_adc>
 80017a4:	4603      	mov	r3, r0
 80017a6:	83fb      	strh	r3, [r7, #30]
	float voltage = adcValtoVolts(adcVal);
 80017a8:	8bfb      	ldrh	r3, [r7, #30]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ffa0 	bl	80016f0 <adcValtoVolts>
 80017b0:	ed87 0a06 	vstr	s0, [r7, #24]

	// Coefficients of the polynomial equation
	const float coefficients[] = {1289.78801301f, -9160.83019487f, 24253.89976964f, -28439.16295386f, 12535.517037f}; // Range is 25 deg C to 60 deg C
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <readTemperature+0x98>)
 80017b6:	1d3c      	adds	r4, r7, #4
 80017b8:	461d      	mov	r5, r3
 80017ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017be:	682b      	ldr	r3, [r5, #0]
 80017c0:	6023      	str	r3, [r4, #0]

    float result = 0.0f;
 80017c2:	f04f 0300 	mov.w	r3, #0
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
    for (int i = 0; i <= 4; ++i) {
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
 80017cc:	e020      	b.n	8001810 <readTemperature+0x7c>
        result += coefficients[i] * powf(voltage, 4 - i);
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	3328      	adds	r3, #40	; 0x28
 80017d4:	443b      	add	r3, r7
 80017d6:	3b24      	subs	r3, #36	; 0x24
 80017d8:	ed93 8a00 	vldr	s16, [r3]
 80017dc:	6a3b      	ldr	r3, [r7, #32]
 80017de:	f1c3 0304 	rsb	r3, r3, #4
 80017e2:	ee07 3a90 	vmov	s15, r3
 80017e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ea:	eef0 0a67 	vmov.f32	s1, s15
 80017ee:	ed97 0a06 	vldr	s0, [r7, #24]
 80017f2:	f004 fb49 	bl	8005e88 <powf>
 80017f6:	eef0 7a40 	vmov.f32	s15, s0
 80017fa:	ee68 7a27 	vmul.f32	s15, s16, s15
 80017fe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001802:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001806:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    for (int i = 0; i <= 4; ++i) {
 800180a:	6a3b      	ldr	r3, [r7, #32]
 800180c:	3301      	adds	r3, #1
 800180e:	623b      	str	r3, [r7, #32]
 8001810:	6a3b      	ldr	r3, [r7, #32]
 8001812:	2b04      	cmp	r3, #4
 8001814:	dddb      	ble.n	80017ce <readTemperature+0x3a>
    }
    return result;
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	ee07 3a90 	vmov	s15, r3
}
 800181c:	eeb0 0a67 	vmov.f32	s0, s15
 8001820:	3728      	adds	r7, #40	; 0x28
 8001822:	46bd      	mov	sp, r7
 8001824:	ecbd 8b02 	vpop	{d8}
 8001828:	bdb0      	pop	{r4, r5, r7, pc}
 800182a:	bf00      	nop
 800182c:	08006674 	.word	0x08006674

08001830 <Percentage>:

float Percentage(float currentValue, float maxValue) {
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	ed87 0a01 	vstr	s0, [r7, #4]
 800183a:	edc7 0a00 	vstr	s1, [r7]
    if (maxValue == 0.0) {
 800183e:	edd7 7a00 	vldr	s15, [r7]
 8001842:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	d102      	bne.n	8001852 <Percentage+0x22>
        // Avoid division by zero
        return 0.0;
 800184c:	f04f 0300 	mov.w	r3, #0
 8001850:	e00c      	b.n	800186c <Percentage+0x3c>
    }
    float percentage = (currentValue / maxValue) * 100.0;
 8001852:	edd7 6a01 	vldr	s13, [r7, #4]
 8001856:	ed97 7a00 	vldr	s14, [r7]
 800185a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800185e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001880 <Percentage+0x50>
 8001862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001866:	edc7 7a03 	vstr	s15, [r7, #12]

    return percentage;
 800186a:	68fb      	ldr	r3, [r7, #12]
}
 800186c:	ee07 3a90 	vmov	s15, r3
 8001870:	eeb0 0a67 	vmov.f32	s0, s15
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	42c80000 	.word	0x42c80000

08001884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	e7fe      	b.n	800188c <Error_Handler+0x8>
	...

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	4a0f      	ldr	r2, [pc, #60]	; (80018dc <HAL_MspInit+0x4c>)
 80018a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <HAL_MspInit+0x4c>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_MspInit+0x4c>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800

080018e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a19      	ldr	r2, [pc, #100]	; (8001964 <HAL_UART_MspInit+0x84>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d12b      	bne.n	800195a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_UART_MspInit+0x88>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a17      	ldr	r2, [pc, #92]	; (8001968 <HAL_UART_MspInit+0x88>)
 800190c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <HAL_UART_MspInit+0x88>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b11      	ldr	r3, [pc, #68]	; (8001968 <HAL_UART_MspInit+0x88>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a10      	ldr	r2, [pc, #64]	; (8001968 <HAL_UART_MspInit+0x88>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <HAL_UART_MspInit+0x88>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800193a:	230c      	movs	r3, #12
 800193c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	2302      	movs	r3, #2
 8001940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001946:	2303      	movs	r3, #3
 8001948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800194a:	2307      	movs	r3, #7
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <HAL_UART_MspInit+0x8c>)
 8001956:	f000 fa75 	bl	8001e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800195a:	bf00      	nop
 800195c:	3728      	adds	r7, #40	; 0x28
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40004400 	.word	0x40004400
 8001968:	40023800 	.word	0x40023800
 800196c:	40020000 	.word	0x40020000

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <NMI_Handler+0x4>

08001976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <HardFault_Handler+0x4>

0800197c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <MemManage_Handler+0x4>

08001982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001986:	e7fe      	b.n	8001986 <BusFault_Handler+0x4>

08001988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800198c:	e7fe      	b.n	800198c <UsageFault_Handler+0x4>

0800198e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return 1;
 80019bc:	2301      	movs	r3, #1
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_kill>:

int _kill(int pid, int sig)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019d2:	f002 f9b3 	bl	8003d3c <__errno>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2216      	movs	r2, #22
 80019da:	601a      	str	r2, [r3, #0]
  return -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_exit>:

void _exit (int status)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019f0:	f04f 31ff 	mov.w	r1, #4294967295
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ffe7 	bl	80019c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019fa:	e7fe      	b.n	80019fa <_exit+0x12>

080019fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	e00a      	b.n	8001a24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a0e:	f3af 8000 	nop.w
 8001a12:	4601      	mov	r1, r0
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	1c5a      	adds	r2, r3, #1
 8001a18:	60ba      	str	r2, [r7, #8]
 8001a1a:	b2ca      	uxtb	r2, r1
 8001a1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	3301      	adds	r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	697a      	ldr	r2, [r7, #20]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	dbf0      	blt.n	8001a0e <_read+0x12>
  }

  return len;
 8001a2c:	687b      	ldr	r3, [r7, #4]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b086      	sub	sp, #24
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	60f8      	str	r0, [r7, #12]
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	e009      	b.n	8001a5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	60ba      	str	r2, [r7, #8]
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	dbf1      	blt.n	8001a48 <_write+0x12>
  }
  return len;
 8001a64:	687b      	ldr	r3, [r7, #4]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3718      	adds	r7, #24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_close>:

int _close(int file)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a96:	605a      	str	r2, [r3, #4]
  return 0;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_isatty>:

int _isatty(int file)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae0:	4a14      	ldr	r2, [pc, #80]	; (8001b34 <_sbrk+0x5c>)
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <_sbrk+0x60>)
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001af4:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <_sbrk+0x64>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <_sbrk+0x68>)
 8001af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001afa:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d207      	bcs.n	8001b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b08:	f002 f918 	bl	8003d3c <__errno>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	220c      	movs	r2, #12
 8001b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	e009      	b.n	8001b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <_sbrk+0x64>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b1e:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <_sbrk+0x64>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4413      	add	r3, r2
 8001b26:	4a05      	ldr	r2, [pc, #20]	; (8001b3c <_sbrk+0x64>)
 8001b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20020000 	.word	0x20020000
 8001b38:	00000400 	.word	0x00000400
 8001b3c:	200002cc 	.word	0x200002cc
 8001b40:	20000420 	.word	0x20000420

08001b44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <SystemInit+0x20>)
 8001b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b4e:	4a05      	ldr	r2, [pc, #20]	; (8001b64 <SystemInit+0x20>)
 8001b50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b6c:	480d      	ldr	r0, [pc, #52]	; (8001ba4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b6e:	490e      	ldr	r1, [pc, #56]	; (8001ba8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b70:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a0b      	ldr	r2, [pc, #44]	; (8001bb0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b84:	4c0b      	ldr	r4, [pc, #44]	; (8001bb4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b92:	f7ff ffd7 	bl	8001b44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b96:	f002 f8d7 	bl	8003d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b9a:	f7ff fa05 	bl	8000fa8 <main>
  bx  lr    
 8001b9e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ba0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001bac:	08006a3c 	.word	0x08006a3c
  ldr r2, =_sbss
 8001bb0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001bb4:	20000420 	.word	0x20000420

08001bb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC_IRQHandler>
	...

08001bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_Init+0x40>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <HAL_Init+0x40>)
 8001bc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <HAL_Init+0x40>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <HAL_Init+0x40>)
 8001bd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_Init+0x40>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <HAL_Init+0x40>)
 8001bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be4:	2003      	movs	r0, #3
 8001be6:	f000 f8f9 	bl	8001ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bea:	200f      	movs	r0, #15
 8001bec:	f000 f808 	bl	8001c00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf0:	f7ff fe4e 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023c00 	.word	0x40023c00

08001c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_InitTick+0x54>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_InitTick+0x58>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 f903 	bl	8001e2a <HAL_SYSTICK_Config>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00e      	b.n	8001c4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b0f      	cmp	r3, #15
 8001c32:	d80a      	bhi.n	8001c4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c34:	2200      	movs	r2, #0
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f000 f8d9 	bl	8001df2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c40:	4a06      	ldr	r2, [pc, #24]	; (8001c5c <HAL_InitTick+0x5c>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	e000      	b.n	8001c4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000018 	.word	0x20000018
 8001c58:	20000020 	.word	0x20000020
 8001c5c:	2000001c 	.word	0x2000001c

08001c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return uwTick;
 8001c64:	4b03      	ldr	r3, [pc, #12]	; (8001c74 <HAL_GetTick+0x14>)
 8001c66:	681b      	ldr	r3, [r3, #0]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	200002d0 	.word	0x200002d0

08001c78 <__NVIC_SetPriorityGrouping>:
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <__NVIC_SetPriorityGrouping+0x44>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c94:	4013      	ands	r3, r2
 8001c96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001caa:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <__NVIC_SetPriorityGrouping+0x44>)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	60d3      	str	r3, [r2, #12]
}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_GetPriorityGrouping>:
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc4:	4b04      	ldr	r3, [pc, #16]	; (8001cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	0a1b      	lsrs	r3, r3, #8
 8001cca:	f003 0307 	and.w	r3, r3, #7
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_SetPriority>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	6039      	str	r1, [r7, #0]
 8001ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	db0a      	blt.n	8001d06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	490c      	ldr	r1, [pc, #48]	; (8001d28 <__NVIC_SetPriority+0x4c>)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	0112      	lsls	r2, r2, #4
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	440b      	add	r3, r1
 8001d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d04:	e00a      	b.n	8001d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4908      	ldr	r1, [pc, #32]	; (8001d2c <__NVIC_SetPriority+0x50>)
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	3b04      	subs	r3, #4
 8001d14:	0112      	lsls	r2, r2, #4
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	440b      	add	r3, r1
 8001d1a:	761a      	strb	r2, [r3, #24]
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000e100 	.word	0xe000e100
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	; 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f1c3 0307 	rsb	r3, r3, #7
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	bf28      	it	cs
 8001d4e:	2304      	movcs	r3, #4
 8001d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3304      	adds	r3, #4
 8001d56:	2b06      	cmp	r3, #6
 8001d58:	d902      	bls.n	8001d60 <NVIC_EncodePriority+0x30>
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3b03      	subs	r3, #3
 8001d5e:	e000      	b.n	8001d62 <NVIC_EncodePriority+0x32>
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d64:	f04f 32ff 	mov.w	r2, #4294967295
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	401a      	ands	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d78:	f04f 31ff 	mov.w	r1, #4294967295
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d82:	43d9      	mvns	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d88:	4313      	orrs	r3, r2
         );
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3724      	adds	r7, #36	; 0x24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
	...

08001d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001da8:	d301      	bcc.n	8001dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001daa:	2301      	movs	r3, #1
 8001dac:	e00f      	b.n	8001dce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dae:	4a0a      	ldr	r2, [pc, #40]	; (8001dd8 <SysTick_Config+0x40>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db6:	210f      	movs	r1, #15
 8001db8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dbc:	f7ff ff8e 	bl	8001cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc6:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc8:	2207      	movs	r2, #7
 8001dca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	e000e010 	.word	0xe000e010

08001ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ff47 	bl	8001c78 <__NVIC_SetPriorityGrouping>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e04:	f7ff ff5c 	bl	8001cc0 <__NVIC_GetPriorityGrouping>
 8001e08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	68b9      	ldr	r1, [r7, #8]
 8001e0e:	6978      	ldr	r0, [r7, #20]
 8001e10:	f7ff ff8e 	bl	8001d30 <NVIC_EncodePriority>
 8001e14:	4602      	mov	r2, r0
 8001e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff5d 	bl	8001cdc <__NVIC_SetPriority>
}
 8001e22:	bf00      	nop
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffb0 	bl	8001d98 <SysTick_Config>
 8001e38:	4603      	mov	r3, r0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
 8001e5e:	e159      	b.n	8002114 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e60:	2201      	movs	r2, #1
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	4013      	ands	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	f040 8148 	bne.w	800210e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d005      	beq.n	8001e96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d130      	bne.n	8001ef8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ecc:	2201      	movs	r2, #1
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	091b      	lsrs	r3, r3, #4
 8001ee2:	f003 0201 	and.w	r2, r3, #1
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d017      	beq.n	8001f34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d123      	bne.n	8001f88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	08da      	lsrs	r2, r3, #3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3208      	adds	r2, #8
 8001f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	220f      	movs	r2, #15
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4013      	ands	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	691a      	ldr	r2, [r3, #16]
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	08da      	lsrs	r2, r3, #3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3208      	adds	r2, #8
 8001f82:	69b9      	ldr	r1, [r7, #24]
 8001f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	2203      	movs	r2, #3
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 0203 	and.w	r2, r3, #3
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 80a2 	beq.w	800210e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	4b57      	ldr	r3, [pc, #348]	; (800212c <HAL_GPIO_Init+0x2e8>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	4a56      	ldr	r2, [pc, #344]	; (800212c <HAL_GPIO_Init+0x2e8>)
 8001fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fda:	4b54      	ldr	r3, [pc, #336]	; (800212c <HAL_GPIO_Init+0x2e8>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fe6:	4a52      	ldr	r2, [pc, #328]	; (8002130 <HAL_GPIO_Init+0x2ec>)
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	089b      	lsrs	r3, r3, #2
 8001fec:	3302      	adds	r3, #2
 8001fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	220f      	movs	r2, #15
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4013      	ands	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a49      	ldr	r2, [pc, #292]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d019      	beq.n	8002046 <HAL_GPIO_Init+0x202>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a48      	ldr	r2, [pc, #288]	; (8002138 <HAL_GPIO_Init+0x2f4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_GPIO_Init+0x1fe>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a47      	ldr	r2, [pc, #284]	; (800213c <HAL_GPIO_Init+0x2f8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d00d      	beq.n	800203e <HAL_GPIO_Init+0x1fa>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a46      	ldr	r2, [pc, #280]	; (8002140 <HAL_GPIO_Init+0x2fc>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d007      	beq.n	800203a <HAL_GPIO_Init+0x1f6>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a45      	ldr	r2, [pc, #276]	; (8002144 <HAL_GPIO_Init+0x300>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d101      	bne.n	8002036 <HAL_GPIO_Init+0x1f2>
 8002032:	2304      	movs	r3, #4
 8002034:	e008      	b.n	8002048 <HAL_GPIO_Init+0x204>
 8002036:	2307      	movs	r3, #7
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x204>
 800203a:	2303      	movs	r3, #3
 800203c:	e004      	b.n	8002048 <HAL_GPIO_Init+0x204>
 800203e:	2302      	movs	r3, #2
 8002040:	e002      	b.n	8002048 <HAL_GPIO_Init+0x204>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_GPIO_Init+0x204>
 8002046:	2300      	movs	r3, #0
 8002048:	69fa      	ldr	r2, [r7, #28]
 800204a:	f002 0203 	and.w	r2, r2, #3
 800204e:	0092      	lsls	r2, r2, #2
 8002050:	4093      	lsls	r3, r2
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002058:	4935      	ldr	r1, [pc, #212]	; (8002130 <HAL_GPIO_Init+0x2ec>)
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	3302      	adds	r3, #2
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002066:	4b38      	ldr	r3, [pc, #224]	; (8002148 <HAL_GPIO_Init+0x304>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208a:	4a2f      	ldr	r2, [pc, #188]	; (8002148 <HAL_GPIO_Init+0x304>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002090:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <HAL_GPIO_Init+0x304>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b4:	4a24      	ldr	r2, [pc, #144]	; (8002148 <HAL_GPIO_Init+0x304>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ba:	4b23      	ldr	r3, [pc, #140]	; (8002148 <HAL_GPIO_Init+0x304>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020de:	4a1a      	ldr	r2, [pc, #104]	; (8002148 <HAL_GPIO_Init+0x304>)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e4:	4b18      	ldr	r3, [pc, #96]	; (8002148 <HAL_GPIO_Init+0x304>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d003      	beq.n	8002108 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002108:	4a0f      	ldr	r2, [pc, #60]	; (8002148 <HAL_GPIO_Init+0x304>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3301      	adds	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	2b0f      	cmp	r3, #15
 8002118:	f67f aea2 	bls.w	8001e60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3724      	adds	r7, #36	; 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40013800 	.word	0x40013800
 8002134:	40020000 	.word	0x40020000
 8002138:	40020400 	.word	0x40020400
 800213c:	40020800 	.word	0x40020800
 8002140:	40020c00 	.word	0x40020c00
 8002144:	40021000 	.word	0x40021000
 8002148:	40013c00 	.word	0x40013c00

0800214c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e267      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d075      	beq.n	8002256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800216a:	4b88      	ldr	r3, [pc, #544]	; (800238c <HAL_RCC_OscConfig+0x240>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b04      	cmp	r3, #4
 8002174:	d00c      	beq.n	8002190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002176:	4b85      	ldr	r3, [pc, #532]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800217e:	2b08      	cmp	r3, #8
 8002180:	d112      	bne.n	80021a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002182:	4b82      	ldr	r3, [pc, #520]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800218a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800218e:	d10b      	bne.n	80021a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002190:	4b7e      	ldr	r3, [pc, #504]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d05b      	beq.n	8002254 <HAL_RCC_OscConfig+0x108>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d157      	bne.n	8002254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e242      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b0:	d106      	bne.n	80021c0 <HAL_RCC_OscConfig+0x74>
 80021b2:	4b76      	ldr	r3, [pc, #472]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a75      	ldr	r2, [pc, #468]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	e01d      	b.n	80021fc <HAL_RCC_OscConfig+0xb0>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x98>
 80021ca:	4b70      	ldr	r3, [pc, #448]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a6f      	ldr	r2, [pc, #444]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b6d      	ldr	r3, [pc, #436]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a6c      	ldr	r2, [pc, #432]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e00b      	b.n	80021fc <HAL_RCC_OscConfig+0xb0>
 80021e4:	4b69      	ldr	r3, [pc, #420]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a68      	ldr	r2, [pc, #416]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b66      	ldr	r3, [pc, #408]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a65      	ldr	r2, [pc, #404]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d013      	beq.n	800222c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7ff fd2c 	bl	8001c60 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff fd28 	bl	8001c60 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e207      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221e:	4b5b      	ldr	r3, [pc, #364]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d0f0      	beq.n	800220c <HAL_RCC_OscConfig+0xc0>
 800222a:	e014      	b.n	8002256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff fd18 	bl	8001c60 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002234:	f7ff fd14 	bl	8001c60 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e1f3      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002246:	4b51      	ldr	r3, [pc, #324]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_OscConfig+0xe8>
 8002252:	e000      	b.n	8002256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d063      	beq.n	800232a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002262:	4b4a      	ldr	r3, [pc, #296]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00b      	beq.n	8002286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800226e:	4b47      	ldr	r3, [pc, #284]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002276:	2b08      	cmp	r3, #8
 8002278:	d11c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800227a:	4b44      	ldr	r3, [pc, #272]	; (800238c <HAL_RCC_OscConfig+0x240>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d116      	bne.n	80022b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002286:	4b41      	ldr	r3, [pc, #260]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d005      	beq.n	800229e <HAL_RCC_OscConfig+0x152>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d001      	beq.n	800229e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e1c7      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229e:	4b3b      	ldr	r3, [pc, #236]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4937      	ldr	r1, [pc, #220]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	e03a      	b.n	800232a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d020      	beq.n	80022fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022bc:	4b34      	ldr	r3, [pc, #208]	; (8002390 <HAL_RCC_OscConfig+0x244>)
 80022be:	2201      	movs	r2, #1
 80022c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff fccd 	bl	8001c60 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ca:	f7ff fcc9 	bl	8001c60 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e1a8      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	4b28      	ldr	r3, [pc, #160]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4925      	ldr	r1, [pc, #148]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022fe:	4b24      	ldr	r3, [pc, #144]	; (8002390 <HAL_RCC_OscConfig+0x244>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002304:	f7ff fcac 	bl	8001c60 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800230c:	f7ff fca8 	bl	8001c60 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e187      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d036      	beq.n	80023a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d016      	beq.n	800236c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_RCC_OscConfig+0x248>)
 8002340:	2201      	movs	r2, #1
 8002342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002344:	f7ff fc8c 	bl	8001c60 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800234c:	f7ff fc88 	bl	8001c60 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e167      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235e:	4b0b      	ldr	r3, [pc, #44]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f0      	beq.n	800234c <HAL_RCC_OscConfig+0x200>
 800236a:	e01b      	b.n	80023a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <HAL_RCC_OscConfig+0x248>)
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002372:	f7ff fc75 	bl	8001c60 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002378:	e00e      	b.n	8002398 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800237a:	f7ff fc71 	bl	8001c60 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d907      	bls.n	8002398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e150      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
 800238c:	40023800 	.word	0x40023800
 8002390:	42470000 	.word	0x42470000
 8002394:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002398:	4b88      	ldr	r3, [pc, #544]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800239a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1ea      	bne.n	800237a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 8097 	beq.w	80024e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b6:	4b81      	ldr	r3, [pc, #516]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10f      	bne.n	80023e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	4b7d      	ldr	r3, [pc, #500]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	4a7c      	ldr	r2, [pc, #496]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d0:	6413      	str	r3, [r2, #64]	; 0x40
 80023d2:	4b7a      	ldr	r3, [pc, #488]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023de:	2301      	movs	r3, #1
 80023e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e2:	4b77      	ldr	r3, [pc, #476]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d118      	bne.n	8002420 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ee:	4b74      	ldr	r3, [pc, #464]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a73      	ldr	r2, [pc, #460]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023fa:	f7ff fc31 	bl	8001c60 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002402:	f7ff fc2d 	bl	8001c60 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e10c      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002414:	4b6a      	ldr	r3, [pc, #424]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f0      	beq.n	8002402 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d106      	bne.n	8002436 <HAL_RCC_OscConfig+0x2ea>
 8002428:	4b64      	ldr	r3, [pc, #400]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800242a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242c:	4a63      	ldr	r2, [pc, #396]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6713      	str	r3, [r2, #112]	; 0x70
 8002434:	e01c      	b.n	8002470 <HAL_RCC_OscConfig+0x324>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b05      	cmp	r3, #5
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x30c>
 800243e:	4b5f      	ldr	r3, [pc, #380]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002442:	4a5e      	ldr	r2, [pc, #376]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002444:	f043 0304 	orr.w	r3, r3, #4
 8002448:	6713      	str	r3, [r2, #112]	; 0x70
 800244a:	4b5c      	ldr	r3, [pc, #368]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800244c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244e:	4a5b      	ldr	r2, [pc, #364]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6713      	str	r3, [r2, #112]	; 0x70
 8002456:	e00b      	b.n	8002470 <HAL_RCC_OscConfig+0x324>
 8002458:	4b58      	ldr	r3, [pc, #352]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800245a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245c:	4a57      	ldr	r2, [pc, #348]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800245e:	f023 0301 	bic.w	r3, r3, #1
 8002462:	6713      	str	r3, [r2, #112]	; 0x70
 8002464:	4b55      	ldr	r3, [pc, #340]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002468:	4a54      	ldr	r2, [pc, #336]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800246a:	f023 0304 	bic.w	r3, r3, #4
 800246e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d015      	beq.n	80024a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002478:	f7ff fbf2 	bl	8001c60 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800247e:	e00a      	b.n	8002496 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002480:	f7ff fbee 	bl	8001c60 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	f241 3288 	movw	r2, #5000	; 0x1388
 800248e:	4293      	cmp	r3, r2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e0cb      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002496:	4b49      	ldr	r3, [pc, #292]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0ee      	beq.n	8002480 <HAL_RCC_OscConfig+0x334>
 80024a2:	e014      	b.n	80024ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a4:	f7ff fbdc 	bl	8001c60 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ac:	f7ff fbd8 	bl	8001c60 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0b5      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c2:	4b3e      	ldr	r3, [pc, #248]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1ee      	bne.n	80024ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ce:	7dfb      	ldrb	r3, [r7, #23]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d105      	bne.n	80024e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d4:	4b39      	ldr	r3, [pc, #228]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	4a38      	ldr	r2, [pc, #224]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 80a1 	beq.w	800262c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024ea:	4b34      	ldr	r3, [pc, #208]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d05c      	beq.n	80025b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d141      	bne.n	8002582 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024fe:	4b31      	ldr	r3, [pc, #196]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7ff fbac 	bl	8001c60 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250c:	f7ff fba8 	bl	8001c60 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e087      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251e:	4b27      	ldr	r3, [pc, #156]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f0      	bne.n	800250c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69da      	ldr	r2, [r3, #28]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	431a      	orrs	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	085b      	lsrs	r3, r3, #1
 8002542:	3b01      	subs	r3, #1
 8002544:	041b      	lsls	r3, r3, #16
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254c:	061b      	lsls	r3, r3, #24
 800254e:	491b      	ldr	r1, [pc, #108]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002556:	2201      	movs	r2, #1
 8002558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255a:	f7ff fb81 	bl	8001c60 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002562:	f7ff fb7d 	bl	8001c60 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e05c      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0x416>
 8002580:	e054      	b.n	800262c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002582:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002588:	f7ff fb6a 	bl	8001c60 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002590:	f7ff fb66 	bl	8001c60 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e045      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f0      	bne.n	8002590 <HAL_RCC_OscConfig+0x444>
 80025ae:	e03d      	b.n	800262c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d107      	bne.n	80025c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e038      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40007000 	.word	0x40007000
 80025c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025c8:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_RCC_OscConfig+0x4ec>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d028      	beq.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d121      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d11a      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025f8:	4013      	ands	r3, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002600:	4293      	cmp	r3, r2
 8002602:	d111      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	085b      	lsrs	r3, r3, #1
 8002610:	3b01      	subs	r3, #1
 8002612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d107      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d001      	beq.n	800262c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800

0800263c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0cc      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002650:	4b68      	ldr	r3, [pc, #416]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d90c      	bls.n	8002678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b65      	ldr	r3, [pc, #404]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b63      	ldr	r3, [pc, #396]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0b8      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d020      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002690:	4b59      	ldr	r3, [pc, #356]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a58      	ldr	r2, [pc, #352]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800269a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0308 	and.w	r3, r3, #8
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026a8:	4b53      	ldr	r3, [pc, #332]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	4a52      	ldr	r2, [pc, #328]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b4:	4b50      	ldr	r3, [pc, #320]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	494d      	ldr	r1, [pc, #308]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d044      	beq.n	800275c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d107      	bne.n	80026ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026da:	4b47      	ldr	r3, [pc, #284]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d119      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e07f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d107      	bne.n	800270a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026fa:	4b3f      	ldr	r3, [pc, #252]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d109      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e06f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270a:	4b3b      	ldr	r3, [pc, #236]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e067      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800271a:	4b37      	ldr	r3, [pc, #220]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f023 0203 	bic.w	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4934      	ldr	r1, [pc, #208]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002728:	4313      	orrs	r3, r2
 800272a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800272c:	f7ff fa98 	bl	8001c60 <HAL_GetTick>
 8002730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002732:	e00a      	b.n	800274a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002734:	f7ff fa94 	bl	8001c60 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e04f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	4b2b      	ldr	r3, [pc, #172]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 020c 	and.w	r2, r3, #12
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	429a      	cmp	r2, r3
 800275a:	d1eb      	bne.n	8002734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800275c:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d20c      	bcs.n	8002784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276a:	4b22      	ldr	r3, [pc, #136]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002772:	4b20      	ldr	r3, [pc, #128]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	429a      	cmp	r2, r3
 800277e:	d001      	beq.n	8002784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e032      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	d008      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002790:	4b19      	ldr	r3, [pc, #100]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4916      	ldr	r1, [pc, #88]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d009      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	490e      	ldr	r1, [pc, #56]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027c2:	f000 f821 	bl	8002808 <HAL_RCC_GetSysClockFreq>
 80027c6:	4602      	mov	r2, r0
 80027c8:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	490a      	ldr	r1, [pc, #40]	; (80027fc <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	5ccb      	ldrb	r3, [r1, r3]
 80027d6:	fa22 f303 	lsr.w	r3, r2, r3
 80027da:	4a09      	ldr	r2, [pc, #36]	; (8002800 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff fa0c 	bl	8001c00 <HAL_InitTick>

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40023c00 	.word	0x40023c00
 80027f8:	40023800 	.word	0x40023800
 80027fc:	08006688 	.word	0x08006688
 8002800:	20000018 	.word	0x20000018
 8002804:	2000001c 	.word	0x2000001c

08002808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800280c:	b090      	sub	sp, #64	; 0x40
 800280e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	637b      	str	r3, [r7, #52]	; 0x34
 8002814:	2300      	movs	r3, #0
 8002816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002818:	2300      	movs	r3, #0
 800281a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002820:	4b59      	ldr	r3, [pc, #356]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 030c 	and.w	r3, r3, #12
 8002828:	2b08      	cmp	r3, #8
 800282a:	d00d      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x40>
 800282c:	2b08      	cmp	r3, #8
 800282e:	f200 80a1 	bhi.w	8002974 <HAL_RCC_GetSysClockFreq+0x16c>
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <HAL_RCC_GetSysClockFreq+0x34>
 8002836:	2b04      	cmp	r3, #4
 8002838:	d003      	beq.n	8002842 <HAL_RCC_GetSysClockFreq+0x3a>
 800283a:	e09b      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_GetSysClockFreq+0x184>)
 800283e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002840:	e09b      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002842:	4b53      	ldr	r3, [pc, #332]	; (8002990 <HAL_RCC_GetSysClockFreq+0x188>)
 8002844:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002846:	e098      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002848:	4b4f      	ldr	r3, [pc, #316]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002850:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002852:	4b4d      	ldr	r3, [pc, #308]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d028      	beq.n	80028b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800285e:	4b4a      	ldr	r3, [pc, #296]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	099b      	lsrs	r3, r3, #6
 8002864:	2200      	movs	r2, #0
 8002866:	623b      	str	r3, [r7, #32]
 8002868:	627a      	str	r2, [r7, #36]	; 0x24
 800286a:	6a3b      	ldr	r3, [r7, #32]
 800286c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002870:	2100      	movs	r1, #0
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_RCC_GetSysClockFreq+0x188>)
 8002874:	fb03 f201 	mul.w	r2, r3, r1
 8002878:	2300      	movs	r3, #0
 800287a:	fb00 f303 	mul.w	r3, r0, r3
 800287e:	4413      	add	r3, r2
 8002880:	4a43      	ldr	r2, [pc, #268]	; (8002990 <HAL_RCC_GetSysClockFreq+0x188>)
 8002882:	fba0 1202 	umull	r1, r2, r0, r2
 8002886:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002888:	460a      	mov	r2, r1
 800288a:	62ba      	str	r2, [r7, #40]	; 0x28
 800288c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800288e:	4413      	add	r3, r2
 8002890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002894:	2200      	movs	r2, #0
 8002896:	61bb      	str	r3, [r7, #24]
 8002898:	61fa      	str	r2, [r7, #28]
 800289a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800289e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028a2:	f7fe f9d9 	bl	8000c58 <__aeabi_uldivmod>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4613      	mov	r3, r2
 80028ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028ae:	e053      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028b0:	4b35      	ldr	r3, [pc, #212]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	099b      	lsrs	r3, r3, #6
 80028b6:	2200      	movs	r2, #0
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	617a      	str	r2, [r7, #20]
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80028c2:	f04f 0b00 	mov.w	fp, #0
 80028c6:	4652      	mov	r2, sl
 80028c8:	465b      	mov	r3, fp
 80028ca:	f04f 0000 	mov.w	r0, #0
 80028ce:	f04f 0100 	mov.w	r1, #0
 80028d2:	0159      	lsls	r1, r3, #5
 80028d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d8:	0150      	lsls	r0, r2, #5
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	ebb2 080a 	subs.w	r8, r2, sl
 80028e2:	eb63 090b 	sbc.w	r9, r3, fp
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80028f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80028f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80028fa:	ebb2 0408 	subs.w	r4, r2, r8
 80028fe:	eb63 0509 	sbc.w	r5, r3, r9
 8002902:	f04f 0200 	mov.w	r2, #0
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	00eb      	lsls	r3, r5, #3
 800290c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002910:	00e2      	lsls	r2, r4, #3
 8002912:	4614      	mov	r4, r2
 8002914:	461d      	mov	r5, r3
 8002916:	eb14 030a 	adds.w	r3, r4, sl
 800291a:	603b      	str	r3, [r7, #0]
 800291c:	eb45 030b 	adc.w	r3, r5, fp
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800292e:	4629      	mov	r1, r5
 8002930:	028b      	lsls	r3, r1, #10
 8002932:	4621      	mov	r1, r4
 8002934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002938:	4621      	mov	r1, r4
 800293a:	028a      	lsls	r2, r1, #10
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002942:	2200      	movs	r2, #0
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	60fa      	str	r2, [r7, #12]
 8002948:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800294c:	f7fe f984 	bl	8000c58 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4613      	mov	r3, r2
 8002956:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_RCC_GetSysClockFreq+0x180>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	0c1b      	lsrs	r3, r3, #16
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	3301      	adds	r3, #1
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002968:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800296a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002972:	e002      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_RCC_GetSysClockFreq+0x184>)
 8002976:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800297c:	4618      	mov	r0, r3
 800297e:	3740      	adds	r7, #64	; 0x40
 8002980:	46bd      	mov	sp, r7
 8002982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002986:	bf00      	nop
 8002988:	40023800 	.word	0x40023800
 800298c:	00f42400 	.word	0x00f42400
 8002990:	017d7840 	.word	0x017d7840

08002994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002998:	4b03      	ldr	r3, [pc, #12]	; (80029a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000018 	.word	0x20000018

080029ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029b0:	f7ff fff0 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029b4:	4602      	mov	r2, r0
 80029b6:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	0a9b      	lsrs	r3, r3, #10
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	4903      	ldr	r1, [pc, #12]	; (80029d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c2:	5ccb      	ldrb	r3, [r1, r3]
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40023800 	.word	0x40023800
 80029d0:	08006698 	.word	0x08006698

080029d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029d8:	f7ff ffdc 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029dc:	4602      	mov	r2, r0
 80029de:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	0b5b      	lsrs	r3, r3, #13
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	4903      	ldr	r1, [pc, #12]	; (80029f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ea:	5ccb      	ldrb	r3, [r1, r3]
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40023800 	.word	0x40023800
 80029f8:	08006698 	.word	0x08006698

080029fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e03f      	b.n	8002a8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d106      	bne.n	8002a28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7fe ff5c 	bl	80018e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2224      	movs	r2, #36	; 0x24
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f929 	bl	8002c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	691a      	ldr	r2, [r3, #16]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68da      	ldr	r2, [r3, #12]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b08a      	sub	sp, #40	; 0x28
 8002a9a:	af02      	add	r7, sp, #8
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	603b      	str	r3, [r7, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b20      	cmp	r3, #32
 8002ab4:	d17c      	bne.n	8002bb0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <HAL_UART_Transmit+0x2c>
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e075      	b.n	8002bb2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_UART_Transmit+0x3e>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	e06e      	b.n	8002bb2 <HAL_UART_Transmit+0x11c>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2221      	movs	r2, #33	; 0x21
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aea:	f7ff f8b9 	bl	8001c60 <HAL_GetTick>
 8002aee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	88fa      	ldrh	r2, [r7, #6]
 8002af4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	88fa      	ldrh	r2, [r7, #6]
 8002afa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b04:	d108      	bne.n	8002b18 <HAL_UART_Transmit+0x82>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d104      	bne.n	8002b18 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	61bb      	str	r3, [r7, #24]
 8002b16:	e003      	b.n	8002b20 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b28:	e02a      	b.n	8002b80 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2200      	movs	r2, #0
 8002b32:	2180      	movs	r1, #128	; 0x80
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f000 f840 	bl	8002bba <UART_WaitOnFlagUntilTimeout>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e036      	b.n	8002bb2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10b      	bne.n	8002b62 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	61bb      	str	r3, [r7, #24]
 8002b60:	e007      	b.n	8002b72 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	781a      	ldrb	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1cf      	bne.n	8002b2a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2200      	movs	r2, #0
 8002b92:	2140      	movs	r1, #64	; 0x40
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f810 	bl	8002bba <UART_WaitOnFlagUntilTimeout>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e006      	b.n	8002bb2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e000      	b.n	8002bb2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002bb0:	2302      	movs	r3, #2
  }
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3720      	adds	r7, #32
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b090      	sub	sp, #64	; 0x40
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	60f8      	str	r0, [r7, #12]
 8002bc2:	60b9      	str	r1, [r7, #8]
 8002bc4:	603b      	str	r3, [r7, #0]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bca:	e050      	b.n	8002c6e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd2:	d04c      	beq.n	8002c6e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <UART_WaitOnFlagUntilTimeout+0x30>
 8002bda:	f7ff f841 	bl	8001c60 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d241      	bcs.n	8002c6e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	330c      	adds	r3, #12
 8002bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf4:	e853 3f00 	ldrex	r3, [r3]
 8002bf8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c0a:	637a      	str	r2, [r7, #52]	; 0x34
 8002c0c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c12:	e841 2300 	strex	r3, r2, [r1]
 8002c16:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1e5      	bne.n	8002bea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	3314      	adds	r3, #20
 8002c24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	e853 3f00 	ldrex	r3, [r3]
 8002c2c:	613b      	str	r3, [r7, #16]
   return(result);
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f023 0301 	bic.w	r3, r3, #1
 8002c34:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3314      	adds	r3, #20
 8002c3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c3e:	623a      	str	r2, [r7, #32]
 8002c40:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c42:	69f9      	ldr	r1, [r7, #28]
 8002c44:	6a3a      	ldr	r2, [r7, #32]
 8002c46:	e841 2300 	strex	r3, r2, [r1]
 8002c4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1e5      	bne.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e00f      	b.n	8002c8e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	4013      	ands	r3, r2
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	bf0c      	ite	eq
 8002c7e:	2301      	moveq	r3, #1
 8002c80:	2300      	movne	r3, #0
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	461a      	mov	r2, r3
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d09f      	beq.n	8002bcc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3740      	adds	r7, #64	; 0x40
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c9c:	b0c0      	sub	sp, #256	; 0x100
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb4:	68d9      	ldr	r1, [r3, #12]
 8002cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	ea40 0301 	orr.w	r3, r0, r1
 8002cc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002cf0:	f021 010c 	bic.w	r1, r1, #12
 8002cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d12:	6999      	ldr	r1, [r3, #24]
 8002d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	ea40 0301 	orr.w	r3, r0, r1
 8002d1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	4b8f      	ldr	r3, [pc, #572]	; (8002f64 <UART_SetConfig+0x2cc>)
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d005      	beq.n	8002d38 <UART_SetConfig+0xa0>
 8002d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	4b8d      	ldr	r3, [pc, #564]	; (8002f68 <UART_SetConfig+0x2d0>)
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d104      	bne.n	8002d42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d38:	f7ff fe4c 	bl	80029d4 <HAL_RCC_GetPCLK2Freq>
 8002d3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d40:	e003      	b.n	8002d4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d42:	f7ff fe33 	bl	80029ac <HAL_RCC_GetPCLK1Freq>
 8002d46:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d54:	f040 810c 	bne.w	8002f70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d6a:	4622      	mov	r2, r4
 8002d6c:	462b      	mov	r3, r5
 8002d6e:	1891      	adds	r1, r2, r2
 8002d70:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d72:	415b      	adcs	r3, r3
 8002d74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d7a:	4621      	mov	r1, r4
 8002d7c:	eb12 0801 	adds.w	r8, r2, r1
 8002d80:	4629      	mov	r1, r5
 8002d82:	eb43 0901 	adc.w	r9, r3, r1
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d9a:	4690      	mov	r8, r2
 8002d9c:	4699      	mov	r9, r3
 8002d9e:	4623      	mov	r3, r4
 8002da0:	eb18 0303 	adds.w	r3, r8, r3
 8002da4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002da8:	462b      	mov	r3, r5
 8002daa:	eb49 0303 	adc.w	r3, r9, r3
 8002dae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002dbe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002dc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	18db      	adds	r3, r3, r3
 8002dca:	653b      	str	r3, [r7, #80]	; 0x50
 8002dcc:	4613      	mov	r3, r2
 8002dce:	eb42 0303 	adc.w	r3, r2, r3
 8002dd2:	657b      	str	r3, [r7, #84]	; 0x54
 8002dd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002dd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ddc:	f7fd ff3c 	bl	8000c58 <__aeabi_uldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4b61      	ldr	r3, [pc, #388]	; (8002f6c <UART_SetConfig+0x2d4>)
 8002de6:	fba3 2302 	umull	r2, r3, r3, r2
 8002dea:	095b      	lsrs	r3, r3, #5
 8002dec:	011c      	lsls	r4, r3, #4
 8002dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002df2:	2200      	movs	r2, #0
 8002df4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002df8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002dfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e00:	4642      	mov	r2, r8
 8002e02:	464b      	mov	r3, r9
 8002e04:	1891      	adds	r1, r2, r2
 8002e06:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e08:	415b      	adcs	r3, r3
 8002e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e10:	4641      	mov	r1, r8
 8002e12:	eb12 0a01 	adds.w	sl, r2, r1
 8002e16:	4649      	mov	r1, r9
 8002e18:	eb43 0b01 	adc.w	fp, r3, r1
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e30:	4692      	mov	sl, r2
 8002e32:	469b      	mov	fp, r3
 8002e34:	4643      	mov	r3, r8
 8002e36:	eb1a 0303 	adds.w	r3, sl, r3
 8002e3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e3e:	464b      	mov	r3, r9
 8002e40:	eb4b 0303 	adc.w	r3, fp, r3
 8002e44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e54:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	18db      	adds	r3, r3, r3
 8002e60:	643b      	str	r3, [r7, #64]	; 0x40
 8002e62:	4613      	mov	r3, r2
 8002e64:	eb42 0303 	adc.w	r3, r2, r3
 8002e68:	647b      	str	r3, [r7, #68]	; 0x44
 8002e6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e72:	f7fd fef1 	bl	8000c58 <__aeabi_uldivmod>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4611      	mov	r1, r2
 8002e7c:	4b3b      	ldr	r3, [pc, #236]	; (8002f6c <UART_SetConfig+0x2d4>)
 8002e7e:	fba3 2301 	umull	r2, r3, r3, r1
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	2264      	movs	r2, #100	; 0x64
 8002e86:	fb02 f303 	mul.w	r3, r2, r3
 8002e8a:	1acb      	subs	r3, r1, r3
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e92:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <UART_SetConfig+0x2d4>)
 8002e94:	fba3 2302 	umull	r2, r3, r3, r2
 8002e98:	095b      	lsrs	r3, r3, #5
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ea0:	441c      	add	r4, r3
 8002ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002eac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002eb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002eb4:	4642      	mov	r2, r8
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	1891      	adds	r1, r2, r2
 8002eba:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ebc:	415b      	adcs	r3, r3
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ec0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ec4:	4641      	mov	r1, r8
 8002ec6:	1851      	adds	r1, r2, r1
 8002ec8:	6339      	str	r1, [r7, #48]	; 0x30
 8002eca:	4649      	mov	r1, r9
 8002ecc:	414b      	adcs	r3, r1
 8002ece:	637b      	str	r3, [r7, #52]	; 0x34
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002edc:	4659      	mov	r1, fp
 8002ede:	00cb      	lsls	r3, r1, #3
 8002ee0:	4651      	mov	r1, sl
 8002ee2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ee6:	4651      	mov	r1, sl
 8002ee8:	00ca      	lsls	r2, r1, #3
 8002eea:	4610      	mov	r0, r2
 8002eec:	4619      	mov	r1, r3
 8002eee:	4603      	mov	r3, r0
 8002ef0:	4642      	mov	r2, r8
 8002ef2:	189b      	adds	r3, r3, r2
 8002ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ef8:	464b      	mov	r3, r9
 8002efa:	460a      	mov	r2, r1
 8002efc:	eb42 0303 	adc.w	r3, r2, r3
 8002f00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f10:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f18:	460b      	mov	r3, r1
 8002f1a:	18db      	adds	r3, r3, r3
 8002f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f1e:	4613      	mov	r3, r2
 8002f20:	eb42 0303 	adc.w	r3, r2, r3
 8002f24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002f2e:	f7fd fe93 	bl	8000c58 <__aeabi_uldivmod>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <UART_SetConfig+0x2d4>)
 8002f38:	fba3 1302 	umull	r1, r3, r3, r2
 8002f3c:	095b      	lsrs	r3, r3, #5
 8002f3e:	2164      	movs	r1, #100	; 0x64
 8002f40:	fb01 f303 	mul.w	r3, r1, r3
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	3332      	adds	r3, #50	; 0x32
 8002f4a:	4a08      	ldr	r2, [pc, #32]	; (8002f6c <UART_SetConfig+0x2d4>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	095b      	lsrs	r3, r3, #5
 8002f52:	f003 0207 	and.w	r2, r3, #7
 8002f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4422      	add	r2, r4
 8002f5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f60:	e106      	b.n	8003170 <UART_SetConfig+0x4d8>
 8002f62:	bf00      	nop
 8002f64:	40011000 	.word	0x40011000
 8002f68:	40011400 	.word	0x40011400
 8002f6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f74:	2200      	movs	r2, #0
 8002f76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f7a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002f7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002f82:	4642      	mov	r2, r8
 8002f84:	464b      	mov	r3, r9
 8002f86:	1891      	adds	r1, r2, r2
 8002f88:	6239      	str	r1, [r7, #32]
 8002f8a:	415b      	adcs	r3, r3
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002f8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f92:	4641      	mov	r1, r8
 8002f94:	1854      	adds	r4, r2, r1
 8002f96:	4649      	mov	r1, r9
 8002f98:	eb43 0501 	adc.w	r5, r3, r1
 8002f9c:	f04f 0200 	mov.w	r2, #0
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	00eb      	lsls	r3, r5, #3
 8002fa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002faa:	00e2      	lsls	r2, r4, #3
 8002fac:	4614      	mov	r4, r2
 8002fae:	461d      	mov	r5, r3
 8002fb0:	4643      	mov	r3, r8
 8002fb2:	18e3      	adds	r3, r4, r3
 8002fb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002fb8:	464b      	mov	r3, r9
 8002fba:	eb45 0303 	adc.w	r3, r5, r3
 8002fbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002fce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002fde:	4629      	mov	r1, r5
 8002fe0:	008b      	lsls	r3, r1, #2
 8002fe2:	4621      	mov	r1, r4
 8002fe4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fe8:	4621      	mov	r1, r4
 8002fea:	008a      	lsls	r2, r1, #2
 8002fec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ff0:	f7fd fe32 	bl	8000c58 <__aeabi_uldivmod>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4b60      	ldr	r3, [pc, #384]	; (800317c <UART_SetConfig+0x4e4>)
 8002ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	011c      	lsls	r4, r3, #4
 8003002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003006:	2200      	movs	r2, #0
 8003008:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800300c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003010:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003014:	4642      	mov	r2, r8
 8003016:	464b      	mov	r3, r9
 8003018:	1891      	adds	r1, r2, r2
 800301a:	61b9      	str	r1, [r7, #24]
 800301c:	415b      	adcs	r3, r3
 800301e:	61fb      	str	r3, [r7, #28]
 8003020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003024:	4641      	mov	r1, r8
 8003026:	1851      	adds	r1, r2, r1
 8003028:	6139      	str	r1, [r7, #16]
 800302a:	4649      	mov	r1, r9
 800302c:	414b      	adcs	r3, r1
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800303c:	4659      	mov	r1, fp
 800303e:	00cb      	lsls	r3, r1, #3
 8003040:	4651      	mov	r1, sl
 8003042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003046:	4651      	mov	r1, sl
 8003048:	00ca      	lsls	r2, r1, #3
 800304a:	4610      	mov	r0, r2
 800304c:	4619      	mov	r1, r3
 800304e:	4603      	mov	r3, r0
 8003050:	4642      	mov	r2, r8
 8003052:	189b      	adds	r3, r3, r2
 8003054:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003058:	464b      	mov	r3, r9
 800305a:	460a      	mov	r2, r1
 800305c:	eb42 0303 	adc.w	r3, r2, r3
 8003060:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	67bb      	str	r3, [r7, #120]	; 0x78
 800306e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	f04f 0300 	mov.w	r3, #0
 8003078:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800307c:	4649      	mov	r1, r9
 800307e:	008b      	lsls	r3, r1, #2
 8003080:	4641      	mov	r1, r8
 8003082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003086:	4641      	mov	r1, r8
 8003088:	008a      	lsls	r2, r1, #2
 800308a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800308e:	f7fd fde3 	bl	8000c58 <__aeabi_uldivmod>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4611      	mov	r1, r2
 8003098:	4b38      	ldr	r3, [pc, #224]	; (800317c <UART_SetConfig+0x4e4>)
 800309a:	fba3 2301 	umull	r2, r3, r3, r1
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	2264      	movs	r2, #100	; 0x64
 80030a2:	fb02 f303 	mul.w	r3, r2, r3
 80030a6:	1acb      	subs	r3, r1, r3
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	3332      	adds	r3, #50	; 0x32
 80030ac:	4a33      	ldr	r2, [pc, #204]	; (800317c <UART_SetConfig+0x4e4>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030b8:	441c      	add	r4, r3
 80030ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030be:	2200      	movs	r2, #0
 80030c0:	673b      	str	r3, [r7, #112]	; 0x70
 80030c2:	677a      	str	r2, [r7, #116]	; 0x74
 80030c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80030c8:	4642      	mov	r2, r8
 80030ca:	464b      	mov	r3, r9
 80030cc:	1891      	adds	r1, r2, r2
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	415b      	adcs	r3, r3
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030d8:	4641      	mov	r1, r8
 80030da:	1851      	adds	r1, r2, r1
 80030dc:	6039      	str	r1, [r7, #0]
 80030de:	4649      	mov	r1, r9
 80030e0:	414b      	adcs	r3, r1
 80030e2:	607b      	str	r3, [r7, #4]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030f0:	4659      	mov	r1, fp
 80030f2:	00cb      	lsls	r3, r1, #3
 80030f4:	4651      	mov	r1, sl
 80030f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030fa:	4651      	mov	r1, sl
 80030fc:	00ca      	lsls	r2, r1, #3
 80030fe:	4610      	mov	r0, r2
 8003100:	4619      	mov	r1, r3
 8003102:	4603      	mov	r3, r0
 8003104:	4642      	mov	r2, r8
 8003106:	189b      	adds	r3, r3, r2
 8003108:	66bb      	str	r3, [r7, #104]	; 0x68
 800310a:	464b      	mov	r3, r9
 800310c:	460a      	mov	r2, r1
 800310e:	eb42 0303 	adc.w	r3, r2, r3
 8003112:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	663b      	str	r3, [r7, #96]	; 0x60
 800311e:	667a      	str	r2, [r7, #100]	; 0x64
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800312c:	4649      	mov	r1, r9
 800312e:	008b      	lsls	r3, r1, #2
 8003130:	4641      	mov	r1, r8
 8003132:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003136:	4641      	mov	r1, r8
 8003138:	008a      	lsls	r2, r1, #2
 800313a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800313e:	f7fd fd8b 	bl	8000c58 <__aeabi_uldivmod>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4b0d      	ldr	r3, [pc, #52]	; (800317c <UART_SetConfig+0x4e4>)
 8003148:	fba3 1302 	umull	r1, r3, r3, r2
 800314c:	095b      	lsrs	r3, r3, #5
 800314e:	2164      	movs	r1, #100	; 0x64
 8003150:	fb01 f303 	mul.w	r3, r1, r3
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	3332      	adds	r3, #50	; 0x32
 800315a:	4a08      	ldr	r2, [pc, #32]	; (800317c <UART_SetConfig+0x4e4>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	f003 020f 	and.w	r2, r3, #15
 8003166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4422      	add	r2, r4
 800316e:	609a      	str	r2, [r3, #8]
}
 8003170:	bf00      	nop
 8003172:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003176:	46bd      	mov	sp, r7
 8003178:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800317c:	51eb851f 	.word	0x51eb851f

08003180 <__cvt>:
 8003180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003184:	ec55 4b10 	vmov	r4, r5, d0
 8003188:	2d00      	cmp	r5, #0
 800318a:	460e      	mov	r6, r1
 800318c:	4619      	mov	r1, r3
 800318e:	462b      	mov	r3, r5
 8003190:	bfbb      	ittet	lt
 8003192:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003196:	461d      	movlt	r5, r3
 8003198:	2300      	movge	r3, #0
 800319a:	232d      	movlt	r3, #45	; 0x2d
 800319c:	700b      	strb	r3, [r1, #0]
 800319e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80031a4:	4691      	mov	r9, r2
 80031a6:	f023 0820 	bic.w	r8, r3, #32
 80031aa:	bfbc      	itt	lt
 80031ac:	4622      	movlt	r2, r4
 80031ae:	4614      	movlt	r4, r2
 80031b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80031b4:	d005      	beq.n	80031c2 <__cvt+0x42>
 80031b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80031ba:	d100      	bne.n	80031be <__cvt+0x3e>
 80031bc:	3601      	adds	r6, #1
 80031be:	2102      	movs	r1, #2
 80031c0:	e000      	b.n	80031c4 <__cvt+0x44>
 80031c2:	2103      	movs	r1, #3
 80031c4:	ab03      	add	r3, sp, #12
 80031c6:	9301      	str	r3, [sp, #4]
 80031c8:	ab02      	add	r3, sp, #8
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	ec45 4b10 	vmov	d0, r4, r5
 80031d0:	4653      	mov	r3, sl
 80031d2:	4632      	mov	r2, r6
 80031d4:	f000 fe68 	bl	8003ea8 <_dtoa_r>
 80031d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80031dc:	4607      	mov	r7, r0
 80031de:	d102      	bne.n	80031e6 <__cvt+0x66>
 80031e0:	f019 0f01 	tst.w	r9, #1
 80031e4:	d022      	beq.n	800322c <__cvt+0xac>
 80031e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80031ea:	eb07 0906 	add.w	r9, r7, r6
 80031ee:	d110      	bne.n	8003212 <__cvt+0x92>
 80031f0:	783b      	ldrb	r3, [r7, #0]
 80031f2:	2b30      	cmp	r3, #48	; 0x30
 80031f4:	d10a      	bne.n	800320c <__cvt+0x8c>
 80031f6:	2200      	movs	r2, #0
 80031f8:	2300      	movs	r3, #0
 80031fa:	4620      	mov	r0, r4
 80031fc:	4629      	mov	r1, r5
 80031fe:	f7fd fc6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003202:	b918      	cbnz	r0, 800320c <__cvt+0x8c>
 8003204:	f1c6 0601 	rsb	r6, r6, #1
 8003208:	f8ca 6000 	str.w	r6, [sl]
 800320c:	f8da 3000 	ldr.w	r3, [sl]
 8003210:	4499      	add	r9, r3
 8003212:	2200      	movs	r2, #0
 8003214:	2300      	movs	r3, #0
 8003216:	4620      	mov	r0, r4
 8003218:	4629      	mov	r1, r5
 800321a:	f7fd fc5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800321e:	b108      	cbz	r0, 8003224 <__cvt+0xa4>
 8003220:	f8cd 900c 	str.w	r9, [sp, #12]
 8003224:	2230      	movs	r2, #48	; 0x30
 8003226:	9b03      	ldr	r3, [sp, #12]
 8003228:	454b      	cmp	r3, r9
 800322a:	d307      	bcc.n	800323c <__cvt+0xbc>
 800322c:	9b03      	ldr	r3, [sp, #12]
 800322e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003230:	1bdb      	subs	r3, r3, r7
 8003232:	4638      	mov	r0, r7
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	b004      	add	sp, #16
 8003238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323c:	1c59      	adds	r1, r3, #1
 800323e:	9103      	str	r1, [sp, #12]
 8003240:	701a      	strb	r2, [r3, #0]
 8003242:	e7f0      	b.n	8003226 <__cvt+0xa6>

08003244 <__exponent>:
 8003244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003246:	4603      	mov	r3, r0
 8003248:	2900      	cmp	r1, #0
 800324a:	bfb8      	it	lt
 800324c:	4249      	neglt	r1, r1
 800324e:	f803 2b02 	strb.w	r2, [r3], #2
 8003252:	bfb4      	ite	lt
 8003254:	222d      	movlt	r2, #45	; 0x2d
 8003256:	222b      	movge	r2, #43	; 0x2b
 8003258:	2909      	cmp	r1, #9
 800325a:	7042      	strb	r2, [r0, #1]
 800325c:	dd2a      	ble.n	80032b4 <__exponent+0x70>
 800325e:	f10d 0207 	add.w	r2, sp, #7
 8003262:	4617      	mov	r7, r2
 8003264:	260a      	movs	r6, #10
 8003266:	4694      	mov	ip, r2
 8003268:	fb91 f5f6 	sdiv	r5, r1, r6
 800326c:	fb06 1415 	mls	r4, r6, r5, r1
 8003270:	3430      	adds	r4, #48	; 0x30
 8003272:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003276:	460c      	mov	r4, r1
 8003278:	2c63      	cmp	r4, #99	; 0x63
 800327a:	f102 32ff 	add.w	r2, r2, #4294967295
 800327e:	4629      	mov	r1, r5
 8003280:	dcf1      	bgt.n	8003266 <__exponent+0x22>
 8003282:	3130      	adds	r1, #48	; 0x30
 8003284:	f1ac 0402 	sub.w	r4, ip, #2
 8003288:	f802 1c01 	strb.w	r1, [r2, #-1]
 800328c:	1c41      	adds	r1, r0, #1
 800328e:	4622      	mov	r2, r4
 8003290:	42ba      	cmp	r2, r7
 8003292:	d30a      	bcc.n	80032aa <__exponent+0x66>
 8003294:	f10d 0209 	add.w	r2, sp, #9
 8003298:	eba2 020c 	sub.w	r2, r2, ip
 800329c:	42bc      	cmp	r4, r7
 800329e:	bf88      	it	hi
 80032a0:	2200      	movhi	r2, #0
 80032a2:	4413      	add	r3, r2
 80032a4:	1a18      	subs	r0, r3, r0
 80032a6:	b003      	add	sp, #12
 80032a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032aa:	f812 5b01 	ldrb.w	r5, [r2], #1
 80032ae:	f801 5f01 	strb.w	r5, [r1, #1]!
 80032b2:	e7ed      	b.n	8003290 <__exponent+0x4c>
 80032b4:	2330      	movs	r3, #48	; 0x30
 80032b6:	3130      	adds	r1, #48	; 0x30
 80032b8:	7083      	strb	r3, [r0, #2]
 80032ba:	70c1      	strb	r1, [r0, #3]
 80032bc:	1d03      	adds	r3, r0, #4
 80032be:	e7f1      	b.n	80032a4 <__exponent+0x60>

080032c0 <_printf_float>:
 80032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c4:	ed2d 8b02 	vpush	{d8}
 80032c8:	b08d      	sub	sp, #52	; 0x34
 80032ca:	460c      	mov	r4, r1
 80032cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80032d0:	4616      	mov	r6, r2
 80032d2:	461f      	mov	r7, r3
 80032d4:	4605      	mov	r5, r0
 80032d6:	f000 fce7 	bl	8003ca8 <_localeconv_r>
 80032da:	f8d0 a000 	ldr.w	sl, [r0]
 80032de:	4650      	mov	r0, sl
 80032e0:	f7fc ffce 	bl	8000280 <strlen>
 80032e4:	2300      	movs	r3, #0
 80032e6:	930a      	str	r3, [sp, #40]	; 0x28
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	9305      	str	r3, [sp, #20]
 80032ec:	f8d8 3000 	ldr.w	r3, [r8]
 80032f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80032f4:	3307      	adds	r3, #7
 80032f6:	f023 0307 	bic.w	r3, r3, #7
 80032fa:	f103 0208 	add.w	r2, r3, #8
 80032fe:	f8c8 2000 	str.w	r2, [r8]
 8003302:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003306:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800330a:	9307      	str	r3, [sp, #28]
 800330c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003310:	ee08 0a10 	vmov	s16, r0
 8003314:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800331c:	4b9e      	ldr	r3, [pc, #632]	; (8003598 <_printf_float+0x2d8>)
 800331e:	f04f 32ff 	mov.w	r2, #4294967295
 8003322:	f7fd fc0b 	bl	8000b3c <__aeabi_dcmpun>
 8003326:	bb88      	cbnz	r0, 800338c <_printf_float+0xcc>
 8003328:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800332c:	4b9a      	ldr	r3, [pc, #616]	; (8003598 <_printf_float+0x2d8>)
 800332e:	f04f 32ff 	mov.w	r2, #4294967295
 8003332:	f7fd fbe5 	bl	8000b00 <__aeabi_dcmple>
 8003336:	bb48      	cbnz	r0, 800338c <_printf_float+0xcc>
 8003338:	2200      	movs	r2, #0
 800333a:	2300      	movs	r3, #0
 800333c:	4640      	mov	r0, r8
 800333e:	4649      	mov	r1, r9
 8003340:	f7fd fbd4 	bl	8000aec <__aeabi_dcmplt>
 8003344:	b110      	cbz	r0, 800334c <_printf_float+0x8c>
 8003346:	232d      	movs	r3, #45	; 0x2d
 8003348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800334c:	4a93      	ldr	r2, [pc, #588]	; (800359c <_printf_float+0x2dc>)
 800334e:	4b94      	ldr	r3, [pc, #592]	; (80035a0 <_printf_float+0x2e0>)
 8003350:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003354:	bf94      	ite	ls
 8003356:	4690      	movls	r8, r2
 8003358:	4698      	movhi	r8, r3
 800335a:	2303      	movs	r3, #3
 800335c:	6123      	str	r3, [r4, #16]
 800335e:	9b05      	ldr	r3, [sp, #20]
 8003360:	f023 0304 	bic.w	r3, r3, #4
 8003364:	6023      	str	r3, [r4, #0]
 8003366:	f04f 0900 	mov.w	r9, #0
 800336a:	9700      	str	r7, [sp, #0]
 800336c:	4633      	mov	r3, r6
 800336e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003370:	4621      	mov	r1, r4
 8003372:	4628      	mov	r0, r5
 8003374:	f000 f9da 	bl	800372c <_printf_common>
 8003378:	3001      	adds	r0, #1
 800337a:	f040 8090 	bne.w	800349e <_printf_float+0x1de>
 800337e:	f04f 30ff 	mov.w	r0, #4294967295
 8003382:	b00d      	add	sp, #52	; 0x34
 8003384:	ecbd 8b02 	vpop	{d8}
 8003388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800338c:	4642      	mov	r2, r8
 800338e:	464b      	mov	r3, r9
 8003390:	4640      	mov	r0, r8
 8003392:	4649      	mov	r1, r9
 8003394:	f7fd fbd2 	bl	8000b3c <__aeabi_dcmpun>
 8003398:	b140      	cbz	r0, 80033ac <_printf_float+0xec>
 800339a:	464b      	mov	r3, r9
 800339c:	2b00      	cmp	r3, #0
 800339e:	bfbc      	itt	lt
 80033a0:	232d      	movlt	r3, #45	; 0x2d
 80033a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80033a6:	4a7f      	ldr	r2, [pc, #508]	; (80035a4 <_printf_float+0x2e4>)
 80033a8:	4b7f      	ldr	r3, [pc, #508]	; (80035a8 <_printf_float+0x2e8>)
 80033aa:	e7d1      	b.n	8003350 <_printf_float+0x90>
 80033ac:	6863      	ldr	r3, [r4, #4]
 80033ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80033b2:	9206      	str	r2, [sp, #24]
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	d13f      	bne.n	8003438 <_printf_float+0x178>
 80033b8:	2306      	movs	r3, #6
 80033ba:	6063      	str	r3, [r4, #4]
 80033bc:	9b05      	ldr	r3, [sp, #20]
 80033be:	6861      	ldr	r1, [r4, #4]
 80033c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80033c4:	2300      	movs	r3, #0
 80033c6:	9303      	str	r3, [sp, #12]
 80033c8:	ab0a      	add	r3, sp, #40	; 0x28
 80033ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80033ce:	ab09      	add	r3, sp, #36	; 0x24
 80033d0:	ec49 8b10 	vmov	d0, r8, r9
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	6022      	str	r2, [r4, #0]
 80033d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80033dc:	4628      	mov	r0, r5
 80033de:	f7ff fecf 	bl	8003180 <__cvt>
 80033e2:	9b06      	ldr	r3, [sp, #24]
 80033e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80033e6:	2b47      	cmp	r3, #71	; 0x47
 80033e8:	4680      	mov	r8, r0
 80033ea:	d108      	bne.n	80033fe <_printf_float+0x13e>
 80033ec:	1cc8      	adds	r0, r1, #3
 80033ee:	db02      	blt.n	80033f6 <_printf_float+0x136>
 80033f0:	6863      	ldr	r3, [r4, #4]
 80033f2:	4299      	cmp	r1, r3
 80033f4:	dd41      	ble.n	800347a <_printf_float+0x1ba>
 80033f6:	f1ab 0302 	sub.w	r3, fp, #2
 80033fa:	fa5f fb83 	uxtb.w	fp, r3
 80033fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003402:	d820      	bhi.n	8003446 <_printf_float+0x186>
 8003404:	3901      	subs	r1, #1
 8003406:	465a      	mov	r2, fp
 8003408:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800340c:	9109      	str	r1, [sp, #36]	; 0x24
 800340e:	f7ff ff19 	bl	8003244 <__exponent>
 8003412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003414:	1813      	adds	r3, r2, r0
 8003416:	2a01      	cmp	r2, #1
 8003418:	4681      	mov	r9, r0
 800341a:	6123      	str	r3, [r4, #16]
 800341c:	dc02      	bgt.n	8003424 <_printf_float+0x164>
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	07d2      	lsls	r2, r2, #31
 8003422:	d501      	bpl.n	8003428 <_printf_float+0x168>
 8003424:	3301      	adds	r3, #1
 8003426:	6123      	str	r3, [r4, #16]
 8003428:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800342c:	2b00      	cmp	r3, #0
 800342e:	d09c      	beq.n	800336a <_printf_float+0xaa>
 8003430:	232d      	movs	r3, #45	; 0x2d
 8003432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003436:	e798      	b.n	800336a <_printf_float+0xaa>
 8003438:	9a06      	ldr	r2, [sp, #24]
 800343a:	2a47      	cmp	r2, #71	; 0x47
 800343c:	d1be      	bne.n	80033bc <_printf_float+0xfc>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1bc      	bne.n	80033bc <_printf_float+0xfc>
 8003442:	2301      	movs	r3, #1
 8003444:	e7b9      	b.n	80033ba <_printf_float+0xfa>
 8003446:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800344a:	d118      	bne.n	800347e <_printf_float+0x1be>
 800344c:	2900      	cmp	r1, #0
 800344e:	6863      	ldr	r3, [r4, #4]
 8003450:	dd0b      	ble.n	800346a <_printf_float+0x1aa>
 8003452:	6121      	str	r1, [r4, #16]
 8003454:	b913      	cbnz	r3, 800345c <_printf_float+0x19c>
 8003456:	6822      	ldr	r2, [r4, #0]
 8003458:	07d0      	lsls	r0, r2, #31
 800345a:	d502      	bpl.n	8003462 <_printf_float+0x1a2>
 800345c:	3301      	adds	r3, #1
 800345e:	440b      	add	r3, r1
 8003460:	6123      	str	r3, [r4, #16]
 8003462:	65a1      	str	r1, [r4, #88]	; 0x58
 8003464:	f04f 0900 	mov.w	r9, #0
 8003468:	e7de      	b.n	8003428 <_printf_float+0x168>
 800346a:	b913      	cbnz	r3, 8003472 <_printf_float+0x1b2>
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	07d2      	lsls	r2, r2, #31
 8003470:	d501      	bpl.n	8003476 <_printf_float+0x1b6>
 8003472:	3302      	adds	r3, #2
 8003474:	e7f4      	b.n	8003460 <_printf_float+0x1a0>
 8003476:	2301      	movs	r3, #1
 8003478:	e7f2      	b.n	8003460 <_printf_float+0x1a0>
 800347a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800347e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003480:	4299      	cmp	r1, r3
 8003482:	db05      	blt.n	8003490 <_printf_float+0x1d0>
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	6121      	str	r1, [r4, #16]
 8003488:	07d8      	lsls	r0, r3, #31
 800348a:	d5ea      	bpl.n	8003462 <_printf_float+0x1a2>
 800348c:	1c4b      	adds	r3, r1, #1
 800348e:	e7e7      	b.n	8003460 <_printf_float+0x1a0>
 8003490:	2900      	cmp	r1, #0
 8003492:	bfd4      	ite	le
 8003494:	f1c1 0202 	rsble	r2, r1, #2
 8003498:	2201      	movgt	r2, #1
 800349a:	4413      	add	r3, r2
 800349c:	e7e0      	b.n	8003460 <_printf_float+0x1a0>
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	055a      	lsls	r2, r3, #21
 80034a2:	d407      	bmi.n	80034b4 <_printf_float+0x1f4>
 80034a4:	6923      	ldr	r3, [r4, #16]
 80034a6:	4642      	mov	r2, r8
 80034a8:	4631      	mov	r1, r6
 80034aa:	4628      	mov	r0, r5
 80034ac:	47b8      	blx	r7
 80034ae:	3001      	adds	r0, #1
 80034b0:	d12c      	bne.n	800350c <_printf_float+0x24c>
 80034b2:	e764      	b.n	800337e <_printf_float+0xbe>
 80034b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80034b8:	f240 80e0 	bls.w	800367c <_printf_float+0x3bc>
 80034bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80034c0:	2200      	movs	r2, #0
 80034c2:	2300      	movs	r3, #0
 80034c4:	f7fd fb08 	bl	8000ad8 <__aeabi_dcmpeq>
 80034c8:	2800      	cmp	r0, #0
 80034ca:	d034      	beq.n	8003536 <_printf_float+0x276>
 80034cc:	4a37      	ldr	r2, [pc, #220]	; (80035ac <_printf_float+0x2ec>)
 80034ce:	2301      	movs	r3, #1
 80034d0:	4631      	mov	r1, r6
 80034d2:	4628      	mov	r0, r5
 80034d4:	47b8      	blx	r7
 80034d6:	3001      	adds	r0, #1
 80034d8:	f43f af51 	beq.w	800337e <_printf_float+0xbe>
 80034dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034e0:	429a      	cmp	r2, r3
 80034e2:	db02      	blt.n	80034ea <_printf_float+0x22a>
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	07d8      	lsls	r0, r3, #31
 80034e8:	d510      	bpl.n	800350c <_printf_float+0x24c>
 80034ea:	ee18 3a10 	vmov	r3, s16
 80034ee:	4652      	mov	r2, sl
 80034f0:	4631      	mov	r1, r6
 80034f2:	4628      	mov	r0, r5
 80034f4:	47b8      	blx	r7
 80034f6:	3001      	adds	r0, #1
 80034f8:	f43f af41 	beq.w	800337e <_printf_float+0xbe>
 80034fc:	f04f 0800 	mov.w	r8, #0
 8003500:	f104 091a 	add.w	r9, r4, #26
 8003504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003506:	3b01      	subs	r3, #1
 8003508:	4543      	cmp	r3, r8
 800350a:	dc09      	bgt.n	8003520 <_printf_float+0x260>
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	079b      	lsls	r3, r3, #30
 8003510:	f100 8107 	bmi.w	8003722 <_printf_float+0x462>
 8003514:	68e0      	ldr	r0, [r4, #12]
 8003516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003518:	4298      	cmp	r0, r3
 800351a:	bfb8      	it	lt
 800351c:	4618      	movlt	r0, r3
 800351e:	e730      	b.n	8003382 <_printf_float+0xc2>
 8003520:	2301      	movs	r3, #1
 8003522:	464a      	mov	r2, r9
 8003524:	4631      	mov	r1, r6
 8003526:	4628      	mov	r0, r5
 8003528:	47b8      	blx	r7
 800352a:	3001      	adds	r0, #1
 800352c:	f43f af27 	beq.w	800337e <_printf_float+0xbe>
 8003530:	f108 0801 	add.w	r8, r8, #1
 8003534:	e7e6      	b.n	8003504 <_printf_float+0x244>
 8003536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003538:	2b00      	cmp	r3, #0
 800353a:	dc39      	bgt.n	80035b0 <_printf_float+0x2f0>
 800353c:	4a1b      	ldr	r2, [pc, #108]	; (80035ac <_printf_float+0x2ec>)
 800353e:	2301      	movs	r3, #1
 8003540:	4631      	mov	r1, r6
 8003542:	4628      	mov	r0, r5
 8003544:	47b8      	blx	r7
 8003546:	3001      	adds	r0, #1
 8003548:	f43f af19 	beq.w	800337e <_printf_float+0xbe>
 800354c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003550:	4313      	orrs	r3, r2
 8003552:	d102      	bne.n	800355a <_printf_float+0x29a>
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	07d9      	lsls	r1, r3, #31
 8003558:	d5d8      	bpl.n	800350c <_printf_float+0x24c>
 800355a:	ee18 3a10 	vmov	r3, s16
 800355e:	4652      	mov	r2, sl
 8003560:	4631      	mov	r1, r6
 8003562:	4628      	mov	r0, r5
 8003564:	47b8      	blx	r7
 8003566:	3001      	adds	r0, #1
 8003568:	f43f af09 	beq.w	800337e <_printf_float+0xbe>
 800356c:	f04f 0900 	mov.w	r9, #0
 8003570:	f104 0a1a 	add.w	sl, r4, #26
 8003574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003576:	425b      	negs	r3, r3
 8003578:	454b      	cmp	r3, r9
 800357a:	dc01      	bgt.n	8003580 <_printf_float+0x2c0>
 800357c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800357e:	e792      	b.n	80034a6 <_printf_float+0x1e6>
 8003580:	2301      	movs	r3, #1
 8003582:	4652      	mov	r2, sl
 8003584:	4631      	mov	r1, r6
 8003586:	4628      	mov	r0, r5
 8003588:	47b8      	blx	r7
 800358a:	3001      	adds	r0, #1
 800358c:	f43f aef7 	beq.w	800337e <_printf_float+0xbe>
 8003590:	f109 0901 	add.w	r9, r9, #1
 8003594:	e7ee      	b.n	8003574 <_printf_float+0x2b4>
 8003596:	bf00      	nop
 8003598:	7fefffff 	.word	0x7fefffff
 800359c:	080066a0 	.word	0x080066a0
 80035a0:	080066a4 	.word	0x080066a4
 80035a4:	080066a8 	.word	0x080066a8
 80035a8:	080066ac 	.word	0x080066ac
 80035ac:	080066b0 	.word	0x080066b0
 80035b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80035b4:	429a      	cmp	r2, r3
 80035b6:	bfa8      	it	ge
 80035b8:	461a      	movge	r2, r3
 80035ba:	2a00      	cmp	r2, #0
 80035bc:	4691      	mov	r9, r2
 80035be:	dc37      	bgt.n	8003630 <_printf_float+0x370>
 80035c0:	f04f 0b00 	mov.w	fp, #0
 80035c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80035c8:	f104 021a 	add.w	r2, r4, #26
 80035cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80035ce:	9305      	str	r3, [sp, #20]
 80035d0:	eba3 0309 	sub.w	r3, r3, r9
 80035d4:	455b      	cmp	r3, fp
 80035d6:	dc33      	bgt.n	8003640 <_printf_float+0x380>
 80035d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035dc:	429a      	cmp	r2, r3
 80035de:	db3b      	blt.n	8003658 <_printf_float+0x398>
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	07da      	lsls	r2, r3, #31
 80035e4:	d438      	bmi.n	8003658 <_printf_float+0x398>
 80035e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80035ea:	eba2 0903 	sub.w	r9, r2, r3
 80035ee:	9b05      	ldr	r3, [sp, #20]
 80035f0:	1ad2      	subs	r2, r2, r3
 80035f2:	4591      	cmp	r9, r2
 80035f4:	bfa8      	it	ge
 80035f6:	4691      	movge	r9, r2
 80035f8:	f1b9 0f00 	cmp.w	r9, #0
 80035fc:	dc35      	bgt.n	800366a <_printf_float+0x3aa>
 80035fe:	f04f 0800 	mov.w	r8, #0
 8003602:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003606:	f104 0a1a 	add.w	sl, r4, #26
 800360a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800360e:	1a9b      	subs	r3, r3, r2
 8003610:	eba3 0309 	sub.w	r3, r3, r9
 8003614:	4543      	cmp	r3, r8
 8003616:	f77f af79 	ble.w	800350c <_printf_float+0x24c>
 800361a:	2301      	movs	r3, #1
 800361c:	4652      	mov	r2, sl
 800361e:	4631      	mov	r1, r6
 8003620:	4628      	mov	r0, r5
 8003622:	47b8      	blx	r7
 8003624:	3001      	adds	r0, #1
 8003626:	f43f aeaa 	beq.w	800337e <_printf_float+0xbe>
 800362a:	f108 0801 	add.w	r8, r8, #1
 800362e:	e7ec      	b.n	800360a <_printf_float+0x34a>
 8003630:	4613      	mov	r3, r2
 8003632:	4631      	mov	r1, r6
 8003634:	4642      	mov	r2, r8
 8003636:	4628      	mov	r0, r5
 8003638:	47b8      	blx	r7
 800363a:	3001      	adds	r0, #1
 800363c:	d1c0      	bne.n	80035c0 <_printf_float+0x300>
 800363e:	e69e      	b.n	800337e <_printf_float+0xbe>
 8003640:	2301      	movs	r3, #1
 8003642:	4631      	mov	r1, r6
 8003644:	4628      	mov	r0, r5
 8003646:	9205      	str	r2, [sp, #20]
 8003648:	47b8      	blx	r7
 800364a:	3001      	adds	r0, #1
 800364c:	f43f ae97 	beq.w	800337e <_printf_float+0xbe>
 8003650:	9a05      	ldr	r2, [sp, #20]
 8003652:	f10b 0b01 	add.w	fp, fp, #1
 8003656:	e7b9      	b.n	80035cc <_printf_float+0x30c>
 8003658:	ee18 3a10 	vmov	r3, s16
 800365c:	4652      	mov	r2, sl
 800365e:	4631      	mov	r1, r6
 8003660:	4628      	mov	r0, r5
 8003662:	47b8      	blx	r7
 8003664:	3001      	adds	r0, #1
 8003666:	d1be      	bne.n	80035e6 <_printf_float+0x326>
 8003668:	e689      	b.n	800337e <_printf_float+0xbe>
 800366a:	9a05      	ldr	r2, [sp, #20]
 800366c:	464b      	mov	r3, r9
 800366e:	4442      	add	r2, r8
 8003670:	4631      	mov	r1, r6
 8003672:	4628      	mov	r0, r5
 8003674:	47b8      	blx	r7
 8003676:	3001      	adds	r0, #1
 8003678:	d1c1      	bne.n	80035fe <_printf_float+0x33e>
 800367a:	e680      	b.n	800337e <_printf_float+0xbe>
 800367c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800367e:	2a01      	cmp	r2, #1
 8003680:	dc01      	bgt.n	8003686 <_printf_float+0x3c6>
 8003682:	07db      	lsls	r3, r3, #31
 8003684:	d53a      	bpl.n	80036fc <_printf_float+0x43c>
 8003686:	2301      	movs	r3, #1
 8003688:	4642      	mov	r2, r8
 800368a:	4631      	mov	r1, r6
 800368c:	4628      	mov	r0, r5
 800368e:	47b8      	blx	r7
 8003690:	3001      	adds	r0, #1
 8003692:	f43f ae74 	beq.w	800337e <_printf_float+0xbe>
 8003696:	ee18 3a10 	vmov	r3, s16
 800369a:	4652      	mov	r2, sl
 800369c:	4631      	mov	r1, r6
 800369e:	4628      	mov	r0, r5
 80036a0:	47b8      	blx	r7
 80036a2:	3001      	adds	r0, #1
 80036a4:	f43f ae6b 	beq.w	800337e <_printf_float+0xbe>
 80036a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80036ac:	2200      	movs	r2, #0
 80036ae:	2300      	movs	r3, #0
 80036b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80036b4:	f7fd fa10 	bl	8000ad8 <__aeabi_dcmpeq>
 80036b8:	b9d8      	cbnz	r0, 80036f2 <_printf_float+0x432>
 80036ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 80036be:	f108 0201 	add.w	r2, r8, #1
 80036c2:	4631      	mov	r1, r6
 80036c4:	4628      	mov	r0, r5
 80036c6:	47b8      	blx	r7
 80036c8:	3001      	adds	r0, #1
 80036ca:	d10e      	bne.n	80036ea <_printf_float+0x42a>
 80036cc:	e657      	b.n	800337e <_printf_float+0xbe>
 80036ce:	2301      	movs	r3, #1
 80036d0:	4652      	mov	r2, sl
 80036d2:	4631      	mov	r1, r6
 80036d4:	4628      	mov	r0, r5
 80036d6:	47b8      	blx	r7
 80036d8:	3001      	adds	r0, #1
 80036da:	f43f ae50 	beq.w	800337e <_printf_float+0xbe>
 80036de:	f108 0801 	add.w	r8, r8, #1
 80036e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036e4:	3b01      	subs	r3, #1
 80036e6:	4543      	cmp	r3, r8
 80036e8:	dcf1      	bgt.n	80036ce <_printf_float+0x40e>
 80036ea:	464b      	mov	r3, r9
 80036ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80036f0:	e6da      	b.n	80034a8 <_printf_float+0x1e8>
 80036f2:	f04f 0800 	mov.w	r8, #0
 80036f6:	f104 0a1a 	add.w	sl, r4, #26
 80036fa:	e7f2      	b.n	80036e2 <_printf_float+0x422>
 80036fc:	2301      	movs	r3, #1
 80036fe:	4642      	mov	r2, r8
 8003700:	e7df      	b.n	80036c2 <_printf_float+0x402>
 8003702:	2301      	movs	r3, #1
 8003704:	464a      	mov	r2, r9
 8003706:	4631      	mov	r1, r6
 8003708:	4628      	mov	r0, r5
 800370a:	47b8      	blx	r7
 800370c:	3001      	adds	r0, #1
 800370e:	f43f ae36 	beq.w	800337e <_printf_float+0xbe>
 8003712:	f108 0801 	add.w	r8, r8, #1
 8003716:	68e3      	ldr	r3, [r4, #12]
 8003718:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800371a:	1a5b      	subs	r3, r3, r1
 800371c:	4543      	cmp	r3, r8
 800371e:	dcf0      	bgt.n	8003702 <_printf_float+0x442>
 8003720:	e6f8      	b.n	8003514 <_printf_float+0x254>
 8003722:	f04f 0800 	mov.w	r8, #0
 8003726:	f104 0919 	add.w	r9, r4, #25
 800372a:	e7f4      	b.n	8003716 <_printf_float+0x456>

0800372c <_printf_common>:
 800372c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003730:	4616      	mov	r6, r2
 8003732:	4699      	mov	r9, r3
 8003734:	688a      	ldr	r2, [r1, #8]
 8003736:	690b      	ldr	r3, [r1, #16]
 8003738:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800373c:	4293      	cmp	r3, r2
 800373e:	bfb8      	it	lt
 8003740:	4613      	movlt	r3, r2
 8003742:	6033      	str	r3, [r6, #0]
 8003744:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003748:	4607      	mov	r7, r0
 800374a:	460c      	mov	r4, r1
 800374c:	b10a      	cbz	r2, 8003752 <_printf_common+0x26>
 800374e:	3301      	adds	r3, #1
 8003750:	6033      	str	r3, [r6, #0]
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	0699      	lsls	r1, r3, #26
 8003756:	bf42      	ittt	mi
 8003758:	6833      	ldrmi	r3, [r6, #0]
 800375a:	3302      	addmi	r3, #2
 800375c:	6033      	strmi	r3, [r6, #0]
 800375e:	6825      	ldr	r5, [r4, #0]
 8003760:	f015 0506 	ands.w	r5, r5, #6
 8003764:	d106      	bne.n	8003774 <_printf_common+0x48>
 8003766:	f104 0a19 	add.w	sl, r4, #25
 800376a:	68e3      	ldr	r3, [r4, #12]
 800376c:	6832      	ldr	r2, [r6, #0]
 800376e:	1a9b      	subs	r3, r3, r2
 8003770:	42ab      	cmp	r3, r5
 8003772:	dc26      	bgt.n	80037c2 <_printf_common+0x96>
 8003774:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003778:	1e13      	subs	r3, r2, #0
 800377a:	6822      	ldr	r2, [r4, #0]
 800377c:	bf18      	it	ne
 800377e:	2301      	movne	r3, #1
 8003780:	0692      	lsls	r2, r2, #26
 8003782:	d42b      	bmi.n	80037dc <_printf_common+0xb0>
 8003784:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003788:	4649      	mov	r1, r9
 800378a:	4638      	mov	r0, r7
 800378c:	47c0      	blx	r8
 800378e:	3001      	adds	r0, #1
 8003790:	d01e      	beq.n	80037d0 <_printf_common+0xa4>
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	6922      	ldr	r2, [r4, #16]
 8003796:	f003 0306 	and.w	r3, r3, #6
 800379a:	2b04      	cmp	r3, #4
 800379c:	bf02      	ittt	eq
 800379e:	68e5      	ldreq	r5, [r4, #12]
 80037a0:	6833      	ldreq	r3, [r6, #0]
 80037a2:	1aed      	subeq	r5, r5, r3
 80037a4:	68a3      	ldr	r3, [r4, #8]
 80037a6:	bf0c      	ite	eq
 80037a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037ac:	2500      	movne	r5, #0
 80037ae:	4293      	cmp	r3, r2
 80037b0:	bfc4      	itt	gt
 80037b2:	1a9b      	subgt	r3, r3, r2
 80037b4:	18ed      	addgt	r5, r5, r3
 80037b6:	2600      	movs	r6, #0
 80037b8:	341a      	adds	r4, #26
 80037ba:	42b5      	cmp	r5, r6
 80037bc:	d11a      	bne.n	80037f4 <_printf_common+0xc8>
 80037be:	2000      	movs	r0, #0
 80037c0:	e008      	b.n	80037d4 <_printf_common+0xa8>
 80037c2:	2301      	movs	r3, #1
 80037c4:	4652      	mov	r2, sl
 80037c6:	4649      	mov	r1, r9
 80037c8:	4638      	mov	r0, r7
 80037ca:	47c0      	blx	r8
 80037cc:	3001      	adds	r0, #1
 80037ce:	d103      	bne.n	80037d8 <_printf_common+0xac>
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037d8:	3501      	adds	r5, #1
 80037da:	e7c6      	b.n	800376a <_printf_common+0x3e>
 80037dc:	18e1      	adds	r1, r4, r3
 80037de:	1c5a      	adds	r2, r3, #1
 80037e0:	2030      	movs	r0, #48	; 0x30
 80037e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037e6:	4422      	add	r2, r4
 80037e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037f0:	3302      	adds	r3, #2
 80037f2:	e7c7      	b.n	8003784 <_printf_common+0x58>
 80037f4:	2301      	movs	r3, #1
 80037f6:	4622      	mov	r2, r4
 80037f8:	4649      	mov	r1, r9
 80037fa:	4638      	mov	r0, r7
 80037fc:	47c0      	blx	r8
 80037fe:	3001      	adds	r0, #1
 8003800:	d0e6      	beq.n	80037d0 <_printf_common+0xa4>
 8003802:	3601      	adds	r6, #1
 8003804:	e7d9      	b.n	80037ba <_printf_common+0x8e>
	...

08003808 <_printf_i>:
 8003808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800380c:	7e0f      	ldrb	r7, [r1, #24]
 800380e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003810:	2f78      	cmp	r7, #120	; 0x78
 8003812:	4691      	mov	r9, r2
 8003814:	4680      	mov	r8, r0
 8003816:	460c      	mov	r4, r1
 8003818:	469a      	mov	sl, r3
 800381a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800381e:	d807      	bhi.n	8003830 <_printf_i+0x28>
 8003820:	2f62      	cmp	r7, #98	; 0x62
 8003822:	d80a      	bhi.n	800383a <_printf_i+0x32>
 8003824:	2f00      	cmp	r7, #0
 8003826:	f000 80d4 	beq.w	80039d2 <_printf_i+0x1ca>
 800382a:	2f58      	cmp	r7, #88	; 0x58
 800382c:	f000 80c0 	beq.w	80039b0 <_printf_i+0x1a8>
 8003830:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003834:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003838:	e03a      	b.n	80038b0 <_printf_i+0xa8>
 800383a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800383e:	2b15      	cmp	r3, #21
 8003840:	d8f6      	bhi.n	8003830 <_printf_i+0x28>
 8003842:	a101      	add	r1, pc, #4	; (adr r1, 8003848 <_printf_i+0x40>)
 8003844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003848:	080038a1 	.word	0x080038a1
 800384c:	080038b5 	.word	0x080038b5
 8003850:	08003831 	.word	0x08003831
 8003854:	08003831 	.word	0x08003831
 8003858:	08003831 	.word	0x08003831
 800385c:	08003831 	.word	0x08003831
 8003860:	080038b5 	.word	0x080038b5
 8003864:	08003831 	.word	0x08003831
 8003868:	08003831 	.word	0x08003831
 800386c:	08003831 	.word	0x08003831
 8003870:	08003831 	.word	0x08003831
 8003874:	080039b9 	.word	0x080039b9
 8003878:	080038e1 	.word	0x080038e1
 800387c:	08003973 	.word	0x08003973
 8003880:	08003831 	.word	0x08003831
 8003884:	08003831 	.word	0x08003831
 8003888:	080039db 	.word	0x080039db
 800388c:	08003831 	.word	0x08003831
 8003890:	080038e1 	.word	0x080038e1
 8003894:	08003831 	.word	0x08003831
 8003898:	08003831 	.word	0x08003831
 800389c:	0800397b 	.word	0x0800397b
 80038a0:	682b      	ldr	r3, [r5, #0]
 80038a2:	1d1a      	adds	r2, r3, #4
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	602a      	str	r2, [r5, #0]
 80038a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038b0:	2301      	movs	r3, #1
 80038b2:	e09f      	b.n	80039f4 <_printf_i+0x1ec>
 80038b4:	6820      	ldr	r0, [r4, #0]
 80038b6:	682b      	ldr	r3, [r5, #0]
 80038b8:	0607      	lsls	r7, r0, #24
 80038ba:	f103 0104 	add.w	r1, r3, #4
 80038be:	6029      	str	r1, [r5, #0]
 80038c0:	d501      	bpl.n	80038c6 <_printf_i+0xbe>
 80038c2:	681e      	ldr	r6, [r3, #0]
 80038c4:	e003      	b.n	80038ce <_printf_i+0xc6>
 80038c6:	0646      	lsls	r6, r0, #25
 80038c8:	d5fb      	bpl.n	80038c2 <_printf_i+0xba>
 80038ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80038ce:	2e00      	cmp	r6, #0
 80038d0:	da03      	bge.n	80038da <_printf_i+0xd2>
 80038d2:	232d      	movs	r3, #45	; 0x2d
 80038d4:	4276      	negs	r6, r6
 80038d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038da:	485a      	ldr	r0, [pc, #360]	; (8003a44 <_printf_i+0x23c>)
 80038dc:	230a      	movs	r3, #10
 80038de:	e012      	b.n	8003906 <_printf_i+0xfe>
 80038e0:	682b      	ldr	r3, [r5, #0]
 80038e2:	6820      	ldr	r0, [r4, #0]
 80038e4:	1d19      	adds	r1, r3, #4
 80038e6:	6029      	str	r1, [r5, #0]
 80038e8:	0605      	lsls	r5, r0, #24
 80038ea:	d501      	bpl.n	80038f0 <_printf_i+0xe8>
 80038ec:	681e      	ldr	r6, [r3, #0]
 80038ee:	e002      	b.n	80038f6 <_printf_i+0xee>
 80038f0:	0641      	lsls	r1, r0, #25
 80038f2:	d5fb      	bpl.n	80038ec <_printf_i+0xe4>
 80038f4:	881e      	ldrh	r6, [r3, #0]
 80038f6:	4853      	ldr	r0, [pc, #332]	; (8003a44 <_printf_i+0x23c>)
 80038f8:	2f6f      	cmp	r7, #111	; 0x6f
 80038fa:	bf0c      	ite	eq
 80038fc:	2308      	moveq	r3, #8
 80038fe:	230a      	movne	r3, #10
 8003900:	2100      	movs	r1, #0
 8003902:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003906:	6865      	ldr	r5, [r4, #4]
 8003908:	60a5      	str	r5, [r4, #8]
 800390a:	2d00      	cmp	r5, #0
 800390c:	bfa2      	ittt	ge
 800390e:	6821      	ldrge	r1, [r4, #0]
 8003910:	f021 0104 	bicge.w	r1, r1, #4
 8003914:	6021      	strge	r1, [r4, #0]
 8003916:	b90e      	cbnz	r6, 800391c <_printf_i+0x114>
 8003918:	2d00      	cmp	r5, #0
 800391a:	d04b      	beq.n	80039b4 <_printf_i+0x1ac>
 800391c:	4615      	mov	r5, r2
 800391e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003922:	fb03 6711 	mls	r7, r3, r1, r6
 8003926:	5dc7      	ldrb	r7, [r0, r7]
 8003928:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800392c:	4637      	mov	r7, r6
 800392e:	42bb      	cmp	r3, r7
 8003930:	460e      	mov	r6, r1
 8003932:	d9f4      	bls.n	800391e <_printf_i+0x116>
 8003934:	2b08      	cmp	r3, #8
 8003936:	d10b      	bne.n	8003950 <_printf_i+0x148>
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	07de      	lsls	r6, r3, #31
 800393c:	d508      	bpl.n	8003950 <_printf_i+0x148>
 800393e:	6923      	ldr	r3, [r4, #16]
 8003940:	6861      	ldr	r1, [r4, #4]
 8003942:	4299      	cmp	r1, r3
 8003944:	bfde      	ittt	le
 8003946:	2330      	movle	r3, #48	; 0x30
 8003948:	f805 3c01 	strble.w	r3, [r5, #-1]
 800394c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003950:	1b52      	subs	r2, r2, r5
 8003952:	6122      	str	r2, [r4, #16]
 8003954:	f8cd a000 	str.w	sl, [sp]
 8003958:	464b      	mov	r3, r9
 800395a:	aa03      	add	r2, sp, #12
 800395c:	4621      	mov	r1, r4
 800395e:	4640      	mov	r0, r8
 8003960:	f7ff fee4 	bl	800372c <_printf_common>
 8003964:	3001      	adds	r0, #1
 8003966:	d14a      	bne.n	80039fe <_printf_i+0x1f6>
 8003968:	f04f 30ff 	mov.w	r0, #4294967295
 800396c:	b004      	add	sp, #16
 800396e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	f043 0320 	orr.w	r3, r3, #32
 8003978:	6023      	str	r3, [r4, #0]
 800397a:	4833      	ldr	r0, [pc, #204]	; (8003a48 <_printf_i+0x240>)
 800397c:	2778      	movs	r7, #120	; 0x78
 800397e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003982:	6823      	ldr	r3, [r4, #0]
 8003984:	6829      	ldr	r1, [r5, #0]
 8003986:	061f      	lsls	r7, r3, #24
 8003988:	f851 6b04 	ldr.w	r6, [r1], #4
 800398c:	d402      	bmi.n	8003994 <_printf_i+0x18c>
 800398e:	065f      	lsls	r7, r3, #25
 8003990:	bf48      	it	mi
 8003992:	b2b6      	uxthmi	r6, r6
 8003994:	07df      	lsls	r7, r3, #31
 8003996:	bf48      	it	mi
 8003998:	f043 0320 	orrmi.w	r3, r3, #32
 800399c:	6029      	str	r1, [r5, #0]
 800399e:	bf48      	it	mi
 80039a0:	6023      	strmi	r3, [r4, #0]
 80039a2:	b91e      	cbnz	r6, 80039ac <_printf_i+0x1a4>
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	f023 0320 	bic.w	r3, r3, #32
 80039aa:	6023      	str	r3, [r4, #0]
 80039ac:	2310      	movs	r3, #16
 80039ae:	e7a7      	b.n	8003900 <_printf_i+0xf8>
 80039b0:	4824      	ldr	r0, [pc, #144]	; (8003a44 <_printf_i+0x23c>)
 80039b2:	e7e4      	b.n	800397e <_printf_i+0x176>
 80039b4:	4615      	mov	r5, r2
 80039b6:	e7bd      	b.n	8003934 <_printf_i+0x12c>
 80039b8:	682b      	ldr	r3, [r5, #0]
 80039ba:	6826      	ldr	r6, [r4, #0]
 80039bc:	6961      	ldr	r1, [r4, #20]
 80039be:	1d18      	adds	r0, r3, #4
 80039c0:	6028      	str	r0, [r5, #0]
 80039c2:	0635      	lsls	r5, r6, #24
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	d501      	bpl.n	80039cc <_printf_i+0x1c4>
 80039c8:	6019      	str	r1, [r3, #0]
 80039ca:	e002      	b.n	80039d2 <_printf_i+0x1ca>
 80039cc:	0670      	lsls	r0, r6, #25
 80039ce:	d5fb      	bpl.n	80039c8 <_printf_i+0x1c0>
 80039d0:	8019      	strh	r1, [r3, #0]
 80039d2:	2300      	movs	r3, #0
 80039d4:	6123      	str	r3, [r4, #16]
 80039d6:	4615      	mov	r5, r2
 80039d8:	e7bc      	b.n	8003954 <_printf_i+0x14c>
 80039da:	682b      	ldr	r3, [r5, #0]
 80039dc:	1d1a      	adds	r2, r3, #4
 80039de:	602a      	str	r2, [r5, #0]
 80039e0:	681d      	ldr	r5, [r3, #0]
 80039e2:	6862      	ldr	r2, [r4, #4]
 80039e4:	2100      	movs	r1, #0
 80039e6:	4628      	mov	r0, r5
 80039e8:	f7fc fbfa 	bl	80001e0 <memchr>
 80039ec:	b108      	cbz	r0, 80039f2 <_printf_i+0x1ea>
 80039ee:	1b40      	subs	r0, r0, r5
 80039f0:	6060      	str	r0, [r4, #4]
 80039f2:	6863      	ldr	r3, [r4, #4]
 80039f4:	6123      	str	r3, [r4, #16]
 80039f6:	2300      	movs	r3, #0
 80039f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039fc:	e7aa      	b.n	8003954 <_printf_i+0x14c>
 80039fe:	6923      	ldr	r3, [r4, #16]
 8003a00:	462a      	mov	r2, r5
 8003a02:	4649      	mov	r1, r9
 8003a04:	4640      	mov	r0, r8
 8003a06:	47d0      	blx	sl
 8003a08:	3001      	adds	r0, #1
 8003a0a:	d0ad      	beq.n	8003968 <_printf_i+0x160>
 8003a0c:	6823      	ldr	r3, [r4, #0]
 8003a0e:	079b      	lsls	r3, r3, #30
 8003a10:	d413      	bmi.n	8003a3a <_printf_i+0x232>
 8003a12:	68e0      	ldr	r0, [r4, #12]
 8003a14:	9b03      	ldr	r3, [sp, #12]
 8003a16:	4298      	cmp	r0, r3
 8003a18:	bfb8      	it	lt
 8003a1a:	4618      	movlt	r0, r3
 8003a1c:	e7a6      	b.n	800396c <_printf_i+0x164>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	4632      	mov	r2, r6
 8003a22:	4649      	mov	r1, r9
 8003a24:	4640      	mov	r0, r8
 8003a26:	47d0      	blx	sl
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d09d      	beq.n	8003968 <_printf_i+0x160>
 8003a2c:	3501      	adds	r5, #1
 8003a2e:	68e3      	ldr	r3, [r4, #12]
 8003a30:	9903      	ldr	r1, [sp, #12]
 8003a32:	1a5b      	subs	r3, r3, r1
 8003a34:	42ab      	cmp	r3, r5
 8003a36:	dcf2      	bgt.n	8003a1e <_printf_i+0x216>
 8003a38:	e7eb      	b.n	8003a12 <_printf_i+0x20a>
 8003a3a:	2500      	movs	r5, #0
 8003a3c:	f104 0619 	add.w	r6, r4, #25
 8003a40:	e7f5      	b.n	8003a2e <_printf_i+0x226>
 8003a42:	bf00      	nop
 8003a44:	080066b2 	.word	0x080066b2
 8003a48:	080066c3 	.word	0x080066c3

08003a4c <std>:
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	b510      	push	{r4, lr}
 8003a50:	4604      	mov	r4, r0
 8003a52:	e9c0 3300 	strd	r3, r3, [r0]
 8003a56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a5a:	6083      	str	r3, [r0, #8]
 8003a5c:	8181      	strh	r1, [r0, #12]
 8003a5e:	6643      	str	r3, [r0, #100]	; 0x64
 8003a60:	81c2      	strh	r2, [r0, #14]
 8003a62:	6183      	str	r3, [r0, #24]
 8003a64:	4619      	mov	r1, r3
 8003a66:	2208      	movs	r2, #8
 8003a68:	305c      	adds	r0, #92	; 0x5c
 8003a6a:	f000 f914 	bl	8003c96 <memset>
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <std+0x58>)
 8003a70:	6263      	str	r3, [r4, #36]	; 0x24
 8003a72:	4b0d      	ldr	r3, [pc, #52]	; (8003aa8 <std+0x5c>)
 8003a74:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a76:	4b0d      	ldr	r3, [pc, #52]	; (8003aac <std+0x60>)
 8003a78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <std+0x64>)
 8003a7c:	6323      	str	r3, [r4, #48]	; 0x30
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <std+0x68>)
 8003a80:	6224      	str	r4, [r4, #32]
 8003a82:	429c      	cmp	r4, r3
 8003a84:	d006      	beq.n	8003a94 <std+0x48>
 8003a86:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003a8a:	4294      	cmp	r4, r2
 8003a8c:	d002      	beq.n	8003a94 <std+0x48>
 8003a8e:	33d0      	adds	r3, #208	; 0xd0
 8003a90:	429c      	cmp	r4, r3
 8003a92:	d105      	bne.n	8003aa0 <std+0x54>
 8003a94:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a9c:	f000 b978 	b.w	8003d90 <__retarget_lock_init_recursive>
 8003aa0:	bd10      	pop	{r4, pc}
 8003aa2:	bf00      	nop
 8003aa4:	08003c11 	.word	0x08003c11
 8003aa8:	08003c33 	.word	0x08003c33
 8003aac:	08003c6b 	.word	0x08003c6b
 8003ab0:	08003c8f 	.word	0x08003c8f
 8003ab4:	200002d4 	.word	0x200002d4

08003ab8 <stdio_exit_handler>:
 8003ab8:	4a02      	ldr	r2, [pc, #8]	; (8003ac4 <stdio_exit_handler+0xc>)
 8003aba:	4903      	ldr	r1, [pc, #12]	; (8003ac8 <stdio_exit_handler+0x10>)
 8003abc:	4803      	ldr	r0, [pc, #12]	; (8003acc <stdio_exit_handler+0x14>)
 8003abe:	f000 b869 	b.w	8003b94 <_fwalk_sglue>
 8003ac2:	bf00      	nop
 8003ac4:	20000024 	.word	0x20000024
 8003ac8:	08005741 	.word	0x08005741
 8003acc:	20000030 	.word	0x20000030

08003ad0 <cleanup_stdio>:
 8003ad0:	6841      	ldr	r1, [r0, #4]
 8003ad2:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <cleanup_stdio+0x34>)
 8003ad4:	4299      	cmp	r1, r3
 8003ad6:	b510      	push	{r4, lr}
 8003ad8:	4604      	mov	r4, r0
 8003ada:	d001      	beq.n	8003ae0 <cleanup_stdio+0x10>
 8003adc:	f001 fe30 	bl	8005740 <_fflush_r>
 8003ae0:	68a1      	ldr	r1, [r4, #8]
 8003ae2:	4b09      	ldr	r3, [pc, #36]	; (8003b08 <cleanup_stdio+0x38>)
 8003ae4:	4299      	cmp	r1, r3
 8003ae6:	d002      	beq.n	8003aee <cleanup_stdio+0x1e>
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f001 fe29 	bl	8005740 <_fflush_r>
 8003aee:	68e1      	ldr	r1, [r4, #12]
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <cleanup_stdio+0x3c>)
 8003af2:	4299      	cmp	r1, r3
 8003af4:	d004      	beq.n	8003b00 <cleanup_stdio+0x30>
 8003af6:	4620      	mov	r0, r4
 8003af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003afc:	f001 be20 	b.w	8005740 <_fflush_r>
 8003b00:	bd10      	pop	{r4, pc}
 8003b02:	bf00      	nop
 8003b04:	200002d4 	.word	0x200002d4
 8003b08:	2000033c 	.word	0x2000033c
 8003b0c:	200003a4 	.word	0x200003a4

08003b10 <global_stdio_init.part.0>:
 8003b10:	b510      	push	{r4, lr}
 8003b12:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <global_stdio_init.part.0+0x30>)
 8003b14:	4c0b      	ldr	r4, [pc, #44]	; (8003b44 <global_stdio_init.part.0+0x34>)
 8003b16:	4a0c      	ldr	r2, [pc, #48]	; (8003b48 <global_stdio_init.part.0+0x38>)
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2104      	movs	r1, #4
 8003b20:	f7ff ff94 	bl	8003a4c <std>
 8003b24:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003b28:	2201      	movs	r2, #1
 8003b2a:	2109      	movs	r1, #9
 8003b2c:	f7ff ff8e 	bl	8003a4c <std>
 8003b30:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003b34:	2202      	movs	r2, #2
 8003b36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b3a:	2112      	movs	r1, #18
 8003b3c:	f7ff bf86 	b.w	8003a4c <std>
 8003b40:	2000040c 	.word	0x2000040c
 8003b44:	200002d4 	.word	0x200002d4
 8003b48:	08003ab9 	.word	0x08003ab9

08003b4c <__sfp_lock_acquire>:
 8003b4c:	4801      	ldr	r0, [pc, #4]	; (8003b54 <__sfp_lock_acquire+0x8>)
 8003b4e:	f000 b920 	b.w	8003d92 <__retarget_lock_acquire_recursive>
 8003b52:	bf00      	nop
 8003b54:	20000415 	.word	0x20000415

08003b58 <__sfp_lock_release>:
 8003b58:	4801      	ldr	r0, [pc, #4]	; (8003b60 <__sfp_lock_release+0x8>)
 8003b5a:	f000 b91b 	b.w	8003d94 <__retarget_lock_release_recursive>
 8003b5e:	bf00      	nop
 8003b60:	20000415 	.word	0x20000415

08003b64 <__sinit>:
 8003b64:	b510      	push	{r4, lr}
 8003b66:	4604      	mov	r4, r0
 8003b68:	f7ff fff0 	bl	8003b4c <__sfp_lock_acquire>
 8003b6c:	6a23      	ldr	r3, [r4, #32]
 8003b6e:	b11b      	cbz	r3, 8003b78 <__sinit+0x14>
 8003b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b74:	f7ff bff0 	b.w	8003b58 <__sfp_lock_release>
 8003b78:	4b04      	ldr	r3, [pc, #16]	; (8003b8c <__sinit+0x28>)
 8003b7a:	6223      	str	r3, [r4, #32]
 8003b7c:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <__sinit+0x2c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f5      	bne.n	8003b70 <__sinit+0xc>
 8003b84:	f7ff ffc4 	bl	8003b10 <global_stdio_init.part.0>
 8003b88:	e7f2      	b.n	8003b70 <__sinit+0xc>
 8003b8a:	bf00      	nop
 8003b8c:	08003ad1 	.word	0x08003ad1
 8003b90:	2000040c 	.word	0x2000040c

08003b94 <_fwalk_sglue>:
 8003b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b98:	4607      	mov	r7, r0
 8003b9a:	4688      	mov	r8, r1
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	2600      	movs	r6, #0
 8003ba0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ba4:	f1b9 0901 	subs.w	r9, r9, #1
 8003ba8:	d505      	bpl.n	8003bb6 <_fwalk_sglue+0x22>
 8003baa:	6824      	ldr	r4, [r4, #0]
 8003bac:	2c00      	cmp	r4, #0
 8003bae:	d1f7      	bne.n	8003ba0 <_fwalk_sglue+0xc>
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bb6:	89ab      	ldrh	r3, [r5, #12]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d907      	bls.n	8003bcc <_fwalk_sglue+0x38>
 8003bbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	d003      	beq.n	8003bcc <_fwalk_sglue+0x38>
 8003bc4:	4629      	mov	r1, r5
 8003bc6:	4638      	mov	r0, r7
 8003bc8:	47c0      	blx	r8
 8003bca:	4306      	orrs	r6, r0
 8003bcc:	3568      	adds	r5, #104	; 0x68
 8003bce:	e7e9      	b.n	8003ba4 <_fwalk_sglue+0x10>

08003bd0 <siprintf>:
 8003bd0:	b40e      	push	{r1, r2, r3}
 8003bd2:	b500      	push	{lr}
 8003bd4:	b09c      	sub	sp, #112	; 0x70
 8003bd6:	ab1d      	add	r3, sp, #116	; 0x74
 8003bd8:	9002      	str	r0, [sp, #8]
 8003bda:	9006      	str	r0, [sp, #24]
 8003bdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003be0:	4809      	ldr	r0, [pc, #36]	; (8003c08 <siprintf+0x38>)
 8003be2:	9107      	str	r1, [sp, #28]
 8003be4:	9104      	str	r1, [sp, #16]
 8003be6:	4909      	ldr	r1, [pc, #36]	; (8003c0c <siprintf+0x3c>)
 8003be8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bec:	9105      	str	r1, [sp, #20]
 8003bee:	6800      	ldr	r0, [r0, #0]
 8003bf0:	9301      	str	r3, [sp, #4]
 8003bf2:	a902      	add	r1, sp, #8
 8003bf4:	f001 fc20 	bl	8005438 <_svfiprintf_r>
 8003bf8:	9b02      	ldr	r3, [sp, #8]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	701a      	strb	r2, [r3, #0]
 8003bfe:	b01c      	add	sp, #112	; 0x70
 8003c00:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c04:	b003      	add	sp, #12
 8003c06:	4770      	bx	lr
 8003c08:	2000007c 	.word	0x2000007c
 8003c0c:	ffff0208 	.word	0xffff0208

08003c10 <__sread>:
 8003c10:	b510      	push	{r4, lr}
 8003c12:	460c      	mov	r4, r1
 8003c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c18:	f000 f86c 	bl	8003cf4 <_read_r>
 8003c1c:	2800      	cmp	r0, #0
 8003c1e:	bfab      	itete	ge
 8003c20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003c22:	89a3      	ldrhlt	r3, [r4, #12]
 8003c24:	181b      	addge	r3, r3, r0
 8003c26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003c2a:	bfac      	ite	ge
 8003c2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8003c2e:	81a3      	strhlt	r3, [r4, #12]
 8003c30:	bd10      	pop	{r4, pc}

08003c32 <__swrite>:
 8003c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c36:	461f      	mov	r7, r3
 8003c38:	898b      	ldrh	r3, [r1, #12]
 8003c3a:	05db      	lsls	r3, r3, #23
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	460c      	mov	r4, r1
 8003c40:	4616      	mov	r6, r2
 8003c42:	d505      	bpl.n	8003c50 <__swrite+0x1e>
 8003c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c48:	2302      	movs	r3, #2
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f000 f840 	bl	8003cd0 <_lseek_r>
 8003c50:	89a3      	ldrh	r3, [r4, #12]
 8003c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c5a:	81a3      	strh	r3, [r4, #12]
 8003c5c:	4632      	mov	r2, r6
 8003c5e:	463b      	mov	r3, r7
 8003c60:	4628      	mov	r0, r5
 8003c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c66:	f000 b857 	b.w	8003d18 <_write_r>

08003c6a <__sseek>:
 8003c6a:	b510      	push	{r4, lr}
 8003c6c:	460c      	mov	r4, r1
 8003c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c72:	f000 f82d 	bl	8003cd0 <_lseek_r>
 8003c76:	1c43      	adds	r3, r0, #1
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	bf15      	itete	ne
 8003c7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c86:	81a3      	strheq	r3, [r4, #12]
 8003c88:	bf18      	it	ne
 8003c8a:	81a3      	strhne	r3, [r4, #12]
 8003c8c:	bd10      	pop	{r4, pc}

08003c8e <__sclose>:
 8003c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c92:	f000 b80d 	b.w	8003cb0 <_close_r>

08003c96 <memset>:
 8003c96:	4402      	add	r2, r0
 8003c98:	4603      	mov	r3, r0
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d100      	bne.n	8003ca0 <memset+0xa>
 8003c9e:	4770      	bx	lr
 8003ca0:	f803 1b01 	strb.w	r1, [r3], #1
 8003ca4:	e7f9      	b.n	8003c9a <memset+0x4>
	...

08003ca8 <_localeconv_r>:
 8003ca8:	4800      	ldr	r0, [pc, #0]	; (8003cac <_localeconv_r+0x4>)
 8003caa:	4770      	bx	lr
 8003cac:	20000170 	.word	0x20000170

08003cb0 <_close_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4d06      	ldr	r5, [pc, #24]	; (8003ccc <_close_r+0x1c>)
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	4608      	mov	r0, r1
 8003cba:	602b      	str	r3, [r5, #0]
 8003cbc:	f7fd fed7 	bl	8001a6e <_close>
 8003cc0:	1c43      	adds	r3, r0, #1
 8003cc2:	d102      	bne.n	8003cca <_close_r+0x1a>
 8003cc4:	682b      	ldr	r3, [r5, #0]
 8003cc6:	b103      	cbz	r3, 8003cca <_close_r+0x1a>
 8003cc8:	6023      	str	r3, [r4, #0]
 8003cca:	bd38      	pop	{r3, r4, r5, pc}
 8003ccc:	20000410 	.word	0x20000410

08003cd0 <_lseek_r>:
 8003cd0:	b538      	push	{r3, r4, r5, lr}
 8003cd2:	4d07      	ldr	r5, [pc, #28]	; (8003cf0 <_lseek_r+0x20>)
 8003cd4:	4604      	mov	r4, r0
 8003cd6:	4608      	mov	r0, r1
 8003cd8:	4611      	mov	r1, r2
 8003cda:	2200      	movs	r2, #0
 8003cdc:	602a      	str	r2, [r5, #0]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	f7fd feec 	bl	8001abc <_lseek>
 8003ce4:	1c43      	adds	r3, r0, #1
 8003ce6:	d102      	bne.n	8003cee <_lseek_r+0x1e>
 8003ce8:	682b      	ldr	r3, [r5, #0]
 8003cea:	b103      	cbz	r3, 8003cee <_lseek_r+0x1e>
 8003cec:	6023      	str	r3, [r4, #0]
 8003cee:	bd38      	pop	{r3, r4, r5, pc}
 8003cf0:	20000410 	.word	0x20000410

08003cf4 <_read_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	4d07      	ldr	r5, [pc, #28]	; (8003d14 <_read_r+0x20>)
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	4608      	mov	r0, r1
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	2200      	movs	r2, #0
 8003d00:	602a      	str	r2, [r5, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	f7fd fe7a 	bl	80019fc <_read>
 8003d08:	1c43      	adds	r3, r0, #1
 8003d0a:	d102      	bne.n	8003d12 <_read_r+0x1e>
 8003d0c:	682b      	ldr	r3, [r5, #0]
 8003d0e:	b103      	cbz	r3, 8003d12 <_read_r+0x1e>
 8003d10:	6023      	str	r3, [r4, #0]
 8003d12:	bd38      	pop	{r3, r4, r5, pc}
 8003d14:	20000410 	.word	0x20000410

08003d18 <_write_r>:
 8003d18:	b538      	push	{r3, r4, r5, lr}
 8003d1a:	4d07      	ldr	r5, [pc, #28]	; (8003d38 <_write_r+0x20>)
 8003d1c:	4604      	mov	r4, r0
 8003d1e:	4608      	mov	r0, r1
 8003d20:	4611      	mov	r1, r2
 8003d22:	2200      	movs	r2, #0
 8003d24:	602a      	str	r2, [r5, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	f7fd fe85 	bl	8001a36 <_write>
 8003d2c:	1c43      	adds	r3, r0, #1
 8003d2e:	d102      	bne.n	8003d36 <_write_r+0x1e>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	b103      	cbz	r3, 8003d36 <_write_r+0x1e>
 8003d34:	6023      	str	r3, [r4, #0]
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	20000410 	.word	0x20000410

08003d3c <__errno>:
 8003d3c:	4b01      	ldr	r3, [pc, #4]	; (8003d44 <__errno+0x8>)
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	2000007c 	.word	0x2000007c

08003d48 <__libc_init_array>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	4d0d      	ldr	r5, [pc, #52]	; (8003d80 <__libc_init_array+0x38>)
 8003d4c:	4c0d      	ldr	r4, [pc, #52]	; (8003d84 <__libc_init_array+0x3c>)
 8003d4e:	1b64      	subs	r4, r4, r5
 8003d50:	10a4      	asrs	r4, r4, #2
 8003d52:	2600      	movs	r6, #0
 8003d54:	42a6      	cmp	r6, r4
 8003d56:	d109      	bne.n	8003d6c <__libc_init_array+0x24>
 8003d58:	4d0b      	ldr	r5, [pc, #44]	; (8003d88 <__libc_init_array+0x40>)
 8003d5a:	4c0c      	ldr	r4, [pc, #48]	; (8003d8c <__libc_init_array+0x44>)
 8003d5c:	f002 fc56 	bl	800660c <_init>
 8003d60:	1b64      	subs	r4, r4, r5
 8003d62:	10a4      	asrs	r4, r4, #2
 8003d64:	2600      	movs	r6, #0
 8003d66:	42a6      	cmp	r6, r4
 8003d68:	d105      	bne.n	8003d76 <__libc_init_array+0x2e>
 8003d6a:	bd70      	pop	{r4, r5, r6, pc}
 8003d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d70:	4798      	blx	r3
 8003d72:	3601      	adds	r6, #1
 8003d74:	e7ee      	b.n	8003d54 <__libc_init_array+0xc>
 8003d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d7a:	4798      	blx	r3
 8003d7c:	3601      	adds	r6, #1
 8003d7e:	e7f2      	b.n	8003d66 <__libc_init_array+0x1e>
 8003d80:	08006a34 	.word	0x08006a34
 8003d84:	08006a34 	.word	0x08006a34
 8003d88:	08006a34 	.word	0x08006a34
 8003d8c:	08006a38 	.word	0x08006a38

08003d90 <__retarget_lock_init_recursive>:
 8003d90:	4770      	bx	lr

08003d92 <__retarget_lock_acquire_recursive>:
 8003d92:	4770      	bx	lr

08003d94 <__retarget_lock_release_recursive>:
 8003d94:	4770      	bx	lr

08003d96 <quorem>:
 8003d96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9a:	6903      	ldr	r3, [r0, #16]
 8003d9c:	690c      	ldr	r4, [r1, #16]
 8003d9e:	42a3      	cmp	r3, r4
 8003da0:	4607      	mov	r7, r0
 8003da2:	db7e      	blt.n	8003ea2 <quorem+0x10c>
 8003da4:	3c01      	subs	r4, #1
 8003da6:	f101 0814 	add.w	r8, r1, #20
 8003daa:	f100 0514 	add.w	r5, r0, #20
 8003dae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003db2:	9301      	str	r3, [sp, #4]
 8003db4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003db8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003dc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003dc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8003dcc:	d331      	bcc.n	8003e32 <quorem+0x9c>
 8003dce:	f04f 0e00 	mov.w	lr, #0
 8003dd2:	4640      	mov	r0, r8
 8003dd4:	46ac      	mov	ip, r5
 8003dd6:	46f2      	mov	sl, lr
 8003dd8:	f850 2b04 	ldr.w	r2, [r0], #4
 8003ddc:	b293      	uxth	r3, r2
 8003dde:	fb06 e303 	mla	r3, r6, r3, lr
 8003de2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003de6:	0c1a      	lsrs	r2, r3, #16
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	ebaa 0303 	sub.w	r3, sl, r3
 8003dee:	f8dc a000 	ldr.w	sl, [ip]
 8003df2:	fa13 f38a 	uxtah	r3, r3, sl
 8003df6:	fb06 220e 	mla	r2, r6, lr, r2
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	9b00      	ldr	r3, [sp, #0]
 8003dfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003e02:	b292      	uxth	r2, r2
 8003e04:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003e08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e0c:	f8bd 3000 	ldrh.w	r3, [sp]
 8003e10:	4581      	cmp	r9, r0
 8003e12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e16:	f84c 3b04 	str.w	r3, [ip], #4
 8003e1a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003e1e:	d2db      	bcs.n	8003dd8 <quorem+0x42>
 8003e20:	f855 300b 	ldr.w	r3, [r5, fp]
 8003e24:	b92b      	cbnz	r3, 8003e32 <quorem+0x9c>
 8003e26:	9b01      	ldr	r3, [sp, #4]
 8003e28:	3b04      	subs	r3, #4
 8003e2a:	429d      	cmp	r5, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	d32c      	bcc.n	8003e8a <quorem+0xf4>
 8003e30:	613c      	str	r4, [r7, #16]
 8003e32:	4638      	mov	r0, r7
 8003e34:	f001 f9a6 	bl	8005184 <__mcmp>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	db22      	blt.n	8003e82 <quorem+0xec>
 8003e3c:	3601      	adds	r6, #1
 8003e3e:	4629      	mov	r1, r5
 8003e40:	2000      	movs	r0, #0
 8003e42:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e46:	f8d1 c000 	ldr.w	ip, [r1]
 8003e4a:	b293      	uxth	r3, r2
 8003e4c:	1ac3      	subs	r3, r0, r3
 8003e4e:	0c12      	lsrs	r2, r2, #16
 8003e50:	fa13 f38c 	uxtah	r3, r3, ip
 8003e54:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003e58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e62:	45c1      	cmp	r9, r8
 8003e64:	f841 3b04 	str.w	r3, [r1], #4
 8003e68:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003e6c:	d2e9      	bcs.n	8003e42 <quorem+0xac>
 8003e6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e76:	b922      	cbnz	r2, 8003e82 <quorem+0xec>
 8003e78:	3b04      	subs	r3, #4
 8003e7a:	429d      	cmp	r5, r3
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	d30a      	bcc.n	8003e96 <quorem+0x100>
 8003e80:	613c      	str	r4, [r7, #16]
 8003e82:	4630      	mov	r0, r6
 8003e84:	b003      	add	sp, #12
 8003e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	3b04      	subs	r3, #4
 8003e8e:	2a00      	cmp	r2, #0
 8003e90:	d1ce      	bne.n	8003e30 <quorem+0x9a>
 8003e92:	3c01      	subs	r4, #1
 8003e94:	e7c9      	b.n	8003e2a <quorem+0x94>
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	3b04      	subs	r3, #4
 8003e9a:	2a00      	cmp	r2, #0
 8003e9c:	d1f0      	bne.n	8003e80 <quorem+0xea>
 8003e9e:	3c01      	subs	r4, #1
 8003ea0:	e7eb      	b.n	8003e7a <quorem+0xe4>
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	e7ee      	b.n	8003e84 <quorem+0xee>
	...

08003ea8 <_dtoa_r>:
 8003ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eac:	ed2d 8b04 	vpush	{d8-d9}
 8003eb0:	69c5      	ldr	r5, [r0, #28]
 8003eb2:	b093      	sub	sp, #76	; 0x4c
 8003eb4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003eb8:	ec57 6b10 	vmov	r6, r7, d0
 8003ebc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003ec0:	9107      	str	r1, [sp, #28]
 8003ec2:	4604      	mov	r4, r0
 8003ec4:	920a      	str	r2, [sp, #40]	; 0x28
 8003ec6:	930d      	str	r3, [sp, #52]	; 0x34
 8003ec8:	b975      	cbnz	r5, 8003ee8 <_dtoa_r+0x40>
 8003eca:	2010      	movs	r0, #16
 8003ecc:	f000 fe2a 	bl	8004b24 <malloc>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	61e0      	str	r0, [r4, #28]
 8003ed4:	b920      	cbnz	r0, 8003ee0 <_dtoa_r+0x38>
 8003ed6:	4bae      	ldr	r3, [pc, #696]	; (8004190 <_dtoa_r+0x2e8>)
 8003ed8:	21ef      	movs	r1, #239	; 0xef
 8003eda:	48ae      	ldr	r0, [pc, #696]	; (8004194 <_dtoa_r+0x2ec>)
 8003edc:	f001 fc90 	bl	8005800 <__assert_func>
 8003ee0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003ee4:	6005      	str	r5, [r0, #0]
 8003ee6:	60c5      	str	r5, [r0, #12]
 8003ee8:	69e3      	ldr	r3, [r4, #28]
 8003eea:	6819      	ldr	r1, [r3, #0]
 8003eec:	b151      	cbz	r1, 8003f04 <_dtoa_r+0x5c>
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	604a      	str	r2, [r1, #4]
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	4093      	lsls	r3, r2
 8003ef6:	608b      	str	r3, [r1, #8]
 8003ef8:	4620      	mov	r0, r4
 8003efa:	f000 ff07 	bl	8004d0c <_Bfree>
 8003efe:	69e3      	ldr	r3, [r4, #28]
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	1e3b      	subs	r3, r7, #0
 8003f06:	bfbb      	ittet	lt
 8003f08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003f0c:	9303      	strlt	r3, [sp, #12]
 8003f0e:	2300      	movge	r3, #0
 8003f10:	2201      	movlt	r2, #1
 8003f12:	bfac      	ite	ge
 8003f14:	f8c8 3000 	strge.w	r3, [r8]
 8003f18:	f8c8 2000 	strlt.w	r2, [r8]
 8003f1c:	4b9e      	ldr	r3, [pc, #632]	; (8004198 <_dtoa_r+0x2f0>)
 8003f1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003f22:	ea33 0308 	bics.w	r3, r3, r8
 8003f26:	d11b      	bne.n	8003f60 <_dtoa_r+0xb8>
 8003f28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f2e:	6013      	str	r3, [r2, #0]
 8003f30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003f34:	4333      	orrs	r3, r6
 8003f36:	f000 8593 	beq.w	8004a60 <_dtoa_r+0xbb8>
 8003f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f3c:	b963      	cbnz	r3, 8003f58 <_dtoa_r+0xb0>
 8003f3e:	4b97      	ldr	r3, [pc, #604]	; (800419c <_dtoa_r+0x2f4>)
 8003f40:	e027      	b.n	8003f92 <_dtoa_r+0xea>
 8003f42:	4b97      	ldr	r3, [pc, #604]	; (80041a0 <_dtoa_r+0x2f8>)
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	3308      	adds	r3, #8
 8003f48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f4a:	6013      	str	r3, [r2, #0]
 8003f4c:	9800      	ldr	r0, [sp, #0]
 8003f4e:	b013      	add	sp, #76	; 0x4c
 8003f50:	ecbd 8b04 	vpop	{d8-d9}
 8003f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f58:	4b90      	ldr	r3, [pc, #576]	; (800419c <_dtoa_r+0x2f4>)
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	3303      	adds	r3, #3
 8003f5e:	e7f3      	b.n	8003f48 <_dtoa_r+0xa0>
 8003f60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f64:	2200      	movs	r2, #0
 8003f66:	ec51 0b17 	vmov	r0, r1, d7
 8003f6a:	eeb0 8a47 	vmov.f32	s16, s14
 8003f6e:	eef0 8a67 	vmov.f32	s17, s15
 8003f72:	2300      	movs	r3, #0
 8003f74:	f7fc fdb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f78:	4681      	mov	r9, r0
 8003f7a:	b160      	cbz	r0, 8003f96 <_dtoa_r+0xee>
 8003f7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f7e:	2301      	movs	r3, #1
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 8568 	beq.w	8004a5a <_dtoa_r+0xbb2>
 8003f8a:	4b86      	ldr	r3, [pc, #536]	; (80041a4 <_dtoa_r+0x2fc>)
 8003f8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	3b01      	subs	r3, #1
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	e7da      	b.n	8003f4c <_dtoa_r+0xa4>
 8003f96:	aa10      	add	r2, sp, #64	; 0x40
 8003f98:	a911      	add	r1, sp, #68	; 0x44
 8003f9a:	4620      	mov	r0, r4
 8003f9c:	eeb0 0a48 	vmov.f32	s0, s16
 8003fa0:	eef0 0a68 	vmov.f32	s1, s17
 8003fa4:	f001 f994 	bl	80052d0 <__d2b>
 8003fa8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003fac:	4682      	mov	sl, r0
 8003fae:	2d00      	cmp	r5, #0
 8003fb0:	d07f      	beq.n	80040b2 <_dtoa_r+0x20a>
 8003fb2:	ee18 3a90 	vmov	r3, s17
 8003fb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003fbe:	ec51 0b18 	vmov	r0, r1, d8
 8003fc2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003fc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003fca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003fce:	4619      	mov	r1, r3
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	4b75      	ldr	r3, [pc, #468]	; (80041a8 <_dtoa_r+0x300>)
 8003fd4:	f7fc f960 	bl	8000298 <__aeabi_dsub>
 8003fd8:	a367      	add	r3, pc, #412	; (adr r3, 8004178 <_dtoa_r+0x2d0>)
 8003fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fde:	f7fc fb13 	bl	8000608 <__aeabi_dmul>
 8003fe2:	a367      	add	r3, pc, #412	; (adr r3, 8004180 <_dtoa_r+0x2d8>)
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f7fc f958 	bl	800029c <__adddf3>
 8003fec:	4606      	mov	r6, r0
 8003fee:	4628      	mov	r0, r5
 8003ff0:	460f      	mov	r7, r1
 8003ff2:	f7fc fa9f 	bl	8000534 <__aeabi_i2d>
 8003ff6:	a364      	add	r3, pc, #400	; (adr r3, 8004188 <_dtoa_r+0x2e0>)
 8003ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffc:	f7fc fb04 	bl	8000608 <__aeabi_dmul>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4630      	mov	r0, r6
 8004006:	4639      	mov	r1, r7
 8004008:	f7fc f948 	bl	800029c <__adddf3>
 800400c:	4606      	mov	r6, r0
 800400e:	460f      	mov	r7, r1
 8004010:	f7fc fdaa 	bl	8000b68 <__aeabi_d2iz>
 8004014:	2200      	movs	r2, #0
 8004016:	4683      	mov	fp, r0
 8004018:	2300      	movs	r3, #0
 800401a:	4630      	mov	r0, r6
 800401c:	4639      	mov	r1, r7
 800401e:	f7fc fd65 	bl	8000aec <__aeabi_dcmplt>
 8004022:	b148      	cbz	r0, 8004038 <_dtoa_r+0x190>
 8004024:	4658      	mov	r0, fp
 8004026:	f7fc fa85 	bl	8000534 <__aeabi_i2d>
 800402a:	4632      	mov	r2, r6
 800402c:	463b      	mov	r3, r7
 800402e:	f7fc fd53 	bl	8000ad8 <__aeabi_dcmpeq>
 8004032:	b908      	cbnz	r0, 8004038 <_dtoa_r+0x190>
 8004034:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004038:	f1bb 0f16 	cmp.w	fp, #22
 800403c:	d857      	bhi.n	80040ee <_dtoa_r+0x246>
 800403e:	4b5b      	ldr	r3, [pc, #364]	; (80041ac <_dtoa_r+0x304>)
 8004040:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004048:	ec51 0b18 	vmov	r0, r1, d8
 800404c:	f7fc fd4e 	bl	8000aec <__aeabi_dcmplt>
 8004050:	2800      	cmp	r0, #0
 8004052:	d04e      	beq.n	80040f2 <_dtoa_r+0x24a>
 8004054:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004058:	2300      	movs	r3, #0
 800405a:	930c      	str	r3, [sp, #48]	; 0x30
 800405c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800405e:	1b5b      	subs	r3, r3, r5
 8004060:	1e5a      	subs	r2, r3, #1
 8004062:	bf45      	ittet	mi
 8004064:	f1c3 0301 	rsbmi	r3, r3, #1
 8004068:	9305      	strmi	r3, [sp, #20]
 800406a:	2300      	movpl	r3, #0
 800406c:	2300      	movmi	r3, #0
 800406e:	9206      	str	r2, [sp, #24]
 8004070:	bf54      	ite	pl
 8004072:	9305      	strpl	r3, [sp, #20]
 8004074:	9306      	strmi	r3, [sp, #24]
 8004076:	f1bb 0f00 	cmp.w	fp, #0
 800407a:	db3c      	blt.n	80040f6 <_dtoa_r+0x24e>
 800407c:	9b06      	ldr	r3, [sp, #24]
 800407e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004082:	445b      	add	r3, fp
 8004084:	9306      	str	r3, [sp, #24]
 8004086:	2300      	movs	r3, #0
 8004088:	9308      	str	r3, [sp, #32]
 800408a:	9b07      	ldr	r3, [sp, #28]
 800408c:	2b09      	cmp	r3, #9
 800408e:	d868      	bhi.n	8004162 <_dtoa_r+0x2ba>
 8004090:	2b05      	cmp	r3, #5
 8004092:	bfc4      	itt	gt
 8004094:	3b04      	subgt	r3, #4
 8004096:	9307      	strgt	r3, [sp, #28]
 8004098:	9b07      	ldr	r3, [sp, #28]
 800409a:	f1a3 0302 	sub.w	r3, r3, #2
 800409e:	bfcc      	ite	gt
 80040a0:	2500      	movgt	r5, #0
 80040a2:	2501      	movle	r5, #1
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	f200 8085 	bhi.w	80041b4 <_dtoa_r+0x30c>
 80040aa:	e8df f003 	tbb	[pc, r3]
 80040ae:	3b2e      	.short	0x3b2e
 80040b0:	5839      	.short	0x5839
 80040b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80040b6:	441d      	add	r5, r3
 80040b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80040bc:	2b20      	cmp	r3, #32
 80040be:	bfc1      	itttt	gt
 80040c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80040c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80040c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80040cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80040d0:	bfd6      	itet	le
 80040d2:	f1c3 0320 	rsble	r3, r3, #32
 80040d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80040da:	fa06 f003 	lslle.w	r0, r6, r3
 80040de:	f7fc fa19 	bl	8000514 <__aeabi_ui2d>
 80040e2:	2201      	movs	r2, #1
 80040e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80040e8:	3d01      	subs	r5, #1
 80040ea:	920e      	str	r2, [sp, #56]	; 0x38
 80040ec:	e76f      	b.n	8003fce <_dtoa_r+0x126>
 80040ee:	2301      	movs	r3, #1
 80040f0:	e7b3      	b.n	800405a <_dtoa_r+0x1b2>
 80040f2:	900c      	str	r0, [sp, #48]	; 0x30
 80040f4:	e7b2      	b.n	800405c <_dtoa_r+0x1b4>
 80040f6:	9b05      	ldr	r3, [sp, #20]
 80040f8:	eba3 030b 	sub.w	r3, r3, fp
 80040fc:	9305      	str	r3, [sp, #20]
 80040fe:	f1cb 0300 	rsb	r3, fp, #0
 8004102:	9308      	str	r3, [sp, #32]
 8004104:	2300      	movs	r3, #0
 8004106:	930b      	str	r3, [sp, #44]	; 0x2c
 8004108:	e7bf      	b.n	800408a <_dtoa_r+0x1e2>
 800410a:	2300      	movs	r3, #0
 800410c:	9309      	str	r3, [sp, #36]	; 0x24
 800410e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004110:	2b00      	cmp	r3, #0
 8004112:	dc52      	bgt.n	80041ba <_dtoa_r+0x312>
 8004114:	2301      	movs	r3, #1
 8004116:	9301      	str	r3, [sp, #4]
 8004118:	9304      	str	r3, [sp, #16]
 800411a:	461a      	mov	r2, r3
 800411c:	920a      	str	r2, [sp, #40]	; 0x28
 800411e:	e00b      	b.n	8004138 <_dtoa_r+0x290>
 8004120:	2301      	movs	r3, #1
 8004122:	e7f3      	b.n	800410c <_dtoa_r+0x264>
 8004124:	2300      	movs	r3, #0
 8004126:	9309      	str	r3, [sp, #36]	; 0x24
 8004128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800412a:	445b      	add	r3, fp
 800412c:	9301      	str	r3, [sp, #4]
 800412e:	3301      	adds	r3, #1
 8004130:	2b01      	cmp	r3, #1
 8004132:	9304      	str	r3, [sp, #16]
 8004134:	bfb8      	it	lt
 8004136:	2301      	movlt	r3, #1
 8004138:	69e0      	ldr	r0, [r4, #28]
 800413a:	2100      	movs	r1, #0
 800413c:	2204      	movs	r2, #4
 800413e:	f102 0614 	add.w	r6, r2, #20
 8004142:	429e      	cmp	r6, r3
 8004144:	d93d      	bls.n	80041c2 <_dtoa_r+0x31a>
 8004146:	6041      	str	r1, [r0, #4]
 8004148:	4620      	mov	r0, r4
 800414a:	f000 fd9f 	bl	8004c8c <_Balloc>
 800414e:	9000      	str	r0, [sp, #0]
 8004150:	2800      	cmp	r0, #0
 8004152:	d139      	bne.n	80041c8 <_dtoa_r+0x320>
 8004154:	4b16      	ldr	r3, [pc, #88]	; (80041b0 <_dtoa_r+0x308>)
 8004156:	4602      	mov	r2, r0
 8004158:	f240 11af 	movw	r1, #431	; 0x1af
 800415c:	e6bd      	b.n	8003eda <_dtoa_r+0x32>
 800415e:	2301      	movs	r3, #1
 8004160:	e7e1      	b.n	8004126 <_dtoa_r+0x27e>
 8004162:	2501      	movs	r5, #1
 8004164:	2300      	movs	r3, #0
 8004166:	9307      	str	r3, [sp, #28]
 8004168:	9509      	str	r5, [sp, #36]	; 0x24
 800416a:	f04f 33ff 	mov.w	r3, #4294967295
 800416e:	9301      	str	r3, [sp, #4]
 8004170:	9304      	str	r3, [sp, #16]
 8004172:	2200      	movs	r2, #0
 8004174:	2312      	movs	r3, #18
 8004176:	e7d1      	b.n	800411c <_dtoa_r+0x274>
 8004178:	636f4361 	.word	0x636f4361
 800417c:	3fd287a7 	.word	0x3fd287a7
 8004180:	8b60c8b3 	.word	0x8b60c8b3
 8004184:	3fc68a28 	.word	0x3fc68a28
 8004188:	509f79fb 	.word	0x509f79fb
 800418c:	3fd34413 	.word	0x3fd34413
 8004190:	080066e1 	.word	0x080066e1
 8004194:	080066f8 	.word	0x080066f8
 8004198:	7ff00000 	.word	0x7ff00000
 800419c:	080066dd 	.word	0x080066dd
 80041a0:	080066d4 	.word	0x080066d4
 80041a4:	080066b1 	.word	0x080066b1
 80041a8:	3ff80000 	.word	0x3ff80000
 80041ac:	080067e8 	.word	0x080067e8
 80041b0:	08006750 	.word	0x08006750
 80041b4:	2301      	movs	r3, #1
 80041b6:	9309      	str	r3, [sp, #36]	; 0x24
 80041b8:	e7d7      	b.n	800416a <_dtoa_r+0x2c2>
 80041ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041bc:	9301      	str	r3, [sp, #4]
 80041be:	9304      	str	r3, [sp, #16]
 80041c0:	e7ba      	b.n	8004138 <_dtoa_r+0x290>
 80041c2:	3101      	adds	r1, #1
 80041c4:	0052      	lsls	r2, r2, #1
 80041c6:	e7ba      	b.n	800413e <_dtoa_r+0x296>
 80041c8:	69e3      	ldr	r3, [r4, #28]
 80041ca:	9a00      	ldr	r2, [sp, #0]
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	9b04      	ldr	r3, [sp, #16]
 80041d0:	2b0e      	cmp	r3, #14
 80041d2:	f200 80a8 	bhi.w	8004326 <_dtoa_r+0x47e>
 80041d6:	2d00      	cmp	r5, #0
 80041d8:	f000 80a5 	beq.w	8004326 <_dtoa_r+0x47e>
 80041dc:	f1bb 0f00 	cmp.w	fp, #0
 80041e0:	dd38      	ble.n	8004254 <_dtoa_r+0x3ac>
 80041e2:	4bc0      	ldr	r3, [pc, #768]	; (80044e4 <_dtoa_r+0x63c>)
 80041e4:	f00b 020f 	and.w	r2, fp, #15
 80041e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80041f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80041f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80041f8:	d019      	beq.n	800422e <_dtoa_r+0x386>
 80041fa:	4bbb      	ldr	r3, [pc, #748]	; (80044e8 <_dtoa_r+0x640>)
 80041fc:	ec51 0b18 	vmov	r0, r1, d8
 8004200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004204:	f7fc fb2a 	bl	800085c <__aeabi_ddiv>
 8004208:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800420c:	f008 080f 	and.w	r8, r8, #15
 8004210:	2503      	movs	r5, #3
 8004212:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80044e8 <_dtoa_r+0x640>
 8004216:	f1b8 0f00 	cmp.w	r8, #0
 800421a:	d10a      	bne.n	8004232 <_dtoa_r+0x38a>
 800421c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004220:	4632      	mov	r2, r6
 8004222:	463b      	mov	r3, r7
 8004224:	f7fc fb1a 	bl	800085c <__aeabi_ddiv>
 8004228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800422c:	e02b      	b.n	8004286 <_dtoa_r+0x3de>
 800422e:	2502      	movs	r5, #2
 8004230:	e7ef      	b.n	8004212 <_dtoa_r+0x36a>
 8004232:	f018 0f01 	tst.w	r8, #1
 8004236:	d008      	beq.n	800424a <_dtoa_r+0x3a2>
 8004238:	4630      	mov	r0, r6
 800423a:	4639      	mov	r1, r7
 800423c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004240:	f7fc f9e2 	bl	8000608 <__aeabi_dmul>
 8004244:	3501      	adds	r5, #1
 8004246:	4606      	mov	r6, r0
 8004248:	460f      	mov	r7, r1
 800424a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800424e:	f109 0908 	add.w	r9, r9, #8
 8004252:	e7e0      	b.n	8004216 <_dtoa_r+0x36e>
 8004254:	f000 809f 	beq.w	8004396 <_dtoa_r+0x4ee>
 8004258:	f1cb 0600 	rsb	r6, fp, #0
 800425c:	4ba1      	ldr	r3, [pc, #644]	; (80044e4 <_dtoa_r+0x63c>)
 800425e:	4fa2      	ldr	r7, [pc, #648]	; (80044e8 <_dtoa_r+0x640>)
 8004260:	f006 020f 	and.w	r2, r6, #15
 8004264:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	ec51 0b18 	vmov	r0, r1, d8
 8004270:	f7fc f9ca 	bl	8000608 <__aeabi_dmul>
 8004274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004278:	1136      	asrs	r6, r6, #4
 800427a:	2300      	movs	r3, #0
 800427c:	2502      	movs	r5, #2
 800427e:	2e00      	cmp	r6, #0
 8004280:	d17e      	bne.n	8004380 <_dtoa_r+0x4d8>
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1d0      	bne.n	8004228 <_dtoa_r+0x380>
 8004286:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004288:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 8084 	beq.w	800439a <_dtoa_r+0x4f2>
 8004292:	4b96      	ldr	r3, [pc, #600]	; (80044ec <_dtoa_r+0x644>)
 8004294:	2200      	movs	r2, #0
 8004296:	4640      	mov	r0, r8
 8004298:	4649      	mov	r1, r9
 800429a:	f7fc fc27 	bl	8000aec <__aeabi_dcmplt>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d07b      	beq.n	800439a <_dtoa_r+0x4f2>
 80042a2:	9b04      	ldr	r3, [sp, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d078      	beq.n	800439a <_dtoa_r+0x4f2>
 80042a8:	9b01      	ldr	r3, [sp, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	dd39      	ble.n	8004322 <_dtoa_r+0x47a>
 80042ae:	4b90      	ldr	r3, [pc, #576]	; (80044f0 <_dtoa_r+0x648>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	4640      	mov	r0, r8
 80042b4:	4649      	mov	r1, r9
 80042b6:	f7fc f9a7 	bl	8000608 <__aeabi_dmul>
 80042ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042be:	9e01      	ldr	r6, [sp, #4]
 80042c0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80042c4:	3501      	adds	r5, #1
 80042c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80042ca:	4628      	mov	r0, r5
 80042cc:	f7fc f932 	bl	8000534 <__aeabi_i2d>
 80042d0:	4642      	mov	r2, r8
 80042d2:	464b      	mov	r3, r9
 80042d4:	f7fc f998 	bl	8000608 <__aeabi_dmul>
 80042d8:	4b86      	ldr	r3, [pc, #536]	; (80044f4 <_dtoa_r+0x64c>)
 80042da:	2200      	movs	r2, #0
 80042dc:	f7fb ffde 	bl	800029c <__adddf3>
 80042e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80042e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042e8:	9303      	str	r3, [sp, #12]
 80042ea:	2e00      	cmp	r6, #0
 80042ec:	d158      	bne.n	80043a0 <_dtoa_r+0x4f8>
 80042ee:	4b82      	ldr	r3, [pc, #520]	; (80044f8 <_dtoa_r+0x650>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	4640      	mov	r0, r8
 80042f4:	4649      	mov	r1, r9
 80042f6:	f7fb ffcf 	bl	8000298 <__aeabi_dsub>
 80042fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042fe:	4680      	mov	r8, r0
 8004300:	4689      	mov	r9, r1
 8004302:	f7fc fc11 	bl	8000b28 <__aeabi_dcmpgt>
 8004306:	2800      	cmp	r0, #0
 8004308:	f040 8296 	bne.w	8004838 <_dtoa_r+0x990>
 800430c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004310:	4640      	mov	r0, r8
 8004312:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004316:	4649      	mov	r1, r9
 8004318:	f7fc fbe8 	bl	8000aec <__aeabi_dcmplt>
 800431c:	2800      	cmp	r0, #0
 800431e:	f040 8289 	bne.w	8004834 <_dtoa_r+0x98c>
 8004322:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004326:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004328:	2b00      	cmp	r3, #0
 800432a:	f2c0 814e 	blt.w	80045ca <_dtoa_r+0x722>
 800432e:	f1bb 0f0e 	cmp.w	fp, #14
 8004332:	f300 814a 	bgt.w	80045ca <_dtoa_r+0x722>
 8004336:	4b6b      	ldr	r3, [pc, #428]	; (80044e4 <_dtoa_r+0x63c>)
 8004338:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800433c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004342:	2b00      	cmp	r3, #0
 8004344:	f280 80dc 	bge.w	8004500 <_dtoa_r+0x658>
 8004348:	9b04      	ldr	r3, [sp, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	f300 80d8 	bgt.w	8004500 <_dtoa_r+0x658>
 8004350:	f040 826f 	bne.w	8004832 <_dtoa_r+0x98a>
 8004354:	4b68      	ldr	r3, [pc, #416]	; (80044f8 <_dtoa_r+0x650>)
 8004356:	2200      	movs	r2, #0
 8004358:	4640      	mov	r0, r8
 800435a:	4649      	mov	r1, r9
 800435c:	f7fc f954 	bl	8000608 <__aeabi_dmul>
 8004360:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004364:	f7fc fbd6 	bl	8000b14 <__aeabi_dcmpge>
 8004368:	9e04      	ldr	r6, [sp, #16]
 800436a:	4637      	mov	r7, r6
 800436c:	2800      	cmp	r0, #0
 800436e:	f040 8245 	bne.w	80047fc <_dtoa_r+0x954>
 8004372:	9d00      	ldr	r5, [sp, #0]
 8004374:	2331      	movs	r3, #49	; 0x31
 8004376:	f805 3b01 	strb.w	r3, [r5], #1
 800437a:	f10b 0b01 	add.w	fp, fp, #1
 800437e:	e241      	b.n	8004804 <_dtoa_r+0x95c>
 8004380:	07f2      	lsls	r2, r6, #31
 8004382:	d505      	bpl.n	8004390 <_dtoa_r+0x4e8>
 8004384:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004388:	f7fc f93e 	bl	8000608 <__aeabi_dmul>
 800438c:	3501      	adds	r5, #1
 800438e:	2301      	movs	r3, #1
 8004390:	1076      	asrs	r6, r6, #1
 8004392:	3708      	adds	r7, #8
 8004394:	e773      	b.n	800427e <_dtoa_r+0x3d6>
 8004396:	2502      	movs	r5, #2
 8004398:	e775      	b.n	8004286 <_dtoa_r+0x3de>
 800439a:	9e04      	ldr	r6, [sp, #16]
 800439c:	465f      	mov	r7, fp
 800439e:	e792      	b.n	80042c6 <_dtoa_r+0x41e>
 80043a0:	9900      	ldr	r1, [sp, #0]
 80043a2:	4b50      	ldr	r3, [pc, #320]	; (80044e4 <_dtoa_r+0x63c>)
 80043a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80043a8:	4431      	add	r1, r6
 80043aa:	9102      	str	r1, [sp, #8]
 80043ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043ae:	eeb0 9a47 	vmov.f32	s18, s14
 80043b2:	eef0 9a67 	vmov.f32	s19, s15
 80043b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80043ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80043be:	2900      	cmp	r1, #0
 80043c0:	d044      	beq.n	800444c <_dtoa_r+0x5a4>
 80043c2:	494e      	ldr	r1, [pc, #312]	; (80044fc <_dtoa_r+0x654>)
 80043c4:	2000      	movs	r0, #0
 80043c6:	f7fc fa49 	bl	800085c <__aeabi_ddiv>
 80043ca:	ec53 2b19 	vmov	r2, r3, d9
 80043ce:	f7fb ff63 	bl	8000298 <__aeabi_dsub>
 80043d2:	9d00      	ldr	r5, [sp, #0]
 80043d4:	ec41 0b19 	vmov	d9, r0, r1
 80043d8:	4649      	mov	r1, r9
 80043da:	4640      	mov	r0, r8
 80043dc:	f7fc fbc4 	bl	8000b68 <__aeabi_d2iz>
 80043e0:	4606      	mov	r6, r0
 80043e2:	f7fc f8a7 	bl	8000534 <__aeabi_i2d>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	4640      	mov	r0, r8
 80043ec:	4649      	mov	r1, r9
 80043ee:	f7fb ff53 	bl	8000298 <__aeabi_dsub>
 80043f2:	3630      	adds	r6, #48	; 0x30
 80043f4:	f805 6b01 	strb.w	r6, [r5], #1
 80043f8:	ec53 2b19 	vmov	r2, r3, d9
 80043fc:	4680      	mov	r8, r0
 80043fe:	4689      	mov	r9, r1
 8004400:	f7fc fb74 	bl	8000aec <__aeabi_dcmplt>
 8004404:	2800      	cmp	r0, #0
 8004406:	d164      	bne.n	80044d2 <_dtoa_r+0x62a>
 8004408:	4642      	mov	r2, r8
 800440a:	464b      	mov	r3, r9
 800440c:	4937      	ldr	r1, [pc, #220]	; (80044ec <_dtoa_r+0x644>)
 800440e:	2000      	movs	r0, #0
 8004410:	f7fb ff42 	bl	8000298 <__aeabi_dsub>
 8004414:	ec53 2b19 	vmov	r2, r3, d9
 8004418:	f7fc fb68 	bl	8000aec <__aeabi_dcmplt>
 800441c:	2800      	cmp	r0, #0
 800441e:	f040 80b6 	bne.w	800458e <_dtoa_r+0x6e6>
 8004422:	9b02      	ldr	r3, [sp, #8]
 8004424:	429d      	cmp	r5, r3
 8004426:	f43f af7c 	beq.w	8004322 <_dtoa_r+0x47a>
 800442a:	4b31      	ldr	r3, [pc, #196]	; (80044f0 <_dtoa_r+0x648>)
 800442c:	ec51 0b19 	vmov	r0, r1, d9
 8004430:	2200      	movs	r2, #0
 8004432:	f7fc f8e9 	bl	8000608 <__aeabi_dmul>
 8004436:	4b2e      	ldr	r3, [pc, #184]	; (80044f0 <_dtoa_r+0x648>)
 8004438:	ec41 0b19 	vmov	d9, r0, r1
 800443c:	2200      	movs	r2, #0
 800443e:	4640      	mov	r0, r8
 8004440:	4649      	mov	r1, r9
 8004442:	f7fc f8e1 	bl	8000608 <__aeabi_dmul>
 8004446:	4680      	mov	r8, r0
 8004448:	4689      	mov	r9, r1
 800444a:	e7c5      	b.n	80043d8 <_dtoa_r+0x530>
 800444c:	ec51 0b17 	vmov	r0, r1, d7
 8004450:	f7fc f8da 	bl	8000608 <__aeabi_dmul>
 8004454:	9b02      	ldr	r3, [sp, #8]
 8004456:	9d00      	ldr	r5, [sp, #0]
 8004458:	930f      	str	r3, [sp, #60]	; 0x3c
 800445a:	ec41 0b19 	vmov	d9, r0, r1
 800445e:	4649      	mov	r1, r9
 8004460:	4640      	mov	r0, r8
 8004462:	f7fc fb81 	bl	8000b68 <__aeabi_d2iz>
 8004466:	4606      	mov	r6, r0
 8004468:	f7fc f864 	bl	8000534 <__aeabi_i2d>
 800446c:	3630      	adds	r6, #48	; 0x30
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4640      	mov	r0, r8
 8004474:	4649      	mov	r1, r9
 8004476:	f7fb ff0f 	bl	8000298 <__aeabi_dsub>
 800447a:	f805 6b01 	strb.w	r6, [r5], #1
 800447e:	9b02      	ldr	r3, [sp, #8]
 8004480:	429d      	cmp	r5, r3
 8004482:	4680      	mov	r8, r0
 8004484:	4689      	mov	r9, r1
 8004486:	f04f 0200 	mov.w	r2, #0
 800448a:	d124      	bne.n	80044d6 <_dtoa_r+0x62e>
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <_dtoa_r+0x654>)
 800448e:	ec51 0b19 	vmov	r0, r1, d9
 8004492:	f7fb ff03 	bl	800029c <__adddf3>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4640      	mov	r0, r8
 800449c:	4649      	mov	r1, r9
 800449e:	f7fc fb43 	bl	8000b28 <__aeabi_dcmpgt>
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d173      	bne.n	800458e <_dtoa_r+0x6e6>
 80044a6:	ec53 2b19 	vmov	r2, r3, d9
 80044aa:	4914      	ldr	r1, [pc, #80]	; (80044fc <_dtoa_r+0x654>)
 80044ac:	2000      	movs	r0, #0
 80044ae:	f7fb fef3 	bl	8000298 <__aeabi_dsub>
 80044b2:	4602      	mov	r2, r0
 80044b4:	460b      	mov	r3, r1
 80044b6:	4640      	mov	r0, r8
 80044b8:	4649      	mov	r1, r9
 80044ba:	f7fc fb17 	bl	8000aec <__aeabi_dcmplt>
 80044be:	2800      	cmp	r0, #0
 80044c0:	f43f af2f 	beq.w	8004322 <_dtoa_r+0x47a>
 80044c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80044c6:	1e6b      	subs	r3, r5, #1
 80044c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80044ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80044ce:	2b30      	cmp	r3, #48	; 0x30
 80044d0:	d0f8      	beq.n	80044c4 <_dtoa_r+0x61c>
 80044d2:	46bb      	mov	fp, r7
 80044d4:	e04a      	b.n	800456c <_dtoa_r+0x6c4>
 80044d6:	4b06      	ldr	r3, [pc, #24]	; (80044f0 <_dtoa_r+0x648>)
 80044d8:	f7fc f896 	bl	8000608 <__aeabi_dmul>
 80044dc:	4680      	mov	r8, r0
 80044de:	4689      	mov	r9, r1
 80044e0:	e7bd      	b.n	800445e <_dtoa_r+0x5b6>
 80044e2:	bf00      	nop
 80044e4:	080067e8 	.word	0x080067e8
 80044e8:	080067c0 	.word	0x080067c0
 80044ec:	3ff00000 	.word	0x3ff00000
 80044f0:	40240000 	.word	0x40240000
 80044f4:	401c0000 	.word	0x401c0000
 80044f8:	40140000 	.word	0x40140000
 80044fc:	3fe00000 	.word	0x3fe00000
 8004500:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004504:	9d00      	ldr	r5, [sp, #0]
 8004506:	4642      	mov	r2, r8
 8004508:	464b      	mov	r3, r9
 800450a:	4630      	mov	r0, r6
 800450c:	4639      	mov	r1, r7
 800450e:	f7fc f9a5 	bl	800085c <__aeabi_ddiv>
 8004512:	f7fc fb29 	bl	8000b68 <__aeabi_d2iz>
 8004516:	9001      	str	r0, [sp, #4]
 8004518:	f7fc f80c 	bl	8000534 <__aeabi_i2d>
 800451c:	4642      	mov	r2, r8
 800451e:	464b      	mov	r3, r9
 8004520:	f7fc f872 	bl	8000608 <__aeabi_dmul>
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	4630      	mov	r0, r6
 800452a:	4639      	mov	r1, r7
 800452c:	f7fb feb4 	bl	8000298 <__aeabi_dsub>
 8004530:	9e01      	ldr	r6, [sp, #4]
 8004532:	9f04      	ldr	r7, [sp, #16]
 8004534:	3630      	adds	r6, #48	; 0x30
 8004536:	f805 6b01 	strb.w	r6, [r5], #1
 800453a:	9e00      	ldr	r6, [sp, #0]
 800453c:	1bae      	subs	r6, r5, r6
 800453e:	42b7      	cmp	r7, r6
 8004540:	4602      	mov	r2, r0
 8004542:	460b      	mov	r3, r1
 8004544:	d134      	bne.n	80045b0 <_dtoa_r+0x708>
 8004546:	f7fb fea9 	bl	800029c <__adddf3>
 800454a:	4642      	mov	r2, r8
 800454c:	464b      	mov	r3, r9
 800454e:	4606      	mov	r6, r0
 8004550:	460f      	mov	r7, r1
 8004552:	f7fc fae9 	bl	8000b28 <__aeabi_dcmpgt>
 8004556:	b9c8      	cbnz	r0, 800458c <_dtoa_r+0x6e4>
 8004558:	4642      	mov	r2, r8
 800455a:	464b      	mov	r3, r9
 800455c:	4630      	mov	r0, r6
 800455e:	4639      	mov	r1, r7
 8004560:	f7fc faba 	bl	8000ad8 <__aeabi_dcmpeq>
 8004564:	b110      	cbz	r0, 800456c <_dtoa_r+0x6c4>
 8004566:	9b01      	ldr	r3, [sp, #4]
 8004568:	07db      	lsls	r3, r3, #31
 800456a:	d40f      	bmi.n	800458c <_dtoa_r+0x6e4>
 800456c:	4651      	mov	r1, sl
 800456e:	4620      	mov	r0, r4
 8004570:	f000 fbcc 	bl	8004d0c <_Bfree>
 8004574:	2300      	movs	r3, #0
 8004576:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004578:	702b      	strb	r3, [r5, #0]
 800457a:	f10b 0301 	add.w	r3, fp, #1
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004582:	2b00      	cmp	r3, #0
 8004584:	f43f ace2 	beq.w	8003f4c <_dtoa_r+0xa4>
 8004588:	601d      	str	r5, [r3, #0]
 800458a:	e4df      	b.n	8003f4c <_dtoa_r+0xa4>
 800458c:	465f      	mov	r7, fp
 800458e:	462b      	mov	r3, r5
 8004590:	461d      	mov	r5, r3
 8004592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004596:	2a39      	cmp	r2, #57	; 0x39
 8004598:	d106      	bne.n	80045a8 <_dtoa_r+0x700>
 800459a:	9a00      	ldr	r2, [sp, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d1f7      	bne.n	8004590 <_dtoa_r+0x6e8>
 80045a0:	9900      	ldr	r1, [sp, #0]
 80045a2:	2230      	movs	r2, #48	; 0x30
 80045a4:	3701      	adds	r7, #1
 80045a6:	700a      	strb	r2, [r1, #0]
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	3201      	adds	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
 80045ae:	e790      	b.n	80044d2 <_dtoa_r+0x62a>
 80045b0:	4ba3      	ldr	r3, [pc, #652]	; (8004840 <_dtoa_r+0x998>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	f7fc f828 	bl	8000608 <__aeabi_dmul>
 80045b8:	2200      	movs	r2, #0
 80045ba:	2300      	movs	r3, #0
 80045bc:	4606      	mov	r6, r0
 80045be:	460f      	mov	r7, r1
 80045c0:	f7fc fa8a 	bl	8000ad8 <__aeabi_dcmpeq>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	d09e      	beq.n	8004506 <_dtoa_r+0x65e>
 80045c8:	e7d0      	b.n	800456c <_dtoa_r+0x6c4>
 80045ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045cc:	2a00      	cmp	r2, #0
 80045ce:	f000 80ca 	beq.w	8004766 <_dtoa_r+0x8be>
 80045d2:	9a07      	ldr	r2, [sp, #28]
 80045d4:	2a01      	cmp	r2, #1
 80045d6:	f300 80ad 	bgt.w	8004734 <_dtoa_r+0x88c>
 80045da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045dc:	2a00      	cmp	r2, #0
 80045de:	f000 80a5 	beq.w	800472c <_dtoa_r+0x884>
 80045e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80045e6:	9e08      	ldr	r6, [sp, #32]
 80045e8:	9d05      	ldr	r5, [sp, #20]
 80045ea:	9a05      	ldr	r2, [sp, #20]
 80045ec:	441a      	add	r2, r3
 80045ee:	9205      	str	r2, [sp, #20]
 80045f0:	9a06      	ldr	r2, [sp, #24]
 80045f2:	2101      	movs	r1, #1
 80045f4:	441a      	add	r2, r3
 80045f6:	4620      	mov	r0, r4
 80045f8:	9206      	str	r2, [sp, #24]
 80045fa:	f000 fc3d 	bl	8004e78 <__i2b>
 80045fe:	4607      	mov	r7, r0
 8004600:	b165      	cbz	r5, 800461c <_dtoa_r+0x774>
 8004602:	9b06      	ldr	r3, [sp, #24]
 8004604:	2b00      	cmp	r3, #0
 8004606:	dd09      	ble.n	800461c <_dtoa_r+0x774>
 8004608:	42ab      	cmp	r3, r5
 800460a:	9a05      	ldr	r2, [sp, #20]
 800460c:	bfa8      	it	ge
 800460e:	462b      	movge	r3, r5
 8004610:	1ad2      	subs	r2, r2, r3
 8004612:	9205      	str	r2, [sp, #20]
 8004614:	9a06      	ldr	r2, [sp, #24]
 8004616:	1aed      	subs	r5, r5, r3
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	9306      	str	r3, [sp, #24]
 800461c:	9b08      	ldr	r3, [sp, #32]
 800461e:	b1f3      	cbz	r3, 800465e <_dtoa_r+0x7b6>
 8004620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004622:	2b00      	cmp	r3, #0
 8004624:	f000 80a3 	beq.w	800476e <_dtoa_r+0x8c6>
 8004628:	2e00      	cmp	r6, #0
 800462a:	dd10      	ble.n	800464e <_dtoa_r+0x7a6>
 800462c:	4639      	mov	r1, r7
 800462e:	4632      	mov	r2, r6
 8004630:	4620      	mov	r0, r4
 8004632:	f000 fce1 	bl	8004ff8 <__pow5mult>
 8004636:	4652      	mov	r2, sl
 8004638:	4601      	mov	r1, r0
 800463a:	4607      	mov	r7, r0
 800463c:	4620      	mov	r0, r4
 800463e:	f000 fc31 	bl	8004ea4 <__multiply>
 8004642:	4651      	mov	r1, sl
 8004644:	4680      	mov	r8, r0
 8004646:	4620      	mov	r0, r4
 8004648:	f000 fb60 	bl	8004d0c <_Bfree>
 800464c:	46c2      	mov	sl, r8
 800464e:	9b08      	ldr	r3, [sp, #32]
 8004650:	1b9a      	subs	r2, r3, r6
 8004652:	d004      	beq.n	800465e <_dtoa_r+0x7b6>
 8004654:	4651      	mov	r1, sl
 8004656:	4620      	mov	r0, r4
 8004658:	f000 fcce 	bl	8004ff8 <__pow5mult>
 800465c:	4682      	mov	sl, r0
 800465e:	2101      	movs	r1, #1
 8004660:	4620      	mov	r0, r4
 8004662:	f000 fc09 	bl	8004e78 <__i2b>
 8004666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004668:	2b00      	cmp	r3, #0
 800466a:	4606      	mov	r6, r0
 800466c:	f340 8081 	ble.w	8004772 <_dtoa_r+0x8ca>
 8004670:	461a      	mov	r2, r3
 8004672:	4601      	mov	r1, r0
 8004674:	4620      	mov	r0, r4
 8004676:	f000 fcbf 	bl	8004ff8 <__pow5mult>
 800467a:	9b07      	ldr	r3, [sp, #28]
 800467c:	2b01      	cmp	r3, #1
 800467e:	4606      	mov	r6, r0
 8004680:	dd7a      	ble.n	8004778 <_dtoa_r+0x8d0>
 8004682:	f04f 0800 	mov.w	r8, #0
 8004686:	6933      	ldr	r3, [r6, #16]
 8004688:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800468c:	6918      	ldr	r0, [r3, #16]
 800468e:	f000 fba5 	bl	8004ddc <__hi0bits>
 8004692:	f1c0 0020 	rsb	r0, r0, #32
 8004696:	9b06      	ldr	r3, [sp, #24]
 8004698:	4418      	add	r0, r3
 800469a:	f010 001f 	ands.w	r0, r0, #31
 800469e:	f000 8094 	beq.w	80047ca <_dtoa_r+0x922>
 80046a2:	f1c0 0320 	rsb	r3, r0, #32
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	f340 8085 	ble.w	80047b6 <_dtoa_r+0x90e>
 80046ac:	9b05      	ldr	r3, [sp, #20]
 80046ae:	f1c0 001c 	rsb	r0, r0, #28
 80046b2:	4403      	add	r3, r0
 80046b4:	9305      	str	r3, [sp, #20]
 80046b6:	9b06      	ldr	r3, [sp, #24]
 80046b8:	4403      	add	r3, r0
 80046ba:	4405      	add	r5, r0
 80046bc:	9306      	str	r3, [sp, #24]
 80046be:	9b05      	ldr	r3, [sp, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	dd05      	ble.n	80046d0 <_dtoa_r+0x828>
 80046c4:	4651      	mov	r1, sl
 80046c6:	461a      	mov	r2, r3
 80046c8:	4620      	mov	r0, r4
 80046ca:	f000 fcef 	bl	80050ac <__lshift>
 80046ce:	4682      	mov	sl, r0
 80046d0:	9b06      	ldr	r3, [sp, #24]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	dd05      	ble.n	80046e2 <_dtoa_r+0x83a>
 80046d6:	4631      	mov	r1, r6
 80046d8:	461a      	mov	r2, r3
 80046da:	4620      	mov	r0, r4
 80046dc:	f000 fce6 	bl	80050ac <__lshift>
 80046e0:	4606      	mov	r6, r0
 80046e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d072      	beq.n	80047ce <_dtoa_r+0x926>
 80046e8:	4631      	mov	r1, r6
 80046ea:	4650      	mov	r0, sl
 80046ec:	f000 fd4a 	bl	8005184 <__mcmp>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	da6c      	bge.n	80047ce <_dtoa_r+0x926>
 80046f4:	2300      	movs	r3, #0
 80046f6:	4651      	mov	r1, sl
 80046f8:	220a      	movs	r2, #10
 80046fa:	4620      	mov	r0, r4
 80046fc:	f000 fb28 	bl	8004d50 <__multadd>
 8004700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004702:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004706:	4682      	mov	sl, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 81b0 	beq.w	8004a6e <_dtoa_r+0xbc6>
 800470e:	2300      	movs	r3, #0
 8004710:	4639      	mov	r1, r7
 8004712:	220a      	movs	r2, #10
 8004714:	4620      	mov	r0, r4
 8004716:	f000 fb1b 	bl	8004d50 <__multadd>
 800471a:	9b01      	ldr	r3, [sp, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	4607      	mov	r7, r0
 8004720:	f300 8096 	bgt.w	8004850 <_dtoa_r+0x9a8>
 8004724:	9b07      	ldr	r3, [sp, #28]
 8004726:	2b02      	cmp	r3, #2
 8004728:	dc59      	bgt.n	80047de <_dtoa_r+0x936>
 800472a:	e091      	b.n	8004850 <_dtoa_r+0x9a8>
 800472c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800472e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004732:	e758      	b.n	80045e6 <_dtoa_r+0x73e>
 8004734:	9b04      	ldr	r3, [sp, #16]
 8004736:	1e5e      	subs	r6, r3, #1
 8004738:	9b08      	ldr	r3, [sp, #32]
 800473a:	42b3      	cmp	r3, r6
 800473c:	bfbf      	itttt	lt
 800473e:	9b08      	ldrlt	r3, [sp, #32]
 8004740:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8004742:	9608      	strlt	r6, [sp, #32]
 8004744:	1af3      	sublt	r3, r6, r3
 8004746:	bfb4      	ite	lt
 8004748:	18d2      	addlt	r2, r2, r3
 800474a:	1b9e      	subge	r6, r3, r6
 800474c:	9b04      	ldr	r3, [sp, #16]
 800474e:	bfbc      	itt	lt
 8004750:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8004752:	2600      	movlt	r6, #0
 8004754:	2b00      	cmp	r3, #0
 8004756:	bfb7      	itett	lt
 8004758:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800475c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8004760:	1a9d      	sublt	r5, r3, r2
 8004762:	2300      	movlt	r3, #0
 8004764:	e741      	b.n	80045ea <_dtoa_r+0x742>
 8004766:	9e08      	ldr	r6, [sp, #32]
 8004768:	9d05      	ldr	r5, [sp, #20]
 800476a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800476c:	e748      	b.n	8004600 <_dtoa_r+0x758>
 800476e:	9a08      	ldr	r2, [sp, #32]
 8004770:	e770      	b.n	8004654 <_dtoa_r+0x7ac>
 8004772:	9b07      	ldr	r3, [sp, #28]
 8004774:	2b01      	cmp	r3, #1
 8004776:	dc19      	bgt.n	80047ac <_dtoa_r+0x904>
 8004778:	9b02      	ldr	r3, [sp, #8]
 800477a:	b9bb      	cbnz	r3, 80047ac <_dtoa_r+0x904>
 800477c:	9b03      	ldr	r3, [sp, #12]
 800477e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004782:	b99b      	cbnz	r3, 80047ac <_dtoa_r+0x904>
 8004784:	9b03      	ldr	r3, [sp, #12]
 8004786:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800478a:	0d1b      	lsrs	r3, r3, #20
 800478c:	051b      	lsls	r3, r3, #20
 800478e:	b183      	cbz	r3, 80047b2 <_dtoa_r+0x90a>
 8004790:	9b05      	ldr	r3, [sp, #20]
 8004792:	3301      	adds	r3, #1
 8004794:	9305      	str	r3, [sp, #20]
 8004796:	9b06      	ldr	r3, [sp, #24]
 8004798:	3301      	adds	r3, #1
 800479a:	9306      	str	r3, [sp, #24]
 800479c:	f04f 0801 	mov.w	r8, #1
 80047a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f47f af6f 	bne.w	8004686 <_dtoa_r+0x7de>
 80047a8:	2001      	movs	r0, #1
 80047aa:	e774      	b.n	8004696 <_dtoa_r+0x7ee>
 80047ac:	f04f 0800 	mov.w	r8, #0
 80047b0:	e7f6      	b.n	80047a0 <_dtoa_r+0x8f8>
 80047b2:	4698      	mov	r8, r3
 80047b4:	e7f4      	b.n	80047a0 <_dtoa_r+0x8f8>
 80047b6:	d082      	beq.n	80046be <_dtoa_r+0x816>
 80047b8:	9a05      	ldr	r2, [sp, #20]
 80047ba:	331c      	adds	r3, #28
 80047bc:	441a      	add	r2, r3
 80047be:	9205      	str	r2, [sp, #20]
 80047c0:	9a06      	ldr	r2, [sp, #24]
 80047c2:	441a      	add	r2, r3
 80047c4:	441d      	add	r5, r3
 80047c6:	9206      	str	r2, [sp, #24]
 80047c8:	e779      	b.n	80046be <_dtoa_r+0x816>
 80047ca:	4603      	mov	r3, r0
 80047cc:	e7f4      	b.n	80047b8 <_dtoa_r+0x910>
 80047ce:	9b04      	ldr	r3, [sp, #16]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	dc37      	bgt.n	8004844 <_dtoa_r+0x99c>
 80047d4:	9b07      	ldr	r3, [sp, #28]
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	dd34      	ble.n	8004844 <_dtoa_r+0x99c>
 80047da:	9b04      	ldr	r3, [sp, #16]
 80047dc:	9301      	str	r3, [sp, #4]
 80047de:	9b01      	ldr	r3, [sp, #4]
 80047e0:	b963      	cbnz	r3, 80047fc <_dtoa_r+0x954>
 80047e2:	4631      	mov	r1, r6
 80047e4:	2205      	movs	r2, #5
 80047e6:	4620      	mov	r0, r4
 80047e8:	f000 fab2 	bl	8004d50 <__multadd>
 80047ec:	4601      	mov	r1, r0
 80047ee:	4606      	mov	r6, r0
 80047f0:	4650      	mov	r0, sl
 80047f2:	f000 fcc7 	bl	8005184 <__mcmp>
 80047f6:	2800      	cmp	r0, #0
 80047f8:	f73f adbb 	bgt.w	8004372 <_dtoa_r+0x4ca>
 80047fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047fe:	9d00      	ldr	r5, [sp, #0]
 8004800:	ea6f 0b03 	mvn.w	fp, r3
 8004804:	f04f 0800 	mov.w	r8, #0
 8004808:	4631      	mov	r1, r6
 800480a:	4620      	mov	r0, r4
 800480c:	f000 fa7e 	bl	8004d0c <_Bfree>
 8004810:	2f00      	cmp	r7, #0
 8004812:	f43f aeab 	beq.w	800456c <_dtoa_r+0x6c4>
 8004816:	f1b8 0f00 	cmp.w	r8, #0
 800481a:	d005      	beq.n	8004828 <_dtoa_r+0x980>
 800481c:	45b8      	cmp	r8, r7
 800481e:	d003      	beq.n	8004828 <_dtoa_r+0x980>
 8004820:	4641      	mov	r1, r8
 8004822:	4620      	mov	r0, r4
 8004824:	f000 fa72 	bl	8004d0c <_Bfree>
 8004828:	4639      	mov	r1, r7
 800482a:	4620      	mov	r0, r4
 800482c:	f000 fa6e 	bl	8004d0c <_Bfree>
 8004830:	e69c      	b.n	800456c <_dtoa_r+0x6c4>
 8004832:	2600      	movs	r6, #0
 8004834:	4637      	mov	r7, r6
 8004836:	e7e1      	b.n	80047fc <_dtoa_r+0x954>
 8004838:	46bb      	mov	fp, r7
 800483a:	4637      	mov	r7, r6
 800483c:	e599      	b.n	8004372 <_dtoa_r+0x4ca>
 800483e:	bf00      	nop
 8004840:	40240000 	.word	0x40240000
 8004844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 80c8 	beq.w	80049dc <_dtoa_r+0xb34>
 800484c:	9b04      	ldr	r3, [sp, #16]
 800484e:	9301      	str	r3, [sp, #4]
 8004850:	2d00      	cmp	r5, #0
 8004852:	dd05      	ble.n	8004860 <_dtoa_r+0x9b8>
 8004854:	4639      	mov	r1, r7
 8004856:	462a      	mov	r2, r5
 8004858:	4620      	mov	r0, r4
 800485a:	f000 fc27 	bl	80050ac <__lshift>
 800485e:	4607      	mov	r7, r0
 8004860:	f1b8 0f00 	cmp.w	r8, #0
 8004864:	d05b      	beq.n	800491e <_dtoa_r+0xa76>
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	4620      	mov	r0, r4
 800486a:	f000 fa0f 	bl	8004c8c <_Balloc>
 800486e:	4605      	mov	r5, r0
 8004870:	b928      	cbnz	r0, 800487e <_dtoa_r+0x9d6>
 8004872:	4b83      	ldr	r3, [pc, #524]	; (8004a80 <_dtoa_r+0xbd8>)
 8004874:	4602      	mov	r2, r0
 8004876:	f240 21ef 	movw	r1, #751	; 0x2ef
 800487a:	f7ff bb2e 	b.w	8003eda <_dtoa_r+0x32>
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	3202      	adds	r2, #2
 8004882:	0092      	lsls	r2, r2, #2
 8004884:	f107 010c 	add.w	r1, r7, #12
 8004888:	300c      	adds	r0, #12
 800488a:	f000 ffab 	bl	80057e4 <memcpy>
 800488e:	2201      	movs	r2, #1
 8004890:	4629      	mov	r1, r5
 8004892:	4620      	mov	r0, r4
 8004894:	f000 fc0a 	bl	80050ac <__lshift>
 8004898:	9b00      	ldr	r3, [sp, #0]
 800489a:	3301      	adds	r3, #1
 800489c:	9304      	str	r3, [sp, #16]
 800489e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048a2:	4413      	add	r3, r2
 80048a4:	9308      	str	r3, [sp, #32]
 80048a6:	9b02      	ldr	r3, [sp, #8]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	46b8      	mov	r8, r7
 80048ae:	9306      	str	r3, [sp, #24]
 80048b0:	4607      	mov	r7, r0
 80048b2:	9b04      	ldr	r3, [sp, #16]
 80048b4:	4631      	mov	r1, r6
 80048b6:	3b01      	subs	r3, #1
 80048b8:	4650      	mov	r0, sl
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	f7ff fa6b 	bl	8003d96 <quorem>
 80048c0:	4641      	mov	r1, r8
 80048c2:	9002      	str	r0, [sp, #8]
 80048c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80048c8:	4650      	mov	r0, sl
 80048ca:	f000 fc5b 	bl	8005184 <__mcmp>
 80048ce:	463a      	mov	r2, r7
 80048d0:	9005      	str	r0, [sp, #20]
 80048d2:	4631      	mov	r1, r6
 80048d4:	4620      	mov	r0, r4
 80048d6:	f000 fc71 	bl	80051bc <__mdiff>
 80048da:	68c2      	ldr	r2, [r0, #12]
 80048dc:	4605      	mov	r5, r0
 80048de:	bb02      	cbnz	r2, 8004922 <_dtoa_r+0xa7a>
 80048e0:	4601      	mov	r1, r0
 80048e2:	4650      	mov	r0, sl
 80048e4:	f000 fc4e 	bl	8005184 <__mcmp>
 80048e8:	4602      	mov	r2, r0
 80048ea:	4629      	mov	r1, r5
 80048ec:	4620      	mov	r0, r4
 80048ee:	9209      	str	r2, [sp, #36]	; 0x24
 80048f0:	f000 fa0c 	bl	8004d0c <_Bfree>
 80048f4:	9b07      	ldr	r3, [sp, #28]
 80048f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f8:	9d04      	ldr	r5, [sp, #16]
 80048fa:	ea43 0102 	orr.w	r1, r3, r2
 80048fe:	9b06      	ldr	r3, [sp, #24]
 8004900:	4319      	orrs	r1, r3
 8004902:	d110      	bne.n	8004926 <_dtoa_r+0xa7e>
 8004904:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004908:	d029      	beq.n	800495e <_dtoa_r+0xab6>
 800490a:	9b05      	ldr	r3, [sp, #20]
 800490c:	2b00      	cmp	r3, #0
 800490e:	dd02      	ble.n	8004916 <_dtoa_r+0xa6e>
 8004910:	9b02      	ldr	r3, [sp, #8]
 8004912:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004916:	9b01      	ldr	r3, [sp, #4]
 8004918:	f883 9000 	strb.w	r9, [r3]
 800491c:	e774      	b.n	8004808 <_dtoa_r+0x960>
 800491e:	4638      	mov	r0, r7
 8004920:	e7ba      	b.n	8004898 <_dtoa_r+0x9f0>
 8004922:	2201      	movs	r2, #1
 8004924:	e7e1      	b.n	80048ea <_dtoa_r+0xa42>
 8004926:	9b05      	ldr	r3, [sp, #20]
 8004928:	2b00      	cmp	r3, #0
 800492a:	db04      	blt.n	8004936 <_dtoa_r+0xa8e>
 800492c:	9907      	ldr	r1, [sp, #28]
 800492e:	430b      	orrs	r3, r1
 8004930:	9906      	ldr	r1, [sp, #24]
 8004932:	430b      	orrs	r3, r1
 8004934:	d120      	bne.n	8004978 <_dtoa_r+0xad0>
 8004936:	2a00      	cmp	r2, #0
 8004938:	dded      	ble.n	8004916 <_dtoa_r+0xa6e>
 800493a:	4651      	mov	r1, sl
 800493c:	2201      	movs	r2, #1
 800493e:	4620      	mov	r0, r4
 8004940:	f000 fbb4 	bl	80050ac <__lshift>
 8004944:	4631      	mov	r1, r6
 8004946:	4682      	mov	sl, r0
 8004948:	f000 fc1c 	bl	8005184 <__mcmp>
 800494c:	2800      	cmp	r0, #0
 800494e:	dc03      	bgt.n	8004958 <_dtoa_r+0xab0>
 8004950:	d1e1      	bne.n	8004916 <_dtoa_r+0xa6e>
 8004952:	f019 0f01 	tst.w	r9, #1
 8004956:	d0de      	beq.n	8004916 <_dtoa_r+0xa6e>
 8004958:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800495c:	d1d8      	bne.n	8004910 <_dtoa_r+0xa68>
 800495e:	9a01      	ldr	r2, [sp, #4]
 8004960:	2339      	movs	r3, #57	; 0x39
 8004962:	7013      	strb	r3, [r2, #0]
 8004964:	462b      	mov	r3, r5
 8004966:	461d      	mov	r5, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800496e:	2a39      	cmp	r2, #57	; 0x39
 8004970:	d06c      	beq.n	8004a4c <_dtoa_r+0xba4>
 8004972:	3201      	adds	r2, #1
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	e747      	b.n	8004808 <_dtoa_r+0x960>
 8004978:	2a00      	cmp	r2, #0
 800497a:	dd07      	ble.n	800498c <_dtoa_r+0xae4>
 800497c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004980:	d0ed      	beq.n	800495e <_dtoa_r+0xab6>
 8004982:	9a01      	ldr	r2, [sp, #4]
 8004984:	f109 0301 	add.w	r3, r9, #1
 8004988:	7013      	strb	r3, [r2, #0]
 800498a:	e73d      	b.n	8004808 <_dtoa_r+0x960>
 800498c:	9b04      	ldr	r3, [sp, #16]
 800498e:	9a08      	ldr	r2, [sp, #32]
 8004990:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004994:	4293      	cmp	r3, r2
 8004996:	d043      	beq.n	8004a20 <_dtoa_r+0xb78>
 8004998:	4651      	mov	r1, sl
 800499a:	2300      	movs	r3, #0
 800499c:	220a      	movs	r2, #10
 800499e:	4620      	mov	r0, r4
 80049a0:	f000 f9d6 	bl	8004d50 <__multadd>
 80049a4:	45b8      	cmp	r8, r7
 80049a6:	4682      	mov	sl, r0
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	f04f 020a 	mov.w	r2, #10
 80049b0:	4641      	mov	r1, r8
 80049b2:	4620      	mov	r0, r4
 80049b4:	d107      	bne.n	80049c6 <_dtoa_r+0xb1e>
 80049b6:	f000 f9cb 	bl	8004d50 <__multadd>
 80049ba:	4680      	mov	r8, r0
 80049bc:	4607      	mov	r7, r0
 80049be:	9b04      	ldr	r3, [sp, #16]
 80049c0:	3301      	adds	r3, #1
 80049c2:	9304      	str	r3, [sp, #16]
 80049c4:	e775      	b.n	80048b2 <_dtoa_r+0xa0a>
 80049c6:	f000 f9c3 	bl	8004d50 <__multadd>
 80049ca:	4639      	mov	r1, r7
 80049cc:	4680      	mov	r8, r0
 80049ce:	2300      	movs	r3, #0
 80049d0:	220a      	movs	r2, #10
 80049d2:	4620      	mov	r0, r4
 80049d4:	f000 f9bc 	bl	8004d50 <__multadd>
 80049d8:	4607      	mov	r7, r0
 80049da:	e7f0      	b.n	80049be <_dtoa_r+0xb16>
 80049dc:	9b04      	ldr	r3, [sp, #16]
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	9d00      	ldr	r5, [sp, #0]
 80049e2:	4631      	mov	r1, r6
 80049e4:	4650      	mov	r0, sl
 80049e6:	f7ff f9d6 	bl	8003d96 <quorem>
 80049ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80049ee:	9b00      	ldr	r3, [sp, #0]
 80049f0:	f805 9b01 	strb.w	r9, [r5], #1
 80049f4:	1aea      	subs	r2, r5, r3
 80049f6:	9b01      	ldr	r3, [sp, #4]
 80049f8:	4293      	cmp	r3, r2
 80049fa:	dd07      	ble.n	8004a0c <_dtoa_r+0xb64>
 80049fc:	4651      	mov	r1, sl
 80049fe:	2300      	movs	r3, #0
 8004a00:	220a      	movs	r2, #10
 8004a02:	4620      	mov	r0, r4
 8004a04:	f000 f9a4 	bl	8004d50 <__multadd>
 8004a08:	4682      	mov	sl, r0
 8004a0a:	e7ea      	b.n	80049e2 <_dtoa_r+0xb3a>
 8004a0c:	9b01      	ldr	r3, [sp, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	bfc8      	it	gt
 8004a12:	461d      	movgt	r5, r3
 8004a14:	9b00      	ldr	r3, [sp, #0]
 8004a16:	bfd8      	it	le
 8004a18:	2501      	movle	r5, #1
 8004a1a:	441d      	add	r5, r3
 8004a1c:	f04f 0800 	mov.w	r8, #0
 8004a20:	4651      	mov	r1, sl
 8004a22:	2201      	movs	r2, #1
 8004a24:	4620      	mov	r0, r4
 8004a26:	f000 fb41 	bl	80050ac <__lshift>
 8004a2a:	4631      	mov	r1, r6
 8004a2c:	4682      	mov	sl, r0
 8004a2e:	f000 fba9 	bl	8005184 <__mcmp>
 8004a32:	2800      	cmp	r0, #0
 8004a34:	dc96      	bgt.n	8004964 <_dtoa_r+0xabc>
 8004a36:	d102      	bne.n	8004a3e <_dtoa_r+0xb96>
 8004a38:	f019 0f01 	tst.w	r9, #1
 8004a3c:	d192      	bne.n	8004964 <_dtoa_r+0xabc>
 8004a3e:	462b      	mov	r3, r5
 8004a40:	461d      	mov	r5, r3
 8004a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a46:	2a30      	cmp	r2, #48	; 0x30
 8004a48:	d0fa      	beq.n	8004a40 <_dtoa_r+0xb98>
 8004a4a:	e6dd      	b.n	8004808 <_dtoa_r+0x960>
 8004a4c:	9a00      	ldr	r2, [sp, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d189      	bne.n	8004966 <_dtoa_r+0xabe>
 8004a52:	f10b 0b01 	add.w	fp, fp, #1
 8004a56:	2331      	movs	r3, #49	; 0x31
 8004a58:	e796      	b.n	8004988 <_dtoa_r+0xae0>
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <_dtoa_r+0xbdc>)
 8004a5c:	f7ff ba99 	b.w	8003f92 <_dtoa_r+0xea>
 8004a60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f47f aa6d 	bne.w	8003f42 <_dtoa_r+0x9a>
 8004a68:	4b07      	ldr	r3, [pc, #28]	; (8004a88 <_dtoa_r+0xbe0>)
 8004a6a:	f7ff ba92 	b.w	8003f92 <_dtoa_r+0xea>
 8004a6e:	9b01      	ldr	r3, [sp, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	dcb5      	bgt.n	80049e0 <_dtoa_r+0xb38>
 8004a74:	9b07      	ldr	r3, [sp, #28]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	f73f aeb1 	bgt.w	80047de <_dtoa_r+0x936>
 8004a7c:	e7b0      	b.n	80049e0 <_dtoa_r+0xb38>
 8004a7e:	bf00      	nop
 8004a80:	08006750 	.word	0x08006750
 8004a84:	080066b0 	.word	0x080066b0
 8004a88:	080066d4 	.word	0x080066d4

08004a8c <_free_r>:
 8004a8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a8e:	2900      	cmp	r1, #0
 8004a90:	d044      	beq.n	8004b1c <_free_r+0x90>
 8004a92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a96:	9001      	str	r0, [sp, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f1a1 0404 	sub.w	r4, r1, #4
 8004a9e:	bfb8      	it	lt
 8004aa0:	18e4      	addlt	r4, r4, r3
 8004aa2:	f000 f8e7 	bl	8004c74 <__malloc_lock>
 8004aa6:	4a1e      	ldr	r2, [pc, #120]	; (8004b20 <_free_r+0x94>)
 8004aa8:	9801      	ldr	r0, [sp, #4]
 8004aaa:	6813      	ldr	r3, [r2, #0]
 8004aac:	b933      	cbnz	r3, 8004abc <_free_r+0x30>
 8004aae:	6063      	str	r3, [r4, #4]
 8004ab0:	6014      	str	r4, [r2, #0]
 8004ab2:	b003      	add	sp, #12
 8004ab4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ab8:	f000 b8e2 	b.w	8004c80 <__malloc_unlock>
 8004abc:	42a3      	cmp	r3, r4
 8004abe:	d908      	bls.n	8004ad2 <_free_r+0x46>
 8004ac0:	6825      	ldr	r5, [r4, #0]
 8004ac2:	1961      	adds	r1, r4, r5
 8004ac4:	428b      	cmp	r3, r1
 8004ac6:	bf01      	itttt	eq
 8004ac8:	6819      	ldreq	r1, [r3, #0]
 8004aca:	685b      	ldreq	r3, [r3, #4]
 8004acc:	1949      	addeq	r1, r1, r5
 8004ace:	6021      	streq	r1, [r4, #0]
 8004ad0:	e7ed      	b.n	8004aae <_free_r+0x22>
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	b10b      	cbz	r3, 8004adc <_free_r+0x50>
 8004ad8:	42a3      	cmp	r3, r4
 8004ada:	d9fa      	bls.n	8004ad2 <_free_r+0x46>
 8004adc:	6811      	ldr	r1, [r2, #0]
 8004ade:	1855      	adds	r5, r2, r1
 8004ae0:	42a5      	cmp	r5, r4
 8004ae2:	d10b      	bne.n	8004afc <_free_r+0x70>
 8004ae4:	6824      	ldr	r4, [r4, #0]
 8004ae6:	4421      	add	r1, r4
 8004ae8:	1854      	adds	r4, r2, r1
 8004aea:	42a3      	cmp	r3, r4
 8004aec:	6011      	str	r1, [r2, #0]
 8004aee:	d1e0      	bne.n	8004ab2 <_free_r+0x26>
 8004af0:	681c      	ldr	r4, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	6053      	str	r3, [r2, #4]
 8004af6:	440c      	add	r4, r1
 8004af8:	6014      	str	r4, [r2, #0]
 8004afa:	e7da      	b.n	8004ab2 <_free_r+0x26>
 8004afc:	d902      	bls.n	8004b04 <_free_r+0x78>
 8004afe:	230c      	movs	r3, #12
 8004b00:	6003      	str	r3, [r0, #0]
 8004b02:	e7d6      	b.n	8004ab2 <_free_r+0x26>
 8004b04:	6825      	ldr	r5, [r4, #0]
 8004b06:	1961      	adds	r1, r4, r5
 8004b08:	428b      	cmp	r3, r1
 8004b0a:	bf04      	itt	eq
 8004b0c:	6819      	ldreq	r1, [r3, #0]
 8004b0e:	685b      	ldreq	r3, [r3, #4]
 8004b10:	6063      	str	r3, [r4, #4]
 8004b12:	bf04      	itt	eq
 8004b14:	1949      	addeq	r1, r1, r5
 8004b16:	6021      	streq	r1, [r4, #0]
 8004b18:	6054      	str	r4, [r2, #4]
 8004b1a:	e7ca      	b.n	8004ab2 <_free_r+0x26>
 8004b1c:	b003      	add	sp, #12
 8004b1e:	bd30      	pop	{r4, r5, pc}
 8004b20:	20000418 	.word	0x20000418

08004b24 <malloc>:
 8004b24:	4b02      	ldr	r3, [pc, #8]	; (8004b30 <malloc+0xc>)
 8004b26:	4601      	mov	r1, r0
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	f000 b823 	b.w	8004b74 <_malloc_r>
 8004b2e:	bf00      	nop
 8004b30:	2000007c 	.word	0x2000007c

08004b34 <sbrk_aligned>:
 8004b34:	b570      	push	{r4, r5, r6, lr}
 8004b36:	4e0e      	ldr	r6, [pc, #56]	; (8004b70 <sbrk_aligned+0x3c>)
 8004b38:	460c      	mov	r4, r1
 8004b3a:	6831      	ldr	r1, [r6, #0]
 8004b3c:	4605      	mov	r5, r0
 8004b3e:	b911      	cbnz	r1, 8004b46 <sbrk_aligned+0x12>
 8004b40:	f000 fe40 	bl	80057c4 <_sbrk_r>
 8004b44:	6030      	str	r0, [r6, #0]
 8004b46:	4621      	mov	r1, r4
 8004b48:	4628      	mov	r0, r5
 8004b4a:	f000 fe3b 	bl	80057c4 <_sbrk_r>
 8004b4e:	1c43      	adds	r3, r0, #1
 8004b50:	d00a      	beq.n	8004b68 <sbrk_aligned+0x34>
 8004b52:	1cc4      	adds	r4, r0, #3
 8004b54:	f024 0403 	bic.w	r4, r4, #3
 8004b58:	42a0      	cmp	r0, r4
 8004b5a:	d007      	beq.n	8004b6c <sbrk_aligned+0x38>
 8004b5c:	1a21      	subs	r1, r4, r0
 8004b5e:	4628      	mov	r0, r5
 8004b60:	f000 fe30 	bl	80057c4 <_sbrk_r>
 8004b64:	3001      	adds	r0, #1
 8004b66:	d101      	bne.n	8004b6c <sbrk_aligned+0x38>
 8004b68:	f04f 34ff 	mov.w	r4, #4294967295
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	2000041c 	.word	0x2000041c

08004b74 <_malloc_r>:
 8004b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b78:	1ccd      	adds	r5, r1, #3
 8004b7a:	f025 0503 	bic.w	r5, r5, #3
 8004b7e:	3508      	adds	r5, #8
 8004b80:	2d0c      	cmp	r5, #12
 8004b82:	bf38      	it	cc
 8004b84:	250c      	movcc	r5, #12
 8004b86:	2d00      	cmp	r5, #0
 8004b88:	4607      	mov	r7, r0
 8004b8a:	db01      	blt.n	8004b90 <_malloc_r+0x1c>
 8004b8c:	42a9      	cmp	r1, r5
 8004b8e:	d905      	bls.n	8004b9c <_malloc_r+0x28>
 8004b90:	230c      	movs	r3, #12
 8004b92:	603b      	str	r3, [r7, #0]
 8004b94:	2600      	movs	r6, #0
 8004b96:	4630      	mov	r0, r6
 8004b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b9c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004c70 <_malloc_r+0xfc>
 8004ba0:	f000 f868 	bl	8004c74 <__malloc_lock>
 8004ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ba8:	461c      	mov	r4, r3
 8004baa:	bb5c      	cbnz	r4, 8004c04 <_malloc_r+0x90>
 8004bac:	4629      	mov	r1, r5
 8004bae:	4638      	mov	r0, r7
 8004bb0:	f7ff ffc0 	bl	8004b34 <sbrk_aligned>
 8004bb4:	1c43      	adds	r3, r0, #1
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	d155      	bne.n	8004c66 <_malloc_r+0xf2>
 8004bba:	f8d8 4000 	ldr.w	r4, [r8]
 8004bbe:	4626      	mov	r6, r4
 8004bc0:	2e00      	cmp	r6, #0
 8004bc2:	d145      	bne.n	8004c50 <_malloc_r+0xdc>
 8004bc4:	2c00      	cmp	r4, #0
 8004bc6:	d048      	beq.n	8004c5a <_malloc_r+0xe6>
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	4631      	mov	r1, r6
 8004bcc:	4638      	mov	r0, r7
 8004bce:	eb04 0903 	add.w	r9, r4, r3
 8004bd2:	f000 fdf7 	bl	80057c4 <_sbrk_r>
 8004bd6:	4581      	cmp	r9, r0
 8004bd8:	d13f      	bne.n	8004c5a <_malloc_r+0xe6>
 8004bda:	6821      	ldr	r1, [r4, #0]
 8004bdc:	1a6d      	subs	r5, r5, r1
 8004bde:	4629      	mov	r1, r5
 8004be0:	4638      	mov	r0, r7
 8004be2:	f7ff ffa7 	bl	8004b34 <sbrk_aligned>
 8004be6:	3001      	adds	r0, #1
 8004be8:	d037      	beq.n	8004c5a <_malloc_r+0xe6>
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	442b      	add	r3, r5
 8004bee:	6023      	str	r3, [r4, #0]
 8004bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d038      	beq.n	8004c6a <_malloc_r+0xf6>
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	42a2      	cmp	r2, r4
 8004bfc:	d12b      	bne.n	8004c56 <_malloc_r+0xe2>
 8004bfe:	2200      	movs	r2, #0
 8004c00:	605a      	str	r2, [r3, #4]
 8004c02:	e00f      	b.n	8004c24 <_malloc_r+0xb0>
 8004c04:	6822      	ldr	r2, [r4, #0]
 8004c06:	1b52      	subs	r2, r2, r5
 8004c08:	d41f      	bmi.n	8004c4a <_malloc_r+0xd6>
 8004c0a:	2a0b      	cmp	r2, #11
 8004c0c:	d917      	bls.n	8004c3e <_malloc_r+0xca>
 8004c0e:	1961      	adds	r1, r4, r5
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	6025      	str	r5, [r4, #0]
 8004c14:	bf18      	it	ne
 8004c16:	6059      	strne	r1, [r3, #4]
 8004c18:	6863      	ldr	r3, [r4, #4]
 8004c1a:	bf08      	it	eq
 8004c1c:	f8c8 1000 	streq.w	r1, [r8]
 8004c20:	5162      	str	r2, [r4, r5]
 8004c22:	604b      	str	r3, [r1, #4]
 8004c24:	4638      	mov	r0, r7
 8004c26:	f104 060b 	add.w	r6, r4, #11
 8004c2a:	f000 f829 	bl	8004c80 <__malloc_unlock>
 8004c2e:	f026 0607 	bic.w	r6, r6, #7
 8004c32:	1d23      	adds	r3, r4, #4
 8004c34:	1af2      	subs	r2, r6, r3
 8004c36:	d0ae      	beq.n	8004b96 <_malloc_r+0x22>
 8004c38:	1b9b      	subs	r3, r3, r6
 8004c3a:	50a3      	str	r3, [r4, r2]
 8004c3c:	e7ab      	b.n	8004b96 <_malloc_r+0x22>
 8004c3e:	42a3      	cmp	r3, r4
 8004c40:	6862      	ldr	r2, [r4, #4]
 8004c42:	d1dd      	bne.n	8004c00 <_malloc_r+0x8c>
 8004c44:	f8c8 2000 	str.w	r2, [r8]
 8004c48:	e7ec      	b.n	8004c24 <_malloc_r+0xb0>
 8004c4a:	4623      	mov	r3, r4
 8004c4c:	6864      	ldr	r4, [r4, #4]
 8004c4e:	e7ac      	b.n	8004baa <_malloc_r+0x36>
 8004c50:	4634      	mov	r4, r6
 8004c52:	6876      	ldr	r6, [r6, #4]
 8004c54:	e7b4      	b.n	8004bc0 <_malloc_r+0x4c>
 8004c56:	4613      	mov	r3, r2
 8004c58:	e7cc      	b.n	8004bf4 <_malloc_r+0x80>
 8004c5a:	230c      	movs	r3, #12
 8004c5c:	603b      	str	r3, [r7, #0]
 8004c5e:	4638      	mov	r0, r7
 8004c60:	f000 f80e 	bl	8004c80 <__malloc_unlock>
 8004c64:	e797      	b.n	8004b96 <_malloc_r+0x22>
 8004c66:	6025      	str	r5, [r4, #0]
 8004c68:	e7dc      	b.n	8004c24 <_malloc_r+0xb0>
 8004c6a:	605b      	str	r3, [r3, #4]
 8004c6c:	deff      	udf	#255	; 0xff
 8004c6e:	bf00      	nop
 8004c70:	20000418 	.word	0x20000418

08004c74 <__malloc_lock>:
 8004c74:	4801      	ldr	r0, [pc, #4]	; (8004c7c <__malloc_lock+0x8>)
 8004c76:	f7ff b88c 	b.w	8003d92 <__retarget_lock_acquire_recursive>
 8004c7a:	bf00      	nop
 8004c7c:	20000414 	.word	0x20000414

08004c80 <__malloc_unlock>:
 8004c80:	4801      	ldr	r0, [pc, #4]	; (8004c88 <__malloc_unlock+0x8>)
 8004c82:	f7ff b887 	b.w	8003d94 <__retarget_lock_release_recursive>
 8004c86:	bf00      	nop
 8004c88:	20000414 	.word	0x20000414

08004c8c <_Balloc>:
 8004c8c:	b570      	push	{r4, r5, r6, lr}
 8004c8e:	69c6      	ldr	r6, [r0, #28]
 8004c90:	4604      	mov	r4, r0
 8004c92:	460d      	mov	r5, r1
 8004c94:	b976      	cbnz	r6, 8004cb4 <_Balloc+0x28>
 8004c96:	2010      	movs	r0, #16
 8004c98:	f7ff ff44 	bl	8004b24 <malloc>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	61e0      	str	r0, [r4, #28]
 8004ca0:	b920      	cbnz	r0, 8004cac <_Balloc+0x20>
 8004ca2:	4b18      	ldr	r3, [pc, #96]	; (8004d04 <_Balloc+0x78>)
 8004ca4:	4818      	ldr	r0, [pc, #96]	; (8004d08 <_Balloc+0x7c>)
 8004ca6:	216b      	movs	r1, #107	; 0x6b
 8004ca8:	f000 fdaa 	bl	8005800 <__assert_func>
 8004cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004cb0:	6006      	str	r6, [r0, #0]
 8004cb2:	60c6      	str	r6, [r0, #12]
 8004cb4:	69e6      	ldr	r6, [r4, #28]
 8004cb6:	68f3      	ldr	r3, [r6, #12]
 8004cb8:	b183      	cbz	r3, 8004cdc <_Balloc+0x50>
 8004cba:	69e3      	ldr	r3, [r4, #28]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004cc2:	b9b8      	cbnz	r0, 8004cf4 <_Balloc+0x68>
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	fa01 f605 	lsl.w	r6, r1, r5
 8004cca:	1d72      	adds	r2, r6, #5
 8004ccc:	0092      	lsls	r2, r2, #2
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f000 fdb4 	bl	800583c <_calloc_r>
 8004cd4:	b160      	cbz	r0, 8004cf0 <_Balloc+0x64>
 8004cd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004cda:	e00e      	b.n	8004cfa <_Balloc+0x6e>
 8004cdc:	2221      	movs	r2, #33	; 0x21
 8004cde:	2104      	movs	r1, #4
 8004ce0:	4620      	mov	r0, r4
 8004ce2:	f000 fdab 	bl	800583c <_calloc_r>
 8004ce6:	69e3      	ldr	r3, [r4, #28]
 8004ce8:	60f0      	str	r0, [r6, #12]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1e4      	bne.n	8004cba <_Balloc+0x2e>
 8004cf0:	2000      	movs	r0, #0
 8004cf2:	bd70      	pop	{r4, r5, r6, pc}
 8004cf4:	6802      	ldr	r2, [r0, #0]
 8004cf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004d00:	e7f7      	b.n	8004cf2 <_Balloc+0x66>
 8004d02:	bf00      	nop
 8004d04:	080066e1 	.word	0x080066e1
 8004d08:	08006761 	.word	0x08006761

08004d0c <_Bfree>:
 8004d0c:	b570      	push	{r4, r5, r6, lr}
 8004d0e:	69c6      	ldr	r6, [r0, #28]
 8004d10:	4605      	mov	r5, r0
 8004d12:	460c      	mov	r4, r1
 8004d14:	b976      	cbnz	r6, 8004d34 <_Bfree+0x28>
 8004d16:	2010      	movs	r0, #16
 8004d18:	f7ff ff04 	bl	8004b24 <malloc>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	61e8      	str	r0, [r5, #28]
 8004d20:	b920      	cbnz	r0, 8004d2c <_Bfree+0x20>
 8004d22:	4b09      	ldr	r3, [pc, #36]	; (8004d48 <_Bfree+0x3c>)
 8004d24:	4809      	ldr	r0, [pc, #36]	; (8004d4c <_Bfree+0x40>)
 8004d26:	218f      	movs	r1, #143	; 0x8f
 8004d28:	f000 fd6a 	bl	8005800 <__assert_func>
 8004d2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d30:	6006      	str	r6, [r0, #0]
 8004d32:	60c6      	str	r6, [r0, #12]
 8004d34:	b13c      	cbz	r4, 8004d46 <_Bfree+0x3a>
 8004d36:	69eb      	ldr	r3, [r5, #28]
 8004d38:	6862      	ldr	r2, [r4, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d40:	6021      	str	r1, [r4, #0]
 8004d42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d46:	bd70      	pop	{r4, r5, r6, pc}
 8004d48:	080066e1 	.word	0x080066e1
 8004d4c:	08006761 	.word	0x08006761

08004d50 <__multadd>:
 8004d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d54:	690d      	ldr	r5, [r1, #16]
 8004d56:	4607      	mov	r7, r0
 8004d58:	460c      	mov	r4, r1
 8004d5a:	461e      	mov	r6, r3
 8004d5c:	f101 0c14 	add.w	ip, r1, #20
 8004d60:	2000      	movs	r0, #0
 8004d62:	f8dc 3000 	ldr.w	r3, [ip]
 8004d66:	b299      	uxth	r1, r3
 8004d68:	fb02 6101 	mla	r1, r2, r1, r6
 8004d6c:	0c1e      	lsrs	r6, r3, #16
 8004d6e:	0c0b      	lsrs	r3, r1, #16
 8004d70:	fb02 3306 	mla	r3, r2, r6, r3
 8004d74:	b289      	uxth	r1, r1
 8004d76:	3001      	adds	r0, #1
 8004d78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004d7c:	4285      	cmp	r5, r0
 8004d7e:	f84c 1b04 	str.w	r1, [ip], #4
 8004d82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004d86:	dcec      	bgt.n	8004d62 <__multadd+0x12>
 8004d88:	b30e      	cbz	r6, 8004dce <__multadd+0x7e>
 8004d8a:	68a3      	ldr	r3, [r4, #8]
 8004d8c:	42ab      	cmp	r3, r5
 8004d8e:	dc19      	bgt.n	8004dc4 <__multadd+0x74>
 8004d90:	6861      	ldr	r1, [r4, #4]
 8004d92:	4638      	mov	r0, r7
 8004d94:	3101      	adds	r1, #1
 8004d96:	f7ff ff79 	bl	8004c8c <_Balloc>
 8004d9a:	4680      	mov	r8, r0
 8004d9c:	b928      	cbnz	r0, 8004daa <__multadd+0x5a>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	4b0c      	ldr	r3, [pc, #48]	; (8004dd4 <__multadd+0x84>)
 8004da2:	480d      	ldr	r0, [pc, #52]	; (8004dd8 <__multadd+0x88>)
 8004da4:	21ba      	movs	r1, #186	; 0xba
 8004da6:	f000 fd2b 	bl	8005800 <__assert_func>
 8004daa:	6922      	ldr	r2, [r4, #16]
 8004dac:	3202      	adds	r2, #2
 8004dae:	f104 010c 	add.w	r1, r4, #12
 8004db2:	0092      	lsls	r2, r2, #2
 8004db4:	300c      	adds	r0, #12
 8004db6:	f000 fd15 	bl	80057e4 <memcpy>
 8004dba:	4621      	mov	r1, r4
 8004dbc:	4638      	mov	r0, r7
 8004dbe:	f7ff ffa5 	bl	8004d0c <_Bfree>
 8004dc2:	4644      	mov	r4, r8
 8004dc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004dc8:	3501      	adds	r5, #1
 8004dca:	615e      	str	r6, [r3, #20]
 8004dcc:	6125      	str	r5, [r4, #16]
 8004dce:	4620      	mov	r0, r4
 8004dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dd4:	08006750 	.word	0x08006750
 8004dd8:	08006761 	.word	0x08006761

08004ddc <__hi0bits>:
 8004ddc:	0c03      	lsrs	r3, r0, #16
 8004dde:	041b      	lsls	r3, r3, #16
 8004de0:	b9d3      	cbnz	r3, 8004e18 <__hi0bits+0x3c>
 8004de2:	0400      	lsls	r0, r0, #16
 8004de4:	2310      	movs	r3, #16
 8004de6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004dea:	bf04      	itt	eq
 8004dec:	0200      	lsleq	r0, r0, #8
 8004dee:	3308      	addeq	r3, #8
 8004df0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004df4:	bf04      	itt	eq
 8004df6:	0100      	lsleq	r0, r0, #4
 8004df8:	3304      	addeq	r3, #4
 8004dfa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004dfe:	bf04      	itt	eq
 8004e00:	0080      	lsleq	r0, r0, #2
 8004e02:	3302      	addeq	r3, #2
 8004e04:	2800      	cmp	r0, #0
 8004e06:	db05      	blt.n	8004e14 <__hi0bits+0x38>
 8004e08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004e0c:	f103 0301 	add.w	r3, r3, #1
 8004e10:	bf08      	it	eq
 8004e12:	2320      	moveq	r3, #32
 8004e14:	4618      	mov	r0, r3
 8004e16:	4770      	bx	lr
 8004e18:	2300      	movs	r3, #0
 8004e1a:	e7e4      	b.n	8004de6 <__hi0bits+0xa>

08004e1c <__lo0bits>:
 8004e1c:	6803      	ldr	r3, [r0, #0]
 8004e1e:	f013 0207 	ands.w	r2, r3, #7
 8004e22:	d00c      	beq.n	8004e3e <__lo0bits+0x22>
 8004e24:	07d9      	lsls	r1, r3, #31
 8004e26:	d422      	bmi.n	8004e6e <__lo0bits+0x52>
 8004e28:	079a      	lsls	r2, r3, #30
 8004e2a:	bf49      	itett	mi
 8004e2c:	085b      	lsrmi	r3, r3, #1
 8004e2e:	089b      	lsrpl	r3, r3, #2
 8004e30:	6003      	strmi	r3, [r0, #0]
 8004e32:	2201      	movmi	r2, #1
 8004e34:	bf5c      	itt	pl
 8004e36:	6003      	strpl	r3, [r0, #0]
 8004e38:	2202      	movpl	r2, #2
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	4770      	bx	lr
 8004e3e:	b299      	uxth	r1, r3
 8004e40:	b909      	cbnz	r1, 8004e46 <__lo0bits+0x2a>
 8004e42:	0c1b      	lsrs	r3, r3, #16
 8004e44:	2210      	movs	r2, #16
 8004e46:	b2d9      	uxtb	r1, r3
 8004e48:	b909      	cbnz	r1, 8004e4e <__lo0bits+0x32>
 8004e4a:	3208      	adds	r2, #8
 8004e4c:	0a1b      	lsrs	r3, r3, #8
 8004e4e:	0719      	lsls	r1, r3, #28
 8004e50:	bf04      	itt	eq
 8004e52:	091b      	lsreq	r3, r3, #4
 8004e54:	3204      	addeq	r2, #4
 8004e56:	0799      	lsls	r1, r3, #30
 8004e58:	bf04      	itt	eq
 8004e5a:	089b      	lsreq	r3, r3, #2
 8004e5c:	3202      	addeq	r2, #2
 8004e5e:	07d9      	lsls	r1, r3, #31
 8004e60:	d403      	bmi.n	8004e6a <__lo0bits+0x4e>
 8004e62:	085b      	lsrs	r3, r3, #1
 8004e64:	f102 0201 	add.w	r2, r2, #1
 8004e68:	d003      	beq.n	8004e72 <__lo0bits+0x56>
 8004e6a:	6003      	str	r3, [r0, #0]
 8004e6c:	e7e5      	b.n	8004e3a <__lo0bits+0x1e>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	e7e3      	b.n	8004e3a <__lo0bits+0x1e>
 8004e72:	2220      	movs	r2, #32
 8004e74:	e7e1      	b.n	8004e3a <__lo0bits+0x1e>
	...

08004e78 <__i2b>:
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	460c      	mov	r4, r1
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	f7ff ff05 	bl	8004c8c <_Balloc>
 8004e82:	4602      	mov	r2, r0
 8004e84:	b928      	cbnz	r0, 8004e92 <__i2b+0x1a>
 8004e86:	4b05      	ldr	r3, [pc, #20]	; (8004e9c <__i2b+0x24>)
 8004e88:	4805      	ldr	r0, [pc, #20]	; (8004ea0 <__i2b+0x28>)
 8004e8a:	f240 1145 	movw	r1, #325	; 0x145
 8004e8e:	f000 fcb7 	bl	8005800 <__assert_func>
 8004e92:	2301      	movs	r3, #1
 8004e94:	6144      	str	r4, [r0, #20]
 8004e96:	6103      	str	r3, [r0, #16]
 8004e98:	bd10      	pop	{r4, pc}
 8004e9a:	bf00      	nop
 8004e9c:	08006750 	.word	0x08006750
 8004ea0:	08006761 	.word	0x08006761

08004ea4 <__multiply>:
 8004ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea8:	4691      	mov	r9, r2
 8004eaa:	690a      	ldr	r2, [r1, #16]
 8004eac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	bfb8      	it	lt
 8004eb4:	460b      	movlt	r3, r1
 8004eb6:	460c      	mov	r4, r1
 8004eb8:	bfbc      	itt	lt
 8004eba:	464c      	movlt	r4, r9
 8004ebc:	4699      	movlt	r9, r3
 8004ebe:	6927      	ldr	r7, [r4, #16]
 8004ec0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004ec4:	68a3      	ldr	r3, [r4, #8]
 8004ec6:	6861      	ldr	r1, [r4, #4]
 8004ec8:	eb07 060a 	add.w	r6, r7, sl
 8004ecc:	42b3      	cmp	r3, r6
 8004ece:	b085      	sub	sp, #20
 8004ed0:	bfb8      	it	lt
 8004ed2:	3101      	addlt	r1, #1
 8004ed4:	f7ff feda 	bl	8004c8c <_Balloc>
 8004ed8:	b930      	cbnz	r0, 8004ee8 <__multiply+0x44>
 8004eda:	4602      	mov	r2, r0
 8004edc:	4b44      	ldr	r3, [pc, #272]	; (8004ff0 <__multiply+0x14c>)
 8004ede:	4845      	ldr	r0, [pc, #276]	; (8004ff4 <__multiply+0x150>)
 8004ee0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004ee4:	f000 fc8c 	bl	8005800 <__assert_func>
 8004ee8:	f100 0514 	add.w	r5, r0, #20
 8004eec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004ef0:	462b      	mov	r3, r5
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	4543      	cmp	r3, r8
 8004ef6:	d321      	bcc.n	8004f3c <__multiply+0x98>
 8004ef8:	f104 0314 	add.w	r3, r4, #20
 8004efc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004f00:	f109 0314 	add.w	r3, r9, #20
 8004f04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004f08:	9202      	str	r2, [sp, #8]
 8004f0a:	1b3a      	subs	r2, r7, r4
 8004f0c:	3a15      	subs	r2, #21
 8004f0e:	f022 0203 	bic.w	r2, r2, #3
 8004f12:	3204      	adds	r2, #4
 8004f14:	f104 0115 	add.w	r1, r4, #21
 8004f18:	428f      	cmp	r7, r1
 8004f1a:	bf38      	it	cc
 8004f1c:	2204      	movcc	r2, #4
 8004f1e:	9201      	str	r2, [sp, #4]
 8004f20:	9a02      	ldr	r2, [sp, #8]
 8004f22:	9303      	str	r3, [sp, #12]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d80c      	bhi.n	8004f42 <__multiply+0x9e>
 8004f28:	2e00      	cmp	r6, #0
 8004f2a:	dd03      	ble.n	8004f34 <__multiply+0x90>
 8004f2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d05b      	beq.n	8004fec <__multiply+0x148>
 8004f34:	6106      	str	r6, [r0, #16]
 8004f36:	b005      	add	sp, #20
 8004f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f3c:	f843 2b04 	str.w	r2, [r3], #4
 8004f40:	e7d8      	b.n	8004ef4 <__multiply+0x50>
 8004f42:	f8b3 a000 	ldrh.w	sl, [r3]
 8004f46:	f1ba 0f00 	cmp.w	sl, #0
 8004f4a:	d024      	beq.n	8004f96 <__multiply+0xf2>
 8004f4c:	f104 0e14 	add.w	lr, r4, #20
 8004f50:	46a9      	mov	r9, r5
 8004f52:	f04f 0c00 	mov.w	ip, #0
 8004f56:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004f5a:	f8d9 1000 	ldr.w	r1, [r9]
 8004f5e:	fa1f fb82 	uxth.w	fp, r2
 8004f62:	b289      	uxth	r1, r1
 8004f64:	fb0a 110b 	mla	r1, sl, fp, r1
 8004f68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004f6c:	f8d9 2000 	ldr.w	r2, [r9]
 8004f70:	4461      	add	r1, ip
 8004f72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f76:	fb0a c20b 	mla	r2, sl, fp, ip
 8004f7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004f7e:	b289      	uxth	r1, r1
 8004f80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004f84:	4577      	cmp	r7, lr
 8004f86:	f849 1b04 	str.w	r1, [r9], #4
 8004f8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f8e:	d8e2      	bhi.n	8004f56 <__multiply+0xb2>
 8004f90:	9a01      	ldr	r2, [sp, #4]
 8004f92:	f845 c002 	str.w	ip, [r5, r2]
 8004f96:	9a03      	ldr	r2, [sp, #12]
 8004f98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	f1b9 0f00 	cmp.w	r9, #0
 8004fa2:	d021      	beq.n	8004fe8 <__multiply+0x144>
 8004fa4:	6829      	ldr	r1, [r5, #0]
 8004fa6:	f104 0c14 	add.w	ip, r4, #20
 8004faa:	46ae      	mov	lr, r5
 8004fac:	f04f 0a00 	mov.w	sl, #0
 8004fb0:	f8bc b000 	ldrh.w	fp, [ip]
 8004fb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004fb8:	fb09 220b 	mla	r2, r9, fp, r2
 8004fbc:	4452      	add	r2, sl
 8004fbe:	b289      	uxth	r1, r1
 8004fc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004fc4:	f84e 1b04 	str.w	r1, [lr], #4
 8004fc8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004fcc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004fd0:	f8be 1000 	ldrh.w	r1, [lr]
 8004fd4:	fb09 110a 	mla	r1, r9, sl, r1
 8004fd8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004fdc:	4567      	cmp	r7, ip
 8004fde:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004fe2:	d8e5      	bhi.n	8004fb0 <__multiply+0x10c>
 8004fe4:	9a01      	ldr	r2, [sp, #4]
 8004fe6:	50a9      	str	r1, [r5, r2]
 8004fe8:	3504      	adds	r5, #4
 8004fea:	e799      	b.n	8004f20 <__multiply+0x7c>
 8004fec:	3e01      	subs	r6, #1
 8004fee:	e79b      	b.n	8004f28 <__multiply+0x84>
 8004ff0:	08006750 	.word	0x08006750
 8004ff4:	08006761 	.word	0x08006761

08004ff8 <__pow5mult>:
 8004ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ffc:	4615      	mov	r5, r2
 8004ffe:	f012 0203 	ands.w	r2, r2, #3
 8005002:	4606      	mov	r6, r0
 8005004:	460f      	mov	r7, r1
 8005006:	d007      	beq.n	8005018 <__pow5mult+0x20>
 8005008:	4c25      	ldr	r4, [pc, #148]	; (80050a0 <__pow5mult+0xa8>)
 800500a:	3a01      	subs	r2, #1
 800500c:	2300      	movs	r3, #0
 800500e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005012:	f7ff fe9d 	bl	8004d50 <__multadd>
 8005016:	4607      	mov	r7, r0
 8005018:	10ad      	asrs	r5, r5, #2
 800501a:	d03d      	beq.n	8005098 <__pow5mult+0xa0>
 800501c:	69f4      	ldr	r4, [r6, #28]
 800501e:	b97c      	cbnz	r4, 8005040 <__pow5mult+0x48>
 8005020:	2010      	movs	r0, #16
 8005022:	f7ff fd7f 	bl	8004b24 <malloc>
 8005026:	4602      	mov	r2, r0
 8005028:	61f0      	str	r0, [r6, #28]
 800502a:	b928      	cbnz	r0, 8005038 <__pow5mult+0x40>
 800502c:	4b1d      	ldr	r3, [pc, #116]	; (80050a4 <__pow5mult+0xac>)
 800502e:	481e      	ldr	r0, [pc, #120]	; (80050a8 <__pow5mult+0xb0>)
 8005030:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005034:	f000 fbe4 	bl	8005800 <__assert_func>
 8005038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800503c:	6004      	str	r4, [r0, #0]
 800503e:	60c4      	str	r4, [r0, #12]
 8005040:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005048:	b94c      	cbnz	r4, 800505e <__pow5mult+0x66>
 800504a:	f240 2171 	movw	r1, #625	; 0x271
 800504e:	4630      	mov	r0, r6
 8005050:	f7ff ff12 	bl	8004e78 <__i2b>
 8005054:	2300      	movs	r3, #0
 8005056:	f8c8 0008 	str.w	r0, [r8, #8]
 800505a:	4604      	mov	r4, r0
 800505c:	6003      	str	r3, [r0, #0]
 800505e:	f04f 0900 	mov.w	r9, #0
 8005062:	07eb      	lsls	r3, r5, #31
 8005064:	d50a      	bpl.n	800507c <__pow5mult+0x84>
 8005066:	4639      	mov	r1, r7
 8005068:	4622      	mov	r2, r4
 800506a:	4630      	mov	r0, r6
 800506c:	f7ff ff1a 	bl	8004ea4 <__multiply>
 8005070:	4639      	mov	r1, r7
 8005072:	4680      	mov	r8, r0
 8005074:	4630      	mov	r0, r6
 8005076:	f7ff fe49 	bl	8004d0c <_Bfree>
 800507a:	4647      	mov	r7, r8
 800507c:	106d      	asrs	r5, r5, #1
 800507e:	d00b      	beq.n	8005098 <__pow5mult+0xa0>
 8005080:	6820      	ldr	r0, [r4, #0]
 8005082:	b938      	cbnz	r0, 8005094 <__pow5mult+0x9c>
 8005084:	4622      	mov	r2, r4
 8005086:	4621      	mov	r1, r4
 8005088:	4630      	mov	r0, r6
 800508a:	f7ff ff0b 	bl	8004ea4 <__multiply>
 800508e:	6020      	str	r0, [r4, #0]
 8005090:	f8c0 9000 	str.w	r9, [r0]
 8005094:	4604      	mov	r4, r0
 8005096:	e7e4      	b.n	8005062 <__pow5mult+0x6a>
 8005098:	4638      	mov	r0, r7
 800509a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800509e:	bf00      	nop
 80050a0:	080068b0 	.word	0x080068b0
 80050a4:	080066e1 	.word	0x080066e1
 80050a8:	08006761 	.word	0x08006761

080050ac <__lshift>:
 80050ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b0:	460c      	mov	r4, r1
 80050b2:	6849      	ldr	r1, [r1, #4]
 80050b4:	6923      	ldr	r3, [r4, #16]
 80050b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80050ba:	68a3      	ldr	r3, [r4, #8]
 80050bc:	4607      	mov	r7, r0
 80050be:	4691      	mov	r9, r2
 80050c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80050c4:	f108 0601 	add.w	r6, r8, #1
 80050c8:	42b3      	cmp	r3, r6
 80050ca:	db0b      	blt.n	80050e4 <__lshift+0x38>
 80050cc:	4638      	mov	r0, r7
 80050ce:	f7ff fddd 	bl	8004c8c <_Balloc>
 80050d2:	4605      	mov	r5, r0
 80050d4:	b948      	cbnz	r0, 80050ea <__lshift+0x3e>
 80050d6:	4602      	mov	r2, r0
 80050d8:	4b28      	ldr	r3, [pc, #160]	; (800517c <__lshift+0xd0>)
 80050da:	4829      	ldr	r0, [pc, #164]	; (8005180 <__lshift+0xd4>)
 80050dc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80050e0:	f000 fb8e 	bl	8005800 <__assert_func>
 80050e4:	3101      	adds	r1, #1
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	e7ee      	b.n	80050c8 <__lshift+0x1c>
 80050ea:	2300      	movs	r3, #0
 80050ec:	f100 0114 	add.w	r1, r0, #20
 80050f0:	f100 0210 	add.w	r2, r0, #16
 80050f4:	4618      	mov	r0, r3
 80050f6:	4553      	cmp	r3, sl
 80050f8:	db33      	blt.n	8005162 <__lshift+0xb6>
 80050fa:	6920      	ldr	r0, [r4, #16]
 80050fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005100:	f104 0314 	add.w	r3, r4, #20
 8005104:	f019 091f 	ands.w	r9, r9, #31
 8005108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800510c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005110:	d02b      	beq.n	800516a <__lshift+0xbe>
 8005112:	f1c9 0e20 	rsb	lr, r9, #32
 8005116:	468a      	mov	sl, r1
 8005118:	2200      	movs	r2, #0
 800511a:	6818      	ldr	r0, [r3, #0]
 800511c:	fa00 f009 	lsl.w	r0, r0, r9
 8005120:	4310      	orrs	r0, r2
 8005122:	f84a 0b04 	str.w	r0, [sl], #4
 8005126:	f853 2b04 	ldr.w	r2, [r3], #4
 800512a:	459c      	cmp	ip, r3
 800512c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005130:	d8f3      	bhi.n	800511a <__lshift+0x6e>
 8005132:	ebac 0304 	sub.w	r3, ip, r4
 8005136:	3b15      	subs	r3, #21
 8005138:	f023 0303 	bic.w	r3, r3, #3
 800513c:	3304      	adds	r3, #4
 800513e:	f104 0015 	add.w	r0, r4, #21
 8005142:	4584      	cmp	ip, r0
 8005144:	bf38      	it	cc
 8005146:	2304      	movcc	r3, #4
 8005148:	50ca      	str	r2, [r1, r3]
 800514a:	b10a      	cbz	r2, 8005150 <__lshift+0xa4>
 800514c:	f108 0602 	add.w	r6, r8, #2
 8005150:	3e01      	subs	r6, #1
 8005152:	4638      	mov	r0, r7
 8005154:	612e      	str	r6, [r5, #16]
 8005156:	4621      	mov	r1, r4
 8005158:	f7ff fdd8 	bl	8004d0c <_Bfree>
 800515c:	4628      	mov	r0, r5
 800515e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005162:	f842 0f04 	str.w	r0, [r2, #4]!
 8005166:	3301      	adds	r3, #1
 8005168:	e7c5      	b.n	80050f6 <__lshift+0x4a>
 800516a:	3904      	subs	r1, #4
 800516c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005170:	f841 2f04 	str.w	r2, [r1, #4]!
 8005174:	459c      	cmp	ip, r3
 8005176:	d8f9      	bhi.n	800516c <__lshift+0xc0>
 8005178:	e7ea      	b.n	8005150 <__lshift+0xa4>
 800517a:	bf00      	nop
 800517c:	08006750 	.word	0x08006750
 8005180:	08006761 	.word	0x08006761

08005184 <__mcmp>:
 8005184:	b530      	push	{r4, r5, lr}
 8005186:	6902      	ldr	r2, [r0, #16]
 8005188:	690c      	ldr	r4, [r1, #16]
 800518a:	1b12      	subs	r2, r2, r4
 800518c:	d10e      	bne.n	80051ac <__mcmp+0x28>
 800518e:	f100 0314 	add.w	r3, r0, #20
 8005192:	3114      	adds	r1, #20
 8005194:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005198:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800519c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80051a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80051a4:	42a5      	cmp	r5, r4
 80051a6:	d003      	beq.n	80051b0 <__mcmp+0x2c>
 80051a8:	d305      	bcc.n	80051b6 <__mcmp+0x32>
 80051aa:	2201      	movs	r2, #1
 80051ac:	4610      	mov	r0, r2
 80051ae:	bd30      	pop	{r4, r5, pc}
 80051b0:	4283      	cmp	r3, r0
 80051b2:	d3f3      	bcc.n	800519c <__mcmp+0x18>
 80051b4:	e7fa      	b.n	80051ac <__mcmp+0x28>
 80051b6:	f04f 32ff 	mov.w	r2, #4294967295
 80051ba:	e7f7      	b.n	80051ac <__mcmp+0x28>

080051bc <__mdiff>:
 80051bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c0:	460c      	mov	r4, r1
 80051c2:	4606      	mov	r6, r0
 80051c4:	4611      	mov	r1, r2
 80051c6:	4620      	mov	r0, r4
 80051c8:	4690      	mov	r8, r2
 80051ca:	f7ff ffdb 	bl	8005184 <__mcmp>
 80051ce:	1e05      	subs	r5, r0, #0
 80051d0:	d110      	bne.n	80051f4 <__mdiff+0x38>
 80051d2:	4629      	mov	r1, r5
 80051d4:	4630      	mov	r0, r6
 80051d6:	f7ff fd59 	bl	8004c8c <_Balloc>
 80051da:	b930      	cbnz	r0, 80051ea <__mdiff+0x2e>
 80051dc:	4b3a      	ldr	r3, [pc, #232]	; (80052c8 <__mdiff+0x10c>)
 80051de:	4602      	mov	r2, r0
 80051e0:	f240 2137 	movw	r1, #567	; 0x237
 80051e4:	4839      	ldr	r0, [pc, #228]	; (80052cc <__mdiff+0x110>)
 80051e6:	f000 fb0b 	bl	8005800 <__assert_func>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80051f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f4:	bfa4      	itt	ge
 80051f6:	4643      	movge	r3, r8
 80051f8:	46a0      	movge	r8, r4
 80051fa:	4630      	mov	r0, r6
 80051fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005200:	bfa6      	itte	ge
 8005202:	461c      	movge	r4, r3
 8005204:	2500      	movge	r5, #0
 8005206:	2501      	movlt	r5, #1
 8005208:	f7ff fd40 	bl	8004c8c <_Balloc>
 800520c:	b920      	cbnz	r0, 8005218 <__mdiff+0x5c>
 800520e:	4b2e      	ldr	r3, [pc, #184]	; (80052c8 <__mdiff+0x10c>)
 8005210:	4602      	mov	r2, r0
 8005212:	f240 2145 	movw	r1, #581	; 0x245
 8005216:	e7e5      	b.n	80051e4 <__mdiff+0x28>
 8005218:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800521c:	6926      	ldr	r6, [r4, #16]
 800521e:	60c5      	str	r5, [r0, #12]
 8005220:	f104 0914 	add.w	r9, r4, #20
 8005224:	f108 0514 	add.w	r5, r8, #20
 8005228:	f100 0e14 	add.w	lr, r0, #20
 800522c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005230:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005234:	f108 0210 	add.w	r2, r8, #16
 8005238:	46f2      	mov	sl, lr
 800523a:	2100      	movs	r1, #0
 800523c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005240:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005244:	fa11 f88b 	uxtah	r8, r1, fp
 8005248:	b299      	uxth	r1, r3
 800524a:	0c1b      	lsrs	r3, r3, #16
 800524c:	eba8 0801 	sub.w	r8, r8, r1
 8005250:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005254:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005258:	fa1f f888 	uxth.w	r8, r8
 800525c:	1419      	asrs	r1, r3, #16
 800525e:	454e      	cmp	r6, r9
 8005260:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005264:	f84a 3b04 	str.w	r3, [sl], #4
 8005268:	d8e8      	bhi.n	800523c <__mdiff+0x80>
 800526a:	1b33      	subs	r3, r6, r4
 800526c:	3b15      	subs	r3, #21
 800526e:	f023 0303 	bic.w	r3, r3, #3
 8005272:	3304      	adds	r3, #4
 8005274:	3415      	adds	r4, #21
 8005276:	42a6      	cmp	r6, r4
 8005278:	bf38      	it	cc
 800527a:	2304      	movcc	r3, #4
 800527c:	441d      	add	r5, r3
 800527e:	4473      	add	r3, lr
 8005280:	469e      	mov	lr, r3
 8005282:	462e      	mov	r6, r5
 8005284:	4566      	cmp	r6, ip
 8005286:	d30e      	bcc.n	80052a6 <__mdiff+0xea>
 8005288:	f10c 0203 	add.w	r2, ip, #3
 800528c:	1b52      	subs	r2, r2, r5
 800528e:	f022 0203 	bic.w	r2, r2, #3
 8005292:	3d03      	subs	r5, #3
 8005294:	45ac      	cmp	ip, r5
 8005296:	bf38      	it	cc
 8005298:	2200      	movcc	r2, #0
 800529a:	4413      	add	r3, r2
 800529c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80052a0:	b17a      	cbz	r2, 80052c2 <__mdiff+0x106>
 80052a2:	6107      	str	r7, [r0, #16]
 80052a4:	e7a4      	b.n	80051f0 <__mdiff+0x34>
 80052a6:	f856 8b04 	ldr.w	r8, [r6], #4
 80052aa:	fa11 f288 	uxtah	r2, r1, r8
 80052ae:	1414      	asrs	r4, r2, #16
 80052b0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80052b4:	b292      	uxth	r2, r2
 80052b6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80052ba:	f84e 2b04 	str.w	r2, [lr], #4
 80052be:	1421      	asrs	r1, r4, #16
 80052c0:	e7e0      	b.n	8005284 <__mdiff+0xc8>
 80052c2:	3f01      	subs	r7, #1
 80052c4:	e7ea      	b.n	800529c <__mdiff+0xe0>
 80052c6:	bf00      	nop
 80052c8:	08006750 	.word	0x08006750
 80052cc:	08006761 	.word	0x08006761

080052d0 <__d2b>:
 80052d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80052d4:	460f      	mov	r7, r1
 80052d6:	2101      	movs	r1, #1
 80052d8:	ec59 8b10 	vmov	r8, r9, d0
 80052dc:	4616      	mov	r6, r2
 80052de:	f7ff fcd5 	bl	8004c8c <_Balloc>
 80052e2:	4604      	mov	r4, r0
 80052e4:	b930      	cbnz	r0, 80052f4 <__d2b+0x24>
 80052e6:	4602      	mov	r2, r0
 80052e8:	4b24      	ldr	r3, [pc, #144]	; (800537c <__d2b+0xac>)
 80052ea:	4825      	ldr	r0, [pc, #148]	; (8005380 <__d2b+0xb0>)
 80052ec:	f240 310f 	movw	r1, #783	; 0x30f
 80052f0:	f000 fa86 	bl	8005800 <__assert_func>
 80052f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80052f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80052fc:	bb2d      	cbnz	r5, 800534a <__d2b+0x7a>
 80052fe:	9301      	str	r3, [sp, #4]
 8005300:	f1b8 0300 	subs.w	r3, r8, #0
 8005304:	d026      	beq.n	8005354 <__d2b+0x84>
 8005306:	4668      	mov	r0, sp
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	f7ff fd87 	bl	8004e1c <__lo0bits>
 800530e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005312:	b1e8      	cbz	r0, 8005350 <__d2b+0x80>
 8005314:	f1c0 0320 	rsb	r3, r0, #32
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	430b      	orrs	r3, r1
 800531e:	40c2      	lsrs	r2, r0
 8005320:	6163      	str	r3, [r4, #20]
 8005322:	9201      	str	r2, [sp, #4]
 8005324:	9b01      	ldr	r3, [sp, #4]
 8005326:	61a3      	str	r3, [r4, #24]
 8005328:	2b00      	cmp	r3, #0
 800532a:	bf14      	ite	ne
 800532c:	2202      	movne	r2, #2
 800532e:	2201      	moveq	r2, #1
 8005330:	6122      	str	r2, [r4, #16]
 8005332:	b1bd      	cbz	r5, 8005364 <__d2b+0x94>
 8005334:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005338:	4405      	add	r5, r0
 800533a:	603d      	str	r5, [r7, #0]
 800533c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005340:	6030      	str	r0, [r6, #0]
 8005342:	4620      	mov	r0, r4
 8005344:	b003      	add	sp, #12
 8005346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800534a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800534e:	e7d6      	b.n	80052fe <__d2b+0x2e>
 8005350:	6161      	str	r1, [r4, #20]
 8005352:	e7e7      	b.n	8005324 <__d2b+0x54>
 8005354:	a801      	add	r0, sp, #4
 8005356:	f7ff fd61 	bl	8004e1c <__lo0bits>
 800535a:	9b01      	ldr	r3, [sp, #4]
 800535c:	6163      	str	r3, [r4, #20]
 800535e:	3020      	adds	r0, #32
 8005360:	2201      	movs	r2, #1
 8005362:	e7e5      	b.n	8005330 <__d2b+0x60>
 8005364:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005368:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800536c:	6038      	str	r0, [r7, #0]
 800536e:	6918      	ldr	r0, [r3, #16]
 8005370:	f7ff fd34 	bl	8004ddc <__hi0bits>
 8005374:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005378:	e7e2      	b.n	8005340 <__d2b+0x70>
 800537a:	bf00      	nop
 800537c:	08006750 	.word	0x08006750
 8005380:	08006761 	.word	0x08006761

08005384 <__ssputs_r>:
 8005384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005388:	688e      	ldr	r6, [r1, #8]
 800538a:	461f      	mov	r7, r3
 800538c:	42be      	cmp	r6, r7
 800538e:	680b      	ldr	r3, [r1, #0]
 8005390:	4682      	mov	sl, r0
 8005392:	460c      	mov	r4, r1
 8005394:	4690      	mov	r8, r2
 8005396:	d82c      	bhi.n	80053f2 <__ssputs_r+0x6e>
 8005398:	898a      	ldrh	r2, [r1, #12]
 800539a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800539e:	d026      	beq.n	80053ee <__ssputs_r+0x6a>
 80053a0:	6965      	ldr	r5, [r4, #20]
 80053a2:	6909      	ldr	r1, [r1, #16]
 80053a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053a8:	eba3 0901 	sub.w	r9, r3, r1
 80053ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80053b0:	1c7b      	adds	r3, r7, #1
 80053b2:	444b      	add	r3, r9
 80053b4:	106d      	asrs	r5, r5, #1
 80053b6:	429d      	cmp	r5, r3
 80053b8:	bf38      	it	cc
 80053ba:	461d      	movcc	r5, r3
 80053bc:	0553      	lsls	r3, r2, #21
 80053be:	d527      	bpl.n	8005410 <__ssputs_r+0x8c>
 80053c0:	4629      	mov	r1, r5
 80053c2:	f7ff fbd7 	bl	8004b74 <_malloc_r>
 80053c6:	4606      	mov	r6, r0
 80053c8:	b360      	cbz	r0, 8005424 <__ssputs_r+0xa0>
 80053ca:	6921      	ldr	r1, [r4, #16]
 80053cc:	464a      	mov	r2, r9
 80053ce:	f000 fa09 	bl	80057e4 <memcpy>
 80053d2:	89a3      	ldrh	r3, [r4, #12]
 80053d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053dc:	81a3      	strh	r3, [r4, #12]
 80053de:	6126      	str	r6, [r4, #16]
 80053e0:	6165      	str	r5, [r4, #20]
 80053e2:	444e      	add	r6, r9
 80053e4:	eba5 0509 	sub.w	r5, r5, r9
 80053e8:	6026      	str	r6, [r4, #0]
 80053ea:	60a5      	str	r5, [r4, #8]
 80053ec:	463e      	mov	r6, r7
 80053ee:	42be      	cmp	r6, r7
 80053f0:	d900      	bls.n	80053f4 <__ssputs_r+0x70>
 80053f2:	463e      	mov	r6, r7
 80053f4:	6820      	ldr	r0, [r4, #0]
 80053f6:	4632      	mov	r2, r6
 80053f8:	4641      	mov	r1, r8
 80053fa:	f000 f9c9 	bl	8005790 <memmove>
 80053fe:	68a3      	ldr	r3, [r4, #8]
 8005400:	1b9b      	subs	r3, r3, r6
 8005402:	60a3      	str	r3, [r4, #8]
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	4433      	add	r3, r6
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	2000      	movs	r0, #0
 800540c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005410:	462a      	mov	r2, r5
 8005412:	f000 fa3b 	bl	800588c <_realloc_r>
 8005416:	4606      	mov	r6, r0
 8005418:	2800      	cmp	r0, #0
 800541a:	d1e0      	bne.n	80053de <__ssputs_r+0x5a>
 800541c:	6921      	ldr	r1, [r4, #16]
 800541e:	4650      	mov	r0, sl
 8005420:	f7ff fb34 	bl	8004a8c <_free_r>
 8005424:	230c      	movs	r3, #12
 8005426:	f8ca 3000 	str.w	r3, [sl]
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005430:	81a3      	strh	r3, [r4, #12]
 8005432:	f04f 30ff 	mov.w	r0, #4294967295
 8005436:	e7e9      	b.n	800540c <__ssputs_r+0x88>

08005438 <_svfiprintf_r>:
 8005438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800543c:	4698      	mov	r8, r3
 800543e:	898b      	ldrh	r3, [r1, #12]
 8005440:	061b      	lsls	r3, r3, #24
 8005442:	b09d      	sub	sp, #116	; 0x74
 8005444:	4607      	mov	r7, r0
 8005446:	460d      	mov	r5, r1
 8005448:	4614      	mov	r4, r2
 800544a:	d50e      	bpl.n	800546a <_svfiprintf_r+0x32>
 800544c:	690b      	ldr	r3, [r1, #16]
 800544e:	b963      	cbnz	r3, 800546a <_svfiprintf_r+0x32>
 8005450:	2140      	movs	r1, #64	; 0x40
 8005452:	f7ff fb8f 	bl	8004b74 <_malloc_r>
 8005456:	6028      	str	r0, [r5, #0]
 8005458:	6128      	str	r0, [r5, #16]
 800545a:	b920      	cbnz	r0, 8005466 <_svfiprintf_r+0x2e>
 800545c:	230c      	movs	r3, #12
 800545e:	603b      	str	r3, [r7, #0]
 8005460:	f04f 30ff 	mov.w	r0, #4294967295
 8005464:	e0d0      	b.n	8005608 <_svfiprintf_r+0x1d0>
 8005466:	2340      	movs	r3, #64	; 0x40
 8005468:	616b      	str	r3, [r5, #20]
 800546a:	2300      	movs	r3, #0
 800546c:	9309      	str	r3, [sp, #36]	; 0x24
 800546e:	2320      	movs	r3, #32
 8005470:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005474:	f8cd 800c 	str.w	r8, [sp, #12]
 8005478:	2330      	movs	r3, #48	; 0x30
 800547a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005620 <_svfiprintf_r+0x1e8>
 800547e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005482:	f04f 0901 	mov.w	r9, #1
 8005486:	4623      	mov	r3, r4
 8005488:	469a      	mov	sl, r3
 800548a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800548e:	b10a      	cbz	r2, 8005494 <_svfiprintf_r+0x5c>
 8005490:	2a25      	cmp	r2, #37	; 0x25
 8005492:	d1f9      	bne.n	8005488 <_svfiprintf_r+0x50>
 8005494:	ebba 0b04 	subs.w	fp, sl, r4
 8005498:	d00b      	beq.n	80054b2 <_svfiprintf_r+0x7a>
 800549a:	465b      	mov	r3, fp
 800549c:	4622      	mov	r2, r4
 800549e:	4629      	mov	r1, r5
 80054a0:	4638      	mov	r0, r7
 80054a2:	f7ff ff6f 	bl	8005384 <__ssputs_r>
 80054a6:	3001      	adds	r0, #1
 80054a8:	f000 80a9 	beq.w	80055fe <_svfiprintf_r+0x1c6>
 80054ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054ae:	445a      	add	r2, fp
 80054b0:	9209      	str	r2, [sp, #36]	; 0x24
 80054b2:	f89a 3000 	ldrb.w	r3, [sl]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 80a1 	beq.w	80055fe <_svfiprintf_r+0x1c6>
 80054bc:	2300      	movs	r3, #0
 80054be:	f04f 32ff 	mov.w	r2, #4294967295
 80054c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054c6:	f10a 0a01 	add.w	sl, sl, #1
 80054ca:	9304      	str	r3, [sp, #16]
 80054cc:	9307      	str	r3, [sp, #28]
 80054ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054d2:	931a      	str	r3, [sp, #104]	; 0x68
 80054d4:	4654      	mov	r4, sl
 80054d6:	2205      	movs	r2, #5
 80054d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054dc:	4850      	ldr	r0, [pc, #320]	; (8005620 <_svfiprintf_r+0x1e8>)
 80054de:	f7fa fe7f 	bl	80001e0 <memchr>
 80054e2:	9a04      	ldr	r2, [sp, #16]
 80054e4:	b9d8      	cbnz	r0, 800551e <_svfiprintf_r+0xe6>
 80054e6:	06d0      	lsls	r0, r2, #27
 80054e8:	bf44      	itt	mi
 80054ea:	2320      	movmi	r3, #32
 80054ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054f0:	0711      	lsls	r1, r2, #28
 80054f2:	bf44      	itt	mi
 80054f4:	232b      	movmi	r3, #43	; 0x2b
 80054f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054fa:	f89a 3000 	ldrb.w	r3, [sl]
 80054fe:	2b2a      	cmp	r3, #42	; 0x2a
 8005500:	d015      	beq.n	800552e <_svfiprintf_r+0xf6>
 8005502:	9a07      	ldr	r2, [sp, #28]
 8005504:	4654      	mov	r4, sl
 8005506:	2000      	movs	r0, #0
 8005508:	f04f 0c0a 	mov.w	ip, #10
 800550c:	4621      	mov	r1, r4
 800550e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005512:	3b30      	subs	r3, #48	; 0x30
 8005514:	2b09      	cmp	r3, #9
 8005516:	d94d      	bls.n	80055b4 <_svfiprintf_r+0x17c>
 8005518:	b1b0      	cbz	r0, 8005548 <_svfiprintf_r+0x110>
 800551a:	9207      	str	r2, [sp, #28]
 800551c:	e014      	b.n	8005548 <_svfiprintf_r+0x110>
 800551e:	eba0 0308 	sub.w	r3, r0, r8
 8005522:	fa09 f303 	lsl.w	r3, r9, r3
 8005526:	4313      	orrs	r3, r2
 8005528:	9304      	str	r3, [sp, #16]
 800552a:	46a2      	mov	sl, r4
 800552c:	e7d2      	b.n	80054d4 <_svfiprintf_r+0x9c>
 800552e:	9b03      	ldr	r3, [sp, #12]
 8005530:	1d19      	adds	r1, r3, #4
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	9103      	str	r1, [sp, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	bfbb      	ittet	lt
 800553a:	425b      	neglt	r3, r3
 800553c:	f042 0202 	orrlt.w	r2, r2, #2
 8005540:	9307      	strge	r3, [sp, #28]
 8005542:	9307      	strlt	r3, [sp, #28]
 8005544:	bfb8      	it	lt
 8005546:	9204      	strlt	r2, [sp, #16]
 8005548:	7823      	ldrb	r3, [r4, #0]
 800554a:	2b2e      	cmp	r3, #46	; 0x2e
 800554c:	d10c      	bne.n	8005568 <_svfiprintf_r+0x130>
 800554e:	7863      	ldrb	r3, [r4, #1]
 8005550:	2b2a      	cmp	r3, #42	; 0x2a
 8005552:	d134      	bne.n	80055be <_svfiprintf_r+0x186>
 8005554:	9b03      	ldr	r3, [sp, #12]
 8005556:	1d1a      	adds	r2, r3, #4
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	9203      	str	r2, [sp, #12]
 800555c:	2b00      	cmp	r3, #0
 800555e:	bfb8      	it	lt
 8005560:	f04f 33ff 	movlt.w	r3, #4294967295
 8005564:	3402      	adds	r4, #2
 8005566:	9305      	str	r3, [sp, #20]
 8005568:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005630 <_svfiprintf_r+0x1f8>
 800556c:	7821      	ldrb	r1, [r4, #0]
 800556e:	2203      	movs	r2, #3
 8005570:	4650      	mov	r0, sl
 8005572:	f7fa fe35 	bl	80001e0 <memchr>
 8005576:	b138      	cbz	r0, 8005588 <_svfiprintf_r+0x150>
 8005578:	9b04      	ldr	r3, [sp, #16]
 800557a:	eba0 000a 	sub.w	r0, r0, sl
 800557e:	2240      	movs	r2, #64	; 0x40
 8005580:	4082      	lsls	r2, r0
 8005582:	4313      	orrs	r3, r2
 8005584:	3401      	adds	r4, #1
 8005586:	9304      	str	r3, [sp, #16]
 8005588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800558c:	4825      	ldr	r0, [pc, #148]	; (8005624 <_svfiprintf_r+0x1ec>)
 800558e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005592:	2206      	movs	r2, #6
 8005594:	f7fa fe24 	bl	80001e0 <memchr>
 8005598:	2800      	cmp	r0, #0
 800559a:	d038      	beq.n	800560e <_svfiprintf_r+0x1d6>
 800559c:	4b22      	ldr	r3, [pc, #136]	; (8005628 <_svfiprintf_r+0x1f0>)
 800559e:	bb1b      	cbnz	r3, 80055e8 <_svfiprintf_r+0x1b0>
 80055a0:	9b03      	ldr	r3, [sp, #12]
 80055a2:	3307      	adds	r3, #7
 80055a4:	f023 0307 	bic.w	r3, r3, #7
 80055a8:	3308      	adds	r3, #8
 80055aa:	9303      	str	r3, [sp, #12]
 80055ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ae:	4433      	add	r3, r6
 80055b0:	9309      	str	r3, [sp, #36]	; 0x24
 80055b2:	e768      	b.n	8005486 <_svfiprintf_r+0x4e>
 80055b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80055b8:	460c      	mov	r4, r1
 80055ba:	2001      	movs	r0, #1
 80055bc:	e7a6      	b.n	800550c <_svfiprintf_r+0xd4>
 80055be:	2300      	movs	r3, #0
 80055c0:	3401      	adds	r4, #1
 80055c2:	9305      	str	r3, [sp, #20]
 80055c4:	4619      	mov	r1, r3
 80055c6:	f04f 0c0a 	mov.w	ip, #10
 80055ca:	4620      	mov	r0, r4
 80055cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055d0:	3a30      	subs	r2, #48	; 0x30
 80055d2:	2a09      	cmp	r2, #9
 80055d4:	d903      	bls.n	80055de <_svfiprintf_r+0x1a6>
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d0c6      	beq.n	8005568 <_svfiprintf_r+0x130>
 80055da:	9105      	str	r1, [sp, #20]
 80055dc:	e7c4      	b.n	8005568 <_svfiprintf_r+0x130>
 80055de:	fb0c 2101 	mla	r1, ip, r1, r2
 80055e2:	4604      	mov	r4, r0
 80055e4:	2301      	movs	r3, #1
 80055e6:	e7f0      	b.n	80055ca <_svfiprintf_r+0x192>
 80055e8:	ab03      	add	r3, sp, #12
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	462a      	mov	r2, r5
 80055ee:	4b0f      	ldr	r3, [pc, #60]	; (800562c <_svfiprintf_r+0x1f4>)
 80055f0:	a904      	add	r1, sp, #16
 80055f2:	4638      	mov	r0, r7
 80055f4:	f7fd fe64 	bl	80032c0 <_printf_float>
 80055f8:	1c42      	adds	r2, r0, #1
 80055fa:	4606      	mov	r6, r0
 80055fc:	d1d6      	bne.n	80055ac <_svfiprintf_r+0x174>
 80055fe:	89ab      	ldrh	r3, [r5, #12]
 8005600:	065b      	lsls	r3, r3, #25
 8005602:	f53f af2d 	bmi.w	8005460 <_svfiprintf_r+0x28>
 8005606:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005608:	b01d      	add	sp, #116	; 0x74
 800560a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800560e:	ab03      	add	r3, sp, #12
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	462a      	mov	r2, r5
 8005614:	4b05      	ldr	r3, [pc, #20]	; (800562c <_svfiprintf_r+0x1f4>)
 8005616:	a904      	add	r1, sp, #16
 8005618:	4638      	mov	r0, r7
 800561a:	f7fe f8f5 	bl	8003808 <_printf_i>
 800561e:	e7eb      	b.n	80055f8 <_svfiprintf_r+0x1c0>
 8005620:	080068bc 	.word	0x080068bc
 8005624:	080068c6 	.word	0x080068c6
 8005628:	080032c1 	.word	0x080032c1
 800562c:	08005385 	.word	0x08005385
 8005630:	080068c2 	.word	0x080068c2

08005634 <__sflush_r>:
 8005634:	898a      	ldrh	r2, [r1, #12]
 8005636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800563a:	4605      	mov	r5, r0
 800563c:	0710      	lsls	r0, r2, #28
 800563e:	460c      	mov	r4, r1
 8005640:	d458      	bmi.n	80056f4 <__sflush_r+0xc0>
 8005642:	684b      	ldr	r3, [r1, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	dc05      	bgt.n	8005654 <__sflush_r+0x20>
 8005648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	dc02      	bgt.n	8005654 <__sflush_r+0x20>
 800564e:	2000      	movs	r0, #0
 8005650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005656:	2e00      	cmp	r6, #0
 8005658:	d0f9      	beq.n	800564e <__sflush_r+0x1a>
 800565a:	2300      	movs	r3, #0
 800565c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005660:	682f      	ldr	r7, [r5, #0]
 8005662:	6a21      	ldr	r1, [r4, #32]
 8005664:	602b      	str	r3, [r5, #0]
 8005666:	d032      	beq.n	80056ce <__sflush_r+0x9a>
 8005668:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	075a      	lsls	r2, r3, #29
 800566e:	d505      	bpl.n	800567c <__sflush_r+0x48>
 8005670:	6863      	ldr	r3, [r4, #4]
 8005672:	1ac0      	subs	r0, r0, r3
 8005674:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005676:	b10b      	cbz	r3, 800567c <__sflush_r+0x48>
 8005678:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800567a:	1ac0      	subs	r0, r0, r3
 800567c:	2300      	movs	r3, #0
 800567e:	4602      	mov	r2, r0
 8005680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005682:	6a21      	ldr	r1, [r4, #32]
 8005684:	4628      	mov	r0, r5
 8005686:	47b0      	blx	r6
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	89a3      	ldrh	r3, [r4, #12]
 800568c:	d106      	bne.n	800569c <__sflush_r+0x68>
 800568e:	6829      	ldr	r1, [r5, #0]
 8005690:	291d      	cmp	r1, #29
 8005692:	d82b      	bhi.n	80056ec <__sflush_r+0xb8>
 8005694:	4a29      	ldr	r2, [pc, #164]	; (800573c <__sflush_r+0x108>)
 8005696:	410a      	asrs	r2, r1
 8005698:	07d6      	lsls	r6, r2, #31
 800569a:	d427      	bmi.n	80056ec <__sflush_r+0xb8>
 800569c:	2200      	movs	r2, #0
 800569e:	6062      	str	r2, [r4, #4]
 80056a0:	04d9      	lsls	r1, r3, #19
 80056a2:	6922      	ldr	r2, [r4, #16]
 80056a4:	6022      	str	r2, [r4, #0]
 80056a6:	d504      	bpl.n	80056b2 <__sflush_r+0x7e>
 80056a8:	1c42      	adds	r2, r0, #1
 80056aa:	d101      	bne.n	80056b0 <__sflush_r+0x7c>
 80056ac:	682b      	ldr	r3, [r5, #0]
 80056ae:	b903      	cbnz	r3, 80056b2 <__sflush_r+0x7e>
 80056b0:	6560      	str	r0, [r4, #84]	; 0x54
 80056b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056b4:	602f      	str	r7, [r5, #0]
 80056b6:	2900      	cmp	r1, #0
 80056b8:	d0c9      	beq.n	800564e <__sflush_r+0x1a>
 80056ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056be:	4299      	cmp	r1, r3
 80056c0:	d002      	beq.n	80056c8 <__sflush_r+0x94>
 80056c2:	4628      	mov	r0, r5
 80056c4:	f7ff f9e2 	bl	8004a8c <_free_r>
 80056c8:	2000      	movs	r0, #0
 80056ca:	6360      	str	r0, [r4, #52]	; 0x34
 80056cc:	e7c0      	b.n	8005650 <__sflush_r+0x1c>
 80056ce:	2301      	movs	r3, #1
 80056d0:	4628      	mov	r0, r5
 80056d2:	47b0      	blx	r6
 80056d4:	1c41      	adds	r1, r0, #1
 80056d6:	d1c8      	bne.n	800566a <__sflush_r+0x36>
 80056d8:	682b      	ldr	r3, [r5, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0c5      	beq.n	800566a <__sflush_r+0x36>
 80056de:	2b1d      	cmp	r3, #29
 80056e0:	d001      	beq.n	80056e6 <__sflush_r+0xb2>
 80056e2:	2b16      	cmp	r3, #22
 80056e4:	d101      	bne.n	80056ea <__sflush_r+0xb6>
 80056e6:	602f      	str	r7, [r5, #0]
 80056e8:	e7b1      	b.n	800564e <__sflush_r+0x1a>
 80056ea:	89a3      	ldrh	r3, [r4, #12]
 80056ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f0:	81a3      	strh	r3, [r4, #12]
 80056f2:	e7ad      	b.n	8005650 <__sflush_r+0x1c>
 80056f4:	690f      	ldr	r7, [r1, #16]
 80056f6:	2f00      	cmp	r7, #0
 80056f8:	d0a9      	beq.n	800564e <__sflush_r+0x1a>
 80056fa:	0793      	lsls	r3, r2, #30
 80056fc:	680e      	ldr	r6, [r1, #0]
 80056fe:	bf08      	it	eq
 8005700:	694b      	ldreq	r3, [r1, #20]
 8005702:	600f      	str	r7, [r1, #0]
 8005704:	bf18      	it	ne
 8005706:	2300      	movne	r3, #0
 8005708:	eba6 0807 	sub.w	r8, r6, r7
 800570c:	608b      	str	r3, [r1, #8]
 800570e:	f1b8 0f00 	cmp.w	r8, #0
 8005712:	dd9c      	ble.n	800564e <__sflush_r+0x1a>
 8005714:	6a21      	ldr	r1, [r4, #32]
 8005716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005718:	4643      	mov	r3, r8
 800571a:	463a      	mov	r2, r7
 800571c:	4628      	mov	r0, r5
 800571e:	47b0      	blx	r6
 8005720:	2800      	cmp	r0, #0
 8005722:	dc06      	bgt.n	8005732 <__sflush_r+0xfe>
 8005724:	89a3      	ldrh	r3, [r4, #12]
 8005726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800572a:	81a3      	strh	r3, [r4, #12]
 800572c:	f04f 30ff 	mov.w	r0, #4294967295
 8005730:	e78e      	b.n	8005650 <__sflush_r+0x1c>
 8005732:	4407      	add	r7, r0
 8005734:	eba8 0800 	sub.w	r8, r8, r0
 8005738:	e7e9      	b.n	800570e <__sflush_r+0xda>
 800573a:	bf00      	nop
 800573c:	dfbffffe 	.word	0xdfbffffe

08005740 <_fflush_r>:
 8005740:	b538      	push	{r3, r4, r5, lr}
 8005742:	690b      	ldr	r3, [r1, #16]
 8005744:	4605      	mov	r5, r0
 8005746:	460c      	mov	r4, r1
 8005748:	b913      	cbnz	r3, 8005750 <_fflush_r+0x10>
 800574a:	2500      	movs	r5, #0
 800574c:	4628      	mov	r0, r5
 800574e:	bd38      	pop	{r3, r4, r5, pc}
 8005750:	b118      	cbz	r0, 800575a <_fflush_r+0x1a>
 8005752:	6a03      	ldr	r3, [r0, #32]
 8005754:	b90b      	cbnz	r3, 800575a <_fflush_r+0x1a>
 8005756:	f7fe fa05 	bl	8003b64 <__sinit>
 800575a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0f3      	beq.n	800574a <_fflush_r+0xa>
 8005762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005764:	07d0      	lsls	r0, r2, #31
 8005766:	d404      	bmi.n	8005772 <_fflush_r+0x32>
 8005768:	0599      	lsls	r1, r3, #22
 800576a:	d402      	bmi.n	8005772 <_fflush_r+0x32>
 800576c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800576e:	f7fe fb10 	bl	8003d92 <__retarget_lock_acquire_recursive>
 8005772:	4628      	mov	r0, r5
 8005774:	4621      	mov	r1, r4
 8005776:	f7ff ff5d 	bl	8005634 <__sflush_r>
 800577a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800577c:	07da      	lsls	r2, r3, #31
 800577e:	4605      	mov	r5, r0
 8005780:	d4e4      	bmi.n	800574c <_fflush_r+0xc>
 8005782:	89a3      	ldrh	r3, [r4, #12]
 8005784:	059b      	lsls	r3, r3, #22
 8005786:	d4e1      	bmi.n	800574c <_fflush_r+0xc>
 8005788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800578a:	f7fe fb03 	bl	8003d94 <__retarget_lock_release_recursive>
 800578e:	e7dd      	b.n	800574c <_fflush_r+0xc>

08005790 <memmove>:
 8005790:	4288      	cmp	r0, r1
 8005792:	b510      	push	{r4, lr}
 8005794:	eb01 0402 	add.w	r4, r1, r2
 8005798:	d902      	bls.n	80057a0 <memmove+0x10>
 800579a:	4284      	cmp	r4, r0
 800579c:	4623      	mov	r3, r4
 800579e:	d807      	bhi.n	80057b0 <memmove+0x20>
 80057a0:	1e43      	subs	r3, r0, #1
 80057a2:	42a1      	cmp	r1, r4
 80057a4:	d008      	beq.n	80057b8 <memmove+0x28>
 80057a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057ae:	e7f8      	b.n	80057a2 <memmove+0x12>
 80057b0:	4402      	add	r2, r0
 80057b2:	4601      	mov	r1, r0
 80057b4:	428a      	cmp	r2, r1
 80057b6:	d100      	bne.n	80057ba <memmove+0x2a>
 80057b8:	bd10      	pop	{r4, pc}
 80057ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80057c2:	e7f7      	b.n	80057b4 <memmove+0x24>

080057c4 <_sbrk_r>:
 80057c4:	b538      	push	{r3, r4, r5, lr}
 80057c6:	4d06      	ldr	r5, [pc, #24]	; (80057e0 <_sbrk_r+0x1c>)
 80057c8:	2300      	movs	r3, #0
 80057ca:	4604      	mov	r4, r0
 80057cc:	4608      	mov	r0, r1
 80057ce:	602b      	str	r3, [r5, #0]
 80057d0:	f7fc f982 	bl	8001ad8 <_sbrk>
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d102      	bne.n	80057de <_sbrk_r+0x1a>
 80057d8:	682b      	ldr	r3, [r5, #0]
 80057da:	b103      	cbz	r3, 80057de <_sbrk_r+0x1a>
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	bd38      	pop	{r3, r4, r5, pc}
 80057e0:	20000410 	.word	0x20000410

080057e4 <memcpy>:
 80057e4:	440a      	add	r2, r1
 80057e6:	4291      	cmp	r1, r2
 80057e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80057ec:	d100      	bne.n	80057f0 <memcpy+0xc>
 80057ee:	4770      	bx	lr
 80057f0:	b510      	push	{r4, lr}
 80057f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057fa:	4291      	cmp	r1, r2
 80057fc:	d1f9      	bne.n	80057f2 <memcpy+0xe>
 80057fe:	bd10      	pop	{r4, pc}

08005800 <__assert_func>:
 8005800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005802:	4614      	mov	r4, r2
 8005804:	461a      	mov	r2, r3
 8005806:	4b09      	ldr	r3, [pc, #36]	; (800582c <__assert_func+0x2c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4605      	mov	r5, r0
 800580c:	68d8      	ldr	r0, [r3, #12]
 800580e:	b14c      	cbz	r4, 8005824 <__assert_func+0x24>
 8005810:	4b07      	ldr	r3, [pc, #28]	; (8005830 <__assert_func+0x30>)
 8005812:	9100      	str	r1, [sp, #0]
 8005814:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005818:	4906      	ldr	r1, [pc, #24]	; (8005834 <__assert_func+0x34>)
 800581a:	462b      	mov	r3, r5
 800581c:	f000 f872 	bl	8005904 <fiprintf>
 8005820:	f000 f882 	bl	8005928 <abort>
 8005824:	4b04      	ldr	r3, [pc, #16]	; (8005838 <__assert_func+0x38>)
 8005826:	461c      	mov	r4, r3
 8005828:	e7f3      	b.n	8005812 <__assert_func+0x12>
 800582a:	bf00      	nop
 800582c:	2000007c 	.word	0x2000007c
 8005830:	080068d7 	.word	0x080068d7
 8005834:	080068e4 	.word	0x080068e4
 8005838:	08006912 	.word	0x08006912

0800583c <_calloc_r>:
 800583c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800583e:	fba1 2402 	umull	r2, r4, r1, r2
 8005842:	b94c      	cbnz	r4, 8005858 <_calloc_r+0x1c>
 8005844:	4611      	mov	r1, r2
 8005846:	9201      	str	r2, [sp, #4]
 8005848:	f7ff f994 	bl	8004b74 <_malloc_r>
 800584c:	9a01      	ldr	r2, [sp, #4]
 800584e:	4605      	mov	r5, r0
 8005850:	b930      	cbnz	r0, 8005860 <_calloc_r+0x24>
 8005852:	4628      	mov	r0, r5
 8005854:	b003      	add	sp, #12
 8005856:	bd30      	pop	{r4, r5, pc}
 8005858:	220c      	movs	r2, #12
 800585a:	6002      	str	r2, [r0, #0]
 800585c:	2500      	movs	r5, #0
 800585e:	e7f8      	b.n	8005852 <_calloc_r+0x16>
 8005860:	4621      	mov	r1, r4
 8005862:	f7fe fa18 	bl	8003c96 <memset>
 8005866:	e7f4      	b.n	8005852 <_calloc_r+0x16>

08005868 <__ascii_mbtowc>:
 8005868:	b082      	sub	sp, #8
 800586a:	b901      	cbnz	r1, 800586e <__ascii_mbtowc+0x6>
 800586c:	a901      	add	r1, sp, #4
 800586e:	b142      	cbz	r2, 8005882 <__ascii_mbtowc+0x1a>
 8005870:	b14b      	cbz	r3, 8005886 <__ascii_mbtowc+0x1e>
 8005872:	7813      	ldrb	r3, [r2, #0]
 8005874:	600b      	str	r3, [r1, #0]
 8005876:	7812      	ldrb	r2, [r2, #0]
 8005878:	1e10      	subs	r0, r2, #0
 800587a:	bf18      	it	ne
 800587c:	2001      	movne	r0, #1
 800587e:	b002      	add	sp, #8
 8005880:	4770      	bx	lr
 8005882:	4610      	mov	r0, r2
 8005884:	e7fb      	b.n	800587e <__ascii_mbtowc+0x16>
 8005886:	f06f 0001 	mvn.w	r0, #1
 800588a:	e7f8      	b.n	800587e <__ascii_mbtowc+0x16>

0800588c <_realloc_r>:
 800588c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005890:	4680      	mov	r8, r0
 8005892:	4614      	mov	r4, r2
 8005894:	460e      	mov	r6, r1
 8005896:	b921      	cbnz	r1, 80058a2 <_realloc_r+0x16>
 8005898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800589c:	4611      	mov	r1, r2
 800589e:	f7ff b969 	b.w	8004b74 <_malloc_r>
 80058a2:	b92a      	cbnz	r2, 80058b0 <_realloc_r+0x24>
 80058a4:	f7ff f8f2 	bl	8004a8c <_free_r>
 80058a8:	4625      	mov	r5, r4
 80058aa:	4628      	mov	r0, r5
 80058ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058b0:	f000 f841 	bl	8005936 <_malloc_usable_size_r>
 80058b4:	4284      	cmp	r4, r0
 80058b6:	4607      	mov	r7, r0
 80058b8:	d802      	bhi.n	80058c0 <_realloc_r+0x34>
 80058ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058be:	d812      	bhi.n	80058e6 <_realloc_r+0x5a>
 80058c0:	4621      	mov	r1, r4
 80058c2:	4640      	mov	r0, r8
 80058c4:	f7ff f956 	bl	8004b74 <_malloc_r>
 80058c8:	4605      	mov	r5, r0
 80058ca:	2800      	cmp	r0, #0
 80058cc:	d0ed      	beq.n	80058aa <_realloc_r+0x1e>
 80058ce:	42bc      	cmp	r4, r7
 80058d0:	4622      	mov	r2, r4
 80058d2:	4631      	mov	r1, r6
 80058d4:	bf28      	it	cs
 80058d6:	463a      	movcs	r2, r7
 80058d8:	f7ff ff84 	bl	80057e4 <memcpy>
 80058dc:	4631      	mov	r1, r6
 80058de:	4640      	mov	r0, r8
 80058e0:	f7ff f8d4 	bl	8004a8c <_free_r>
 80058e4:	e7e1      	b.n	80058aa <_realloc_r+0x1e>
 80058e6:	4635      	mov	r5, r6
 80058e8:	e7df      	b.n	80058aa <_realloc_r+0x1e>

080058ea <__ascii_wctomb>:
 80058ea:	b149      	cbz	r1, 8005900 <__ascii_wctomb+0x16>
 80058ec:	2aff      	cmp	r2, #255	; 0xff
 80058ee:	bf85      	ittet	hi
 80058f0:	238a      	movhi	r3, #138	; 0x8a
 80058f2:	6003      	strhi	r3, [r0, #0]
 80058f4:	700a      	strbls	r2, [r1, #0]
 80058f6:	f04f 30ff 	movhi.w	r0, #4294967295
 80058fa:	bf98      	it	ls
 80058fc:	2001      	movls	r0, #1
 80058fe:	4770      	bx	lr
 8005900:	4608      	mov	r0, r1
 8005902:	4770      	bx	lr

08005904 <fiprintf>:
 8005904:	b40e      	push	{r1, r2, r3}
 8005906:	b503      	push	{r0, r1, lr}
 8005908:	4601      	mov	r1, r0
 800590a:	ab03      	add	r3, sp, #12
 800590c:	4805      	ldr	r0, [pc, #20]	; (8005924 <fiprintf+0x20>)
 800590e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005912:	6800      	ldr	r0, [r0, #0]
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	f000 f83f 	bl	8005998 <_vfiprintf_r>
 800591a:	b002      	add	sp, #8
 800591c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005920:	b003      	add	sp, #12
 8005922:	4770      	bx	lr
 8005924:	2000007c 	.word	0x2000007c

08005928 <abort>:
 8005928:	b508      	push	{r3, lr}
 800592a:	2006      	movs	r0, #6
 800592c:	f000 fa0c 	bl	8005d48 <raise>
 8005930:	2001      	movs	r0, #1
 8005932:	f7fc f859 	bl	80019e8 <_exit>

08005936 <_malloc_usable_size_r>:
 8005936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800593a:	1f18      	subs	r0, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	bfbc      	itt	lt
 8005940:	580b      	ldrlt	r3, [r1, r0]
 8005942:	18c0      	addlt	r0, r0, r3
 8005944:	4770      	bx	lr

08005946 <__sfputc_r>:
 8005946:	6893      	ldr	r3, [r2, #8]
 8005948:	3b01      	subs	r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	b410      	push	{r4}
 800594e:	6093      	str	r3, [r2, #8]
 8005950:	da08      	bge.n	8005964 <__sfputc_r+0x1e>
 8005952:	6994      	ldr	r4, [r2, #24]
 8005954:	42a3      	cmp	r3, r4
 8005956:	db01      	blt.n	800595c <__sfputc_r+0x16>
 8005958:	290a      	cmp	r1, #10
 800595a:	d103      	bne.n	8005964 <__sfputc_r+0x1e>
 800595c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005960:	f000 b934 	b.w	8005bcc <__swbuf_r>
 8005964:	6813      	ldr	r3, [r2, #0]
 8005966:	1c58      	adds	r0, r3, #1
 8005968:	6010      	str	r0, [r2, #0]
 800596a:	7019      	strb	r1, [r3, #0]
 800596c:	4608      	mov	r0, r1
 800596e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005972:	4770      	bx	lr

08005974 <__sfputs_r>:
 8005974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005976:	4606      	mov	r6, r0
 8005978:	460f      	mov	r7, r1
 800597a:	4614      	mov	r4, r2
 800597c:	18d5      	adds	r5, r2, r3
 800597e:	42ac      	cmp	r4, r5
 8005980:	d101      	bne.n	8005986 <__sfputs_r+0x12>
 8005982:	2000      	movs	r0, #0
 8005984:	e007      	b.n	8005996 <__sfputs_r+0x22>
 8005986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598a:	463a      	mov	r2, r7
 800598c:	4630      	mov	r0, r6
 800598e:	f7ff ffda 	bl	8005946 <__sfputc_r>
 8005992:	1c43      	adds	r3, r0, #1
 8005994:	d1f3      	bne.n	800597e <__sfputs_r+0xa>
 8005996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005998 <_vfiprintf_r>:
 8005998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800599c:	460d      	mov	r5, r1
 800599e:	b09d      	sub	sp, #116	; 0x74
 80059a0:	4614      	mov	r4, r2
 80059a2:	4698      	mov	r8, r3
 80059a4:	4606      	mov	r6, r0
 80059a6:	b118      	cbz	r0, 80059b0 <_vfiprintf_r+0x18>
 80059a8:	6a03      	ldr	r3, [r0, #32]
 80059aa:	b90b      	cbnz	r3, 80059b0 <_vfiprintf_r+0x18>
 80059ac:	f7fe f8da 	bl	8003b64 <__sinit>
 80059b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059b2:	07d9      	lsls	r1, r3, #31
 80059b4:	d405      	bmi.n	80059c2 <_vfiprintf_r+0x2a>
 80059b6:	89ab      	ldrh	r3, [r5, #12]
 80059b8:	059a      	lsls	r2, r3, #22
 80059ba:	d402      	bmi.n	80059c2 <_vfiprintf_r+0x2a>
 80059bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059be:	f7fe f9e8 	bl	8003d92 <__retarget_lock_acquire_recursive>
 80059c2:	89ab      	ldrh	r3, [r5, #12]
 80059c4:	071b      	lsls	r3, r3, #28
 80059c6:	d501      	bpl.n	80059cc <_vfiprintf_r+0x34>
 80059c8:	692b      	ldr	r3, [r5, #16]
 80059ca:	b99b      	cbnz	r3, 80059f4 <_vfiprintf_r+0x5c>
 80059cc:	4629      	mov	r1, r5
 80059ce:	4630      	mov	r0, r6
 80059d0:	f000 f93a 	bl	8005c48 <__swsetup_r>
 80059d4:	b170      	cbz	r0, 80059f4 <_vfiprintf_r+0x5c>
 80059d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059d8:	07dc      	lsls	r4, r3, #31
 80059da:	d504      	bpl.n	80059e6 <_vfiprintf_r+0x4e>
 80059dc:	f04f 30ff 	mov.w	r0, #4294967295
 80059e0:	b01d      	add	sp, #116	; 0x74
 80059e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059e6:	89ab      	ldrh	r3, [r5, #12]
 80059e8:	0598      	lsls	r0, r3, #22
 80059ea:	d4f7      	bmi.n	80059dc <_vfiprintf_r+0x44>
 80059ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059ee:	f7fe f9d1 	bl	8003d94 <__retarget_lock_release_recursive>
 80059f2:	e7f3      	b.n	80059dc <_vfiprintf_r+0x44>
 80059f4:	2300      	movs	r3, #0
 80059f6:	9309      	str	r3, [sp, #36]	; 0x24
 80059f8:	2320      	movs	r3, #32
 80059fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a02:	2330      	movs	r3, #48	; 0x30
 8005a04:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005bb8 <_vfiprintf_r+0x220>
 8005a08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a0c:	f04f 0901 	mov.w	r9, #1
 8005a10:	4623      	mov	r3, r4
 8005a12:	469a      	mov	sl, r3
 8005a14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a18:	b10a      	cbz	r2, 8005a1e <_vfiprintf_r+0x86>
 8005a1a:	2a25      	cmp	r2, #37	; 0x25
 8005a1c:	d1f9      	bne.n	8005a12 <_vfiprintf_r+0x7a>
 8005a1e:	ebba 0b04 	subs.w	fp, sl, r4
 8005a22:	d00b      	beq.n	8005a3c <_vfiprintf_r+0xa4>
 8005a24:	465b      	mov	r3, fp
 8005a26:	4622      	mov	r2, r4
 8005a28:	4629      	mov	r1, r5
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f7ff ffa2 	bl	8005974 <__sfputs_r>
 8005a30:	3001      	adds	r0, #1
 8005a32:	f000 80a9 	beq.w	8005b88 <_vfiprintf_r+0x1f0>
 8005a36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a38:	445a      	add	r2, fp
 8005a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8005a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 80a1 	beq.w	8005b88 <_vfiprintf_r+0x1f0>
 8005a46:	2300      	movs	r3, #0
 8005a48:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a50:	f10a 0a01 	add.w	sl, sl, #1
 8005a54:	9304      	str	r3, [sp, #16]
 8005a56:	9307      	str	r3, [sp, #28]
 8005a58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a5c:	931a      	str	r3, [sp, #104]	; 0x68
 8005a5e:	4654      	mov	r4, sl
 8005a60:	2205      	movs	r2, #5
 8005a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a66:	4854      	ldr	r0, [pc, #336]	; (8005bb8 <_vfiprintf_r+0x220>)
 8005a68:	f7fa fbba 	bl	80001e0 <memchr>
 8005a6c:	9a04      	ldr	r2, [sp, #16]
 8005a6e:	b9d8      	cbnz	r0, 8005aa8 <_vfiprintf_r+0x110>
 8005a70:	06d1      	lsls	r1, r2, #27
 8005a72:	bf44      	itt	mi
 8005a74:	2320      	movmi	r3, #32
 8005a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a7a:	0713      	lsls	r3, r2, #28
 8005a7c:	bf44      	itt	mi
 8005a7e:	232b      	movmi	r3, #43	; 0x2b
 8005a80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a84:	f89a 3000 	ldrb.w	r3, [sl]
 8005a88:	2b2a      	cmp	r3, #42	; 0x2a
 8005a8a:	d015      	beq.n	8005ab8 <_vfiprintf_r+0x120>
 8005a8c:	9a07      	ldr	r2, [sp, #28]
 8005a8e:	4654      	mov	r4, sl
 8005a90:	2000      	movs	r0, #0
 8005a92:	f04f 0c0a 	mov.w	ip, #10
 8005a96:	4621      	mov	r1, r4
 8005a98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a9c:	3b30      	subs	r3, #48	; 0x30
 8005a9e:	2b09      	cmp	r3, #9
 8005aa0:	d94d      	bls.n	8005b3e <_vfiprintf_r+0x1a6>
 8005aa2:	b1b0      	cbz	r0, 8005ad2 <_vfiprintf_r+0x13a>
 8005aa4:	9207      	str	r2, [sp, #28]
 8005aa6:	e014      	b.n	8005ad2 <_vfiprintf_r+0x13a>
 8005aa8:	eba0 0308 	sub.w	r3, r0, r8
 8005aac:	fa09 f303 	lsl.w	r3, r9, r3
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	9304      	str	r3, [sp, #16]
 8005ab4:	46a2      	mov	sl, r4
 8005ab6:	e7d2      	b.n	8005a5e <_vfiprintf_r+0xc6>
 8005ab8:	9b03      	ldr	r3, [sp, #12]
 8005aba:	1d19      	adds	r1, r3, #4
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	9103      	str	r1, [sp, #12]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	bfbb      	ittet	lt
 8005ac4:	425b      	neglt	r3, r3
 8005ac6:	f042 0202 	orrlt.w	r2, r2, #2
 8005aca:	9307      	strge	r3, [sp, #28]
 8005acc:	9307      	strlt	r3, [sp, #28]
 8005ace:	bfb8      	it	lt
 8005ad0:	9204      	strlt	r2, [sp, #16]
 8005ad2:	7823      	ldrb	r3, [r4, #0]
 8005ad4:	2b2e      	cmp	r3, #46	; 0x2e
 8005ad6:	d10c      	bne.n	8005af2 <_vfiprintf_r+0x15a>
 8005ad8:	7863      	ldrb	r3, [r4, #1]
 8005ada:	2b2a      	cmp	r3, #42	; 0x2a
 8005adc:	d134      	bne.n	8005b48 <_vfiprintf_r+0x1b0>
 8005ade:	9b03      	ldr	r3, [sp, #12]
 8005ae0:	1d1a      	adds	r2, r3, #4
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	9203      	str	r2, [sp, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	bfb8      	it	lt
 8005aea:	f04f 33ff 	movlt.w	r3, #4294967295
 8005aee:	3402      	adds	r4, #2
 8005af0:	9305      	str	r3, [sp, #20]
 8005af2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005bc8 <_vfiprintf_r+0x230>
 8005af6:	7821      	ldrb	r1, [r4, #0]
 8005af8:	2203      	movs	r2, #3
 8005afa:	4650      	mov	r0, sl
 8005afc:	f7fa fb70 	bl	80001e0 <memchr>
 8005b00:	b138      	cbz	r0, 8005b12 <_vfiprintf_r+0x17a>
 8005b02:	9b04      	ldr	r3, [sp, #16]
 8005b04:	eba0 000a 	sub.w	r0, r0, sl
 8005b08:	2240      	movs	r2, #64	; 0x40
 8005b0a:	4082      	lsls	r2, r0
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	3401      	adds	r4, #1
 8005b10:	9304      	str	r3, [sp, #16]
 8005b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b16:	4829      	ldr	r0, [pc, #164]	; (8005bbc <_vfiprintf_r+0x224>)
 8005b18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b1c:	2206      	movs	r2, #6
 8005b1e:	f7fa fb5f 	bl	80001e0 <memchr>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d03f      	beq.n	8005ba6 <_vfiprintf_r+0x20e>
 8005b26:	4b26      	ldr	r3, [pc, #152]	; (8005bc0 <_vfiprintf_r+0x228>)
 8005b28:	bb1b      	cbnz	r3, 8005b72 <_vfiprintf_r+0x1da>
 8005b2a:	9b03      	ldr	r3, [sp, #12]
 8005b2c:	3307      	adds	r3, #7
 8005b2e:	f023 0307 	bic.w	r3, r3, #7
 8005b32:	3308      	adds	r3, #8
 8005b34:	9303      	str	r3, [sp, #12]
 8005b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b38:	443b      	add	r3, r7
 8005b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005b3c:	e768      	b.n	8005a10 <_vfiprintf_r+0x78>
 8005b3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b42:	460c      	mov	r4, r1
 8005b44:	2001      	movs	r0, #1
 8005b46:	e7a6      	b.n	8005a96 <_vfiprintf_r+0xfe>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	3401      	adds	r4, #1
 8005b4c:	9305      	str	r3, [sp, #20]
 8005b4e:	4619      	mov	r1, r3
 8005b50:	f04f 0c0a 	mov.w	ip, #10
 8005b54:	4620      	mov	r0, r4
 8005b56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b5a:	3a30      	subs	r2, #48	; 0x30
 8005b5c:	2a09      	cmp	r2, #9
 8005b5e:	d903      	bls.n	8005b68 <_vfiprintf_r+0x1d0>
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0c6      	beq.n	8005af2 <_vfiprintf_r+0x15a>
 8005b64:	9105      	str	r1, [sp, #20]
 8005b66:	e7c4      	b.n	8005af2 <_vfiprintf_r+0x15a>
 8005b68:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b6c:	4604      	mov	r4, r0
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e7f0      	b.n	8005b54 <_vfiprintf_r+0x1bc>
 8005b72:	ab03      	add	r3, sp, #12
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	462a      	mov	r2, r5
 8005b78:	4b12      	ldr	r3, [pc, #72]	; (8005bc4 <_vfiprintf_r+0x22c>)
 8005b7a:	a904      	add	r1, sp, #16
 8005b7c:	4630      	mov	r0, r6
 8005b7e:	f7fd fb9f 	bl	80032c0 <_printf_float>
 8005b82:	4607      	mov	r7, r0
 8005b84:	1c78      	adds	r0, r7, #1
 8005b86:	d1d6      	bne.n	8005b36 <_vfiprintf_r+0x19e>
 8005b88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b8a:	07d9      	lsls	r1, r3, #31
 8005b8c:	d405      	bmi.n	8005b9a <_vfiprintf_r+0x202>
 8005b8e:	89ab      	ldrh	r3, [r5, #12]
 8005b90:	059a      	lsls	r2, r3, #22
 8005b92:	d402      	bmi.n	8005b9a <_vfiprintf_r+0x202>
 8005b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b96:	f7fe f8fd 	bl	8003d94 <__retarget_lock_release_recursive>
 8005b9a:	89ab      	ldrh	r3, [r5, #12]
 8005b9c:	065b      	lsls	r3, r3, #25
 8005b9e:	f53f af1d 	bmi.w	80059dc <_vfiprintf_r+0x44>
 8005ba2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ba4:	e71c      	b.n	80059e0 <_vfiprintf_r+0x48>
 8005ba6:	ab03      	add	r3, sp, #12
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	462a      	mov	r2, r5
 8005bac:	4b05      	ldr	r3, [pc, #20]	; (8005bc4 <_vfiprintf_r+0x22c>)
 8005bae:	a904      	add	r1, sp, #16
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	f7fd fe29 	bl	8003808 <_printf_i>
 8005bb6:	e7e4      	b.n	8005b82 <_vfiprintf_r+0x1ea>
 8005bb8:	080068bc 	.word	0x080068bc
 8005bbc:	080068c6 	.word	0x080068c6
 8005bc0:	080032c1 	.word	0x080032c1
 8005bc4:	08005975 	.word	0x08005975
 8005bc8:	080068c2 	.word	0x080068c2

08005bcc <__swbuf_r>:
 8005bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bce:	460e      	mov	r6, r1
 8005bd0:	4614      	mov	r4, r2
 8005bd2:	4605      	mov	r5, r0
 8005bd4:	b118      	cbz	r0, 8005bde <__swbuf_r+0x12>
 8005bd6:	6a03      	ldr	r3, [r0, #32]
 8005bd8:	b90b      	cbnz	r3, 8005bde <__swbuf_r+0x12>
 8005bda:	f7fd ffc3 	bl	8003b64 <__sinit>
 8005bde:	69a3      	ldr	r3, [r4, #24]
 8005be0:	60a3      	str	r3, [r4, #8]
 8005be2:	89a3      	ldrh	r3, [r4, #12]
 8005be4:	071a      	lsls	r2, r3, #28
 8005be6:	d525      	bpl.n	8005c34 <__swbuf_r+0x68>
 8005be8:	6923      	ldr	r3, [r4, #16]
 8005bea:	b31b      	cbz	r3, 8005c34 <__swbuf_r+0x68>
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	6922      	ldr	r2, [r4, #16]
 8005bf0:	1a98      	subs	r0, r3, r2
 8005bf2:	6963      	ldr	r3, [r4, #20]
 8005bf4:	b2f6      	uxtb	r6, r6
 8005bf6:	4283      	cmp	r3, r0
 8005bf8:	4637      	mov	r7, r6
 8005bfa:	dc04      	bgt.n	8005c06 <__swbuf_r+0x3a>
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f7ff fd9e 	bl	8005740 <_fflush_r>
 8005c04:	b9e0      	cbnz	r0, 8005c40 <__swbuf_r+0x74>
 8005c06:	68a3      	ldr	r3, [r4, #8]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	60a3      	str	r3, [r4, #8]
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	6022      	str	r2, [r4, #0]
 8005c12:	701e      	strb	r6, [r3, #0]
 8005c14:	6962      	ldr	r2, [r4, #20]
 8005c16:	1c43      	adds	r3, r0, #1
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d004      	beq.n	8005c26 <__swbuf_r+0x5a>
 8005c1c:	89a3      	ldrh	r3, [r4, #12]
 8005c1e:	07db      	lsls	r3, r3, #31
 8005c20:	d506      	bpl.n	8005c30 <__swbuf_r+0x64>
 8005c22:	2e0a      	cmp	r6, #10
 8005c24:	d104      	bne.n	8005c30 <__swbuf_r+0x64>
 8005c26:	4621      	mov	r1, r4
 8005c28:	4628      	mov	r0, r5
 8005c2a:	f7ff fd89 	bl	8005740 <_fflush_r>
 8005c2e:	b938      	cbnz	r0, 8005c40 <__swbuf_r+0x74>
 8005c30:	4638      	mov	r0, r7
 8005c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c34:	4621      	mov	r1, r4
 8005c36:	4628      	mov	r0, r5
 8005c38:	f000 f806 	bl	8005c48 <__swsetup_r>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d0d5      	beq.n	8005bec <__swbuf_r+0x20>
 8005c40:	f04f 37ff 	mov.w	r7, #4294967295
 8005c44:	e7f4      	b.n	8005c30 <__swbuf_r+0x64>
	...

08005c48 <__swsetup_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4b2a      	ldr	r3, [pc, #168]	; (8005cf4 <__swsetup_r+0xac>)
 8005c4c:	4605      	mov	r5, r0
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	460c      	mov	r4, r1
 8005c52:	b118      	cbz	r0, 8005c5c <__swsetup_r+0x14>
 8005c54:	6a03      	ldr	r3, [r0, #32]
 8005c56:	b90b      	cbnz	r3, 8005c5c <__swsetup_r+0x14>
 8005c58:	f7fd ff84 	bl	8003b64 <__sinit>
 8005c5c:	89a3      	ldrh	r3, [r4, #12]
 8005c5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c62:	0718      	lsls	r0, r3, #28
 8005c64:	d422      	bmi.n	8005cac <__swsetup_r+0x64>
 8005c66:	06d9      	lsls	r1, r3, #27
 8005c68:	d407      	bmi.n	8005c7a <__swsetup_r+0x32>
 8005c6a:	2309      	movs	r3, #9
 8005c6c:	602b      	str	r3, [r5, #0]
 8005c6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c72:	81a3      	strh	r3, [r4, #12]
 8005c74:	f04f 30ff 	mov.w	r0, #4294967295
 8005c78:	e034      	b.n	8005ce4 <__swsetup_r+0x9c>
 8005c7a:	0758      	lsls	r0, r3, #29
 8005c7c:	d512      	bpl.n	8005ca4 <__swsetup_r+0x5c>
 8005c7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c80:	b141      	cbz	r1, 8005c94 <__swsetup_r+0x4c>
 8005c82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c86:	4299      	cmp	r1, r3
 8005c88:	d002      	beq.n	8005c90 <__swsetup_r+0x48>
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f7fe fefe 	bl	8004a8c <_free_r>
 8005c90:	2300      	movs	r3, #0
 8005c92:	6363      	str	r3, [r4, #52]	; 0x34
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	6063      	str	r3, [r4, #4]
 8005ca0:	6923      	ldr	r3, [r4, #16]
 8005ca2:	6023      	str	r3, [r4, #0]
 8005ca4:	89a3      	ldrh	r3, [r4, #12]
 8005ca6:	f043 0308 	orr.w	r3, r3, #8
 8005caa:	81a3      	strh	r3, [r4, #12]
 8005cac:	6923      	ldr	r3, [r4, #16]
 8005cae:	b94b      	cbnz	r3, 8005cc4 <__swsetup_r+0x7c>
 8005cb0:	89a3      	ldrh	r3, [r4, #12]
 8005cb2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005cb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cba:	d003      	beq.n	8005cc4 <__swsetup_r+0x7c>
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	f000 f884 	bl	8005dcc <__smakebuf_r>
 8005cc4:	89a0      	ldrh	r0, [r4, #12]
 8005cc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cca:	f010 0301 	ands.w	r3, r0, #1
 8005cce:	d00a      	beq.n	8005ce6 <__swsetup_r+0x9e>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60a3      	str	r3, [r4, #8]
 8005cd4:	6963      	ldr	r3, [r4, #20]
 8005cd6:	425b      	negs	r3, r3
 8005cd8:	61a3      	str	r3, [r4, #24]
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	b943      	cbnz	r3, 8005cf0 <__swsetup_r+0xa8>
 8005cde:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ce2:	d1c4      	bne.n	8005c6e <__swsetup_r+0x26>
 8005ce4:	bd38      	pop	{r3, r4, r5, pc}
 8005ce6:	0781      	lsls	r1, r0, #30
 8005ce8:	bf58      	it	pl
 8005cea:	6963      	ldrpl	r3, [r4, #20]
 8005cec:	60a3      	str	r3, [r4, #8]
 8005cee:	e7f4      	b.n	8005cda <__swsetup_r+0x92>
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	e7f7      	b.n	8005ce4 <__swsetup_r+0x9c>
 8005cf4:	2000007c 	.word	0x2000007c

08005cf8 <_raise_r>:
 8005cf8:	291f      	cmp	r1, #31
 8005cfa:	b538      	push	{r3, r4, r5, lr}
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	460d      	mov	r5, r1
 8005d00:	d904      	bls.n	8005d0c <_raise_r+0x14>
 8005d02:	2316      	movs	r3, #22
 8005d04:	6003      	str	r3, [r0, #0]
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005d0e:	b112      	cbz	r2, 8005d16 <_raise_r+0x1e>
 8005d10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d14:	b94b      	cbnz	r3, 8005d2a <_raise_r+0x32>
 8005d16:	4620      	mov	r0, r4
 8005d18:	f000 f830 	bl	8005d7c <_getpid_r>
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	4601      	mov	r1, r0
 8005d20:	4620      	mov	r0, r4
 8005d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d26:	f000 b817 	b.w	8005d58 <_kill_r>
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d00a      	beq.n	8005d44 <_raise_r+0x4c>
 8005d2e:	1c59      	adds	r1, r3, #1
 8005d30:	d103      	bne.n	8005d3a <_raise_r+0x42>
 8005d32:	2316      	movs	r3, #22
 8005d34:	6003      	str	r3, [r0, #0]
 8005d36:	2001      	movs	r0, #1
 8005d38:	e7e7      	b.n	8005d0a <_raise_r+0x12>
 8005d3a:	2400      	movs	r4, #0
 8005d3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d40:	4628      	mov	r0, r5
 8005d42:	4798      	blx	r3
 8005d44:	2000      	movs	r0, #0
 8005d46:	e7e0      	b.n	8005d0a <_raise_r+0x12>

08005d48 <raise>:
 8005d48:	4b02      	ldr	r3, [pc, #8]	; (8005d54 <raise+0xc>)
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	f7ff bfd3 	b.w	8005cf8 <_raise_r>
 8005d52:	bf00      	nop
 8005d54:	2000007c 	.word	0x2000007c

08005d58 <_kill_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d07      	ldr	r5, [pc, #28]	; (8005d78 <_kill_r+0x20>)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	602b      	str	r3, [r5, #0]
 8005d66:	f7fb fe2f 	bl	80019c8 <_kill>
 8005d6a:	1c43      	adds	r3, r0, #1
 8005d6c:	d102      	bne.n	8005d74 <_kill_r+0x1c>
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	b103      	cbz	r3, 8005d74 <_kill_r+0x1c>
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	bd38      	pop	{r3, r4, r5, pc}
 8005d76:	bf00      	nop
 8005d78:	20000410 	.word	0x20000410

08005d7c <_getpid_r>:
 8005d7c:	f7fb be1c 	b.w	80019b8 <_getpid>

08005d80 <__swhatbuf_r>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	460c      	mov	r4, r1
 8005d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d88:	2900      	cmp	r1, #0
 8005d8a:	b096      	sub	sp, #88	; 0x58
 8005d8c:	4615      	mov	r5, r2
 8005d8e:	461e      	mov	r6, r3
 8005d90:	da0d      	bge.n	8005dae <__swhatbuf_r+0x2e>
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005d98:	f04f 0100 	mov.w	r1, #0
 8005d9c:	bf0c      	ite	eq
 8005d9e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005da2:	2340      	movne	r3, #64	; 0x40
 8005da4:	2000      	movs	r0, #0
 8005da6:	6031      	str	r1, [r6, #0]
 8005da8:	602b      	str	r3, [r5, #0]
 8005daa:	b016      	add	sp, #88	; 0x58
 8005dac:	bd70      	pop	{r4, r5, r6, pc}
 8005dae:	466a      	mov	r2, sp
 8005db0:	f000 f848 	bl	8005e44 <_fstat_r>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	dbec      	blt.n	8005d92 <__swhatbuf_r+0x12>
 8005db8:	9901      	ldr	r1, [sp, #4]
 8005dba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005dbe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005dc2:	4259      	negs	r1, r3
 8005dc4:	4159      	adcs	r1, r3
 8005dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dca:	e7eb      	b.n	8005da4 <__swhatbuf_r+0x24>

08005dcc <__smakebuf_r>:
 8005dcc:	898b      	ldrh	r3, [r1, #12]
 8005dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005dd0:	079d      	lsls	r5, r3, #30
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	d507      	bpl.n	8005de8 <__smakebuf_r+0x1c>
 8005dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	2301      	movs	r3, #1
 8005de2:	6163      	str	r3, [r4, #20]
 8005de4:	b002      	add	sp, #8
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	ab01      	add	r3, sp, #4
 8005dea:	466a      	mov	r2, sp
 8005dec:	f7ff ffc8 	bl	8005d80 <__swhatbuf_r>
 8005df0:	9900      	ldr	r1, [sp, #0]
 8005df2:	4605      	mov	r5, r0
 8005df4:	4630      	mov	r0, r6
 8005df6:	f7fe febd 	bl	8004b74 <_malloc_r>
 8005dfa:	b948      	cbnz	r0, 8005e10 <__smakebuf_r+0x44>
 8005dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e00:	059a      	lsls	r2, r3, #22
 8005e02:	d4ef      	bmi.n	8005de4 <__smakebuf_r+0x18>
 8005e04:	f023 0303 	bic.w	r3, r3, #3
 8005e08:	f043 0302 	orr.w	r3, r3, #2
 8005e0c:	81a3      	strh	r3, [r4, #12]
 8005e0e:	e7e3      	b.n	8005dd8 <__smakebuf_r+0xc>
 8005e10:	89a3      	ldrh	r3, [r4, #12]
 8005e12:	6020      	str	r0, [r4, #0]
 8005e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e18:	81a3      	strh	r3, [r4, #12]
 8005e1a:	9b00      	ldr	r3, [sp, #0]
 8005e1c:	6163      	str	r3, [r4, #20]
 8005e1e:	9b01      	ldr	r3, [sp, #4]
 8005e20:	6120      	str	r0, [r4, #16]
 8005e22:	b15b      	cbz	r3, 8005e3c <__smakebuf_r+0x70>
 8005e24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f81d 	bl	8005e68 <_isatty_r>
 8005e2e:	b128      	cbz	r0, 8005e3c <__smakebuf_r+0x70>
 8005e30:	89a3      	ldrh	r3, [r4, #12]
 8005e32:	f023 0303 	bic.w	r3, r3, #3
 8005e36:	f043 0301 	orr.w	r3, r3, #1
 8005e3a:	81a3      	strh	r3, [r4, #12]
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	431d      	orrs	r5, r3
 8005e40:	81a5      	strh	r5, [r4, #12]
 8005e42:	e7cf      	b.n	8005de4 <__smakebuf_r+0x18>

08005e44 <_fstat_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4d07      	ldr	r5, [pc, #28]	; (8005e64 <_fstat_r+0x20>)
 8005e48:	2300      	movs	r3, #0
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	4608      	mov	r0, r1
 8005e4e:	4611      	mov	r1, r2
 8005e50:	602b      	str	r3, [r5, #0]
 8005e52:	f7fb fe18 	bl	8001a86 <_fstat>
 8005e56:	1c43      	adds	r3, r0, #1
 8005e58:	d102      	bne.n	8005e60 <_fstat_r+0x1c>
 8005e5a:	682b      	ldr	r3, [r5, #0]
 8005e5c:	b103      	cbz	r3, 8005e60 <_fstat_r+0x1c>
 8005e5e:	6023      	str	r3, [r4, #0]
 8005e60:	bd38      	pop	{r3, r4, r5, pc}
 8005e62:	bf00      	nop
 8005e64:	20000410 	.word	0x20000410

08005e68 <_isatty_r>:
 8005e68:	b538      	push	{r3, r4, r5, lr}
 8005e6a:	4d06      	ldr	r5, [pc, #24]	; (8005e84 <_isatty_r+0x1c>)
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	4604      	mov	r4, r0
 8005e70:	4608      	mov	r0, r1
 8005e72:	602b      	str	r3, [r5, #0]
 8005e74:	f7fb fe17 	bl	8001aa6 <_isatty>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_isatty_r+0x1a>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_isatty_r+0x1a>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	20000410 	.word	0x20000410

08005e88 <powf>:
 8005e88:	b508      	push	{r3, lr}
 8005e8a:	ed2d 8b04 	vpush	{d8-d9}
 8005e8e:	eeb0 8a60 	vmov.f32	s16, s1
 8005e92:	eeb0 9a40 	vmov.f32	s18, s0
 8005e96:	f000 f85b 	bl	8005f50 <__ieee754_powf>
 8005e9a:	eeb4 8a48 	vcmp.f32	s16, s16
 8005e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea2:	eef0 8a40 	vmov.f32	s17, s0
 8005ea6:	d63e      	bvs.n	8005f26 <powf+0x9e>
 8005ea8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8005eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb0:	d112      	bne.n	8005ed8 <powf+0x50>
 8005eb2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eba:	d039      	beq.n	8005f30 <powf+0xa8>
 8005ebc:	eeb0 0a48 	vmov.f32	s0, s16
 8005ec0:	f000 f839 	bl	8005f36 <finitef>
 8005ec4:	b378      	cbz	r0, 8005f26 <powf+0x9e>
 8005ec6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ece:	d52a      	bpl.n	8005f26 <powf+0x9e>
 8005ed0:	f7fd ff34 	bl	8003d3c <__errno>
 8005ed4:	2322      	movs	r3, #34	; 0x22
 8005ed6:	e014      	b.n	8005f02 <powf+0x7a>
 8005ed8:	f000 f82d 	bl	8005f36 <finitef>
 8005edc:	b998      	cbnz	r0, 8005f06 <powf+0x7e>
 8005ede:	eeb0 0a49 	vmov.f32	s0, s18
 8005ee2:	f000 f828 	bl	8005f36 <finitef>
 8005ee6:	b170      	cbz	r0, 8005f06 <powf+0x7e>
 8005ee8:	eeb0 0a48 	vmov.f32	s0, s16
 8005eec:	f000 f823 	bl	8005f36 <finitef>
 8005ef0:	b148      	cbz	r0, 8005f06 <powf+0x7e>
 8005ef2:	eef4 8a68 	vcmp.f32	s17, s17
 8005ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efa:	d7e9      	bvc.n	8005ed0 <powf+0x48>
 8005efc:	f7fd ff1e 	bl	8003d3c <__errno>
 8005f00:	2321      	movs	r3, #33	; 0x21
 8005f02:	6003      	str	r3, [r0, #0]
 8005f04:	e00f      	b.n	8005f26 <powf+0x9e>
 8005f06:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f0e:	d10a      	bne.n	8005f26 <powf+0x9e>
 8005f10:	eeb0 0a49 	vmov.f32	s0, s18
 8005f14:	f000 f80f 	bl	8005f36 <finitef>
 8005f18:	b128      	cbz	r0, 8005f26 <powf+0x9e>
 8005f1a:	eeb0 0a48 	vmov.f32	s0, s16
 8005f1e:	f000 f80a 	bl	8005f36 <finitef>
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d1d4      	bne.n	8005ed0 <powf+0x48>
 8005f26:	eeb0 0a68 	vmov.f32	s0, s17
 8005f2a:	ecbd 8b04 	vpop	{d8-d9}
 8005f2e:	bd08      	pop	{r3, pc}
 8005f30:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8005f34:	e7f7      	b.n	8005f26 <powf+0x9e>

08005f36 <finitef>:
 8005f36:	b082      	sub	sp, #8
 8005f38:	ed8d 0a01 	vstr	s0, [sp, #4]
 8005f3c:	9801      	ldr	r0, [sp, #4]
 8005f3e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005f42:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8005f46:	bfac      	ite	ge
 8005f48:	2000      	movge	r0, #0
 8005f4a:	2001      	movlt	r0, #1
 8005f4c:	b002      	add	sp, #8
 8005f4e:	4770      	bx	lr

08005f50 <__ieee754_powf>:
 8005f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f54:	ee10 4a90 	vmov	r4, s1
 8005f58:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8005f5c:	ed2d 8b02 	vpush	{d8}
 8005f60:	ee10 7a10 	vmov	r7, s0
 8005f64:	eeb0 8a40 	vmov.f32	s16, s0
 8005f68:	eef0 8a60 	vmov.f32	s17, s1
 8005f6c:	d10c      	bne.n	8005f88 <__ieee754_powf+0x38>
 8005f6e:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 8005f72:	007f      	lsls	r7, r7, #1
 8005f74:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 8005f78:	f240 8292 	bls.w	80064a0 <__ieee754_powf+0x550>
 8005f7c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8005f80:	ecbd 8b02 	vpop	{d8}
 8005f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f88:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 8005f8c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005f90:	dcf4      	bgt.n	8005f7c <__ieee754_powf+0x2c>
 8005f92:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8005f96:	dd08      	ble.n	8005faa <__ieee754_powf+0x5a>
 8005f98:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8005f9c:	d1ee      	bne.n	8005f7c <__ieee754_powf+0x2c>
 8005f9e:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8005fa2:	0064      	lsls	r4, r4, #1
 8005fa4:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8005fa8:	e7e6      	b.n	8005f78 <__ieee754_powf+0x28>
 8005faa:	2f00      	cmp	r7, #0
 8005fac:	da20      	bge.n	8005ff0 <__ieee754_powf+0xa0>
 8005fae:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8005fb2:	da2d      	bge.n	8006010 <__ieee754_powf+0xc0>
 8005fb4:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8005fb8:	f2c0 827b 	blt.w	80064b2 <__ieee754_powf+0x562>
 8005fbc:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8005fc0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8005fc4:	fa48 f603 	asr.w	r6, r8, r3
 8005fc8:	fa06 f303 	lsl.w	r3, r6, r3
 8005fcc:	4543      	cmp	r3, r8
 8005fce:	f040 8270 	bne.w	80064b2 <__ieee754_powf+0x562>
 8005fd2:	f006 0601 	and.w	r6, r6, #1
 8005fd6:	f1c6 0602 	rsb	r6, r6, #2
 8005fda:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8005fde:	d11f      	bne.n	8006020 <__ieee754_powf+0xd0>
 8005fe0:	2c00      	cmp	r4, #0
 8005fe2:	f280 8263 	bge.w	80064ac <__ieee754_powf+0x55c>
 8005fe6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005fea:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8005fee:	e7c7      	b.n	8005f80 <__ieee754_powf+0x30>
 8005ff0:	2600      	movs	r6, #0
 8005ff2:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8005ff6:	d1f0      	bne.n	8005fda <__ieee754_powf+0x8a>
 8005ff8:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8005ffc:	f000 8250 	beq.w	80064a0 <__ieee754_powf+0x550>
 8006000:	dd08      	ble.n	8006014 <__ieee754_powf+0xc4>
 8006002:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8006308 <__ieee754_powf+0x3b8>
 8006006:	2c00      	cmp	r4, #0
 8006008:	bfa8      	it	ge
 800600a:	eeb0 0a68 	vmovge.f32	s0, s17
 800600e:	e7b7      	b.n	8005f80 <__ieee754_powf+0x30>
 8006010:	2602      	movs	r6, #2
 8006012:	e7ee      	b.n	8005ff2 <__ieee754_powf+0xa2>
 8006014:	2c00      	cmp	r4, #0
 8006016:	f280 8246 	bge.w	80064a6 <__ieee754_powf+0x556>
 800601a:	eeb1 0a68 	vneg.f32	s0, s17
 800601e:	e7af      	b.n	8005f80 <__ieee754_powf+0x30>
 8006020:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8006024:	d102      	bne.n	800602c <__ieee754_powf+0xdc>
 8006026:	ee28 0a08 	vmul.f32	s0, s16, s16
 800602a:	e7a9      	b.n	8005f80 <__ieee754_powf+0x30>
 800602c:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8006030:	eeb0 0a48 	vmov.f32	s0, s16
 8006034:	d107      	bne.n	8006046 <__ieee754_powf+0xf6>
 8006036:	2f00      	cmp	r7, #0
 8006038:	db05      	blt.n	8006046 <__ieee754_powf+0xf6>
 800603a:	ecbd 8b02 	vpop	{d8}
 800603e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006042:	f000 badf 	b.w	8006604 <__ieee754_sqrtf>
 8006046:	f000 fa4d 	bl	80064e4 <fabsf>
 800604a:	b125      	cbz	r5, 8006056 <__ieee754_powf+0x106>
 800604c:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 8006050:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006054:	d115      	bne.n	8006082 <__ieee754_powf+0x132>
 8006056:	2c00      	cmp	r4, #0
 8006058:	bfbc      	itt	lt
 800605a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800605e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006062:	2f00      	cmp	r7, #0
 8006064:	da8c      	bge.n	8005f80 <__ieee754_powf+0x30>
 8006066:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800606a:	4335      	orrs	r5, r6
 800606c:	d104      	bne.n	8006078 <__ieee754_powf+0x128>
 800606e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006072:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006076:	e783      	b.n	8005f80 <__ieee754_powf+0x30>
 8006078:	2e01      	cmp	r6, #1
 800607a:	d181      	bne.n	8005f80 <__ieee754_powf+0x30>
 800607c:	eeb1 0a40 	vneg.f32	s0, s0
 8006080:	e77e      	b.n	8005f80 <__ieee754_powf+0x30>
 8006082:	0ff8      	lsrs	r0, r7, #31
 8006084:	3801      	subs	r0, #1
 8006086:	ea56 0300 	orrs.w	r3, r6, r0
 800608a:	d104      	bne.n	8006096 <__ieee754_powf+0x146>
 800608c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006090:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006094:	e774      	b.n	8005f80 <__ieee754_powf+0x30>
 8006096:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800609a:	dd73      	ble.n	8006184 <__ieee754_powf+0x234>
 800609c:	4b9b      	ldr	r3, [pc, #620]	; (800630c <__ieee754_powf+0x3bc>)
 800609e:	429d      	cmp	r5, r3
 80060a0:	dc08      	bgt.n	80060b4 <__ieee754_powf+0x164>
 80060a2:	2c00      	cmp	r4, #0
 80060a4:	da0b      	bge.n	80060be <__ieee754_powf+0x16e>
 80060a6:	2000      	movs	r0, #0
 80060a8:	ecbd 8b02 	vpop	{d8}
 80060ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	f000 baa2 	b.w	80065f8 <__math_oflowf>
 80060b4:	4b96      	ldr	r3, [pc, #600]	; (8006310 <__ieee754_powf+0x3c0>)
 80060b6:	429d      	cmp	r5, r3
 80060b8:	dd08      	ble.n	80060cc <__ieee754_powf+0x17c>
 80060ba:	2c00      	cmp	r4, #0
 80060bc:	dcf3      	bgt.n	80060a6 <__ieee754_powf+0x156>
 80060be:	2000      	movs	r0, #0
 80060c0:	ecbd 8b02 	vpop	{d8}
 80060c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c8:	f000 ba90 	b.w	80065ec <__math_uflowf>
 80060cc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80060d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80060d4:	eddf 6a8f 	vldr	s13, [pc, #572]	; 8006314 <__ieee754_powf+0x3c4>
 80060d8:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80060dc:	eee0 6a67 	vfms.f32	s13, s0, s15
 80060e0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80060e4:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80060e8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80060ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060f0:	eddf 7a89 	vldr	s15, [pc, #548]	; 8006318 <__ieee754_powf+0x3c8>
 80060f4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80060f8:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800631c <__ieee754_powf+0x3cc>
 80060fc:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006100:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8006320 <__ieee754_powf+0x3d0>
 8006104:	eef0 6a67 	vmov.f32	s13, s15
 8006108:	eee0 6a07 	vfma.f32	s13, s0, s14
 800610c:	ee16 3a90 	vmov	r3, s13
 8006110:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006114:	f023 030f 	bic.w	r3, r3, #15
 8006118:	ee06 3a90 	vmov	s13, r3
 800611c:	eee0 6a47 	vfms.f32	s13, s0, s14
 8006120:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006124:	3e01      	subs	r6, #1
 8006126:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800612a:	4306      	orrs	r6, r0
 800612c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006130:	f024 040f 	bic.w	r4, r4, #15
 8006134:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8006138:	bf08      	it	eq
 800613a:	eeb0 8a47 	vmoveq.f32	s16, s14
 800613e:	ee07 4a10 	vmov	s14, r4
 8006142:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8006146:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800614a:	ee07 3a90 	vmov	s15, r3
 800614e:	eee7 0a27 	vfma.f32	s1, s14, s15
 8006152:	ee07 4a10 	vmov	s14, r4
 8006156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800615a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800615e:	ee17 1a10 	vmov	r1, s14
 8006162:	2900      	cmp	r1, #0
 8006164:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006168:	f340 817c 	ble.w	8006464 <__ieee754_powf+0x514>
 800616c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8006170:	f340 80f8 	ble.w	8006364 <__ieee754_powf+0x414>
 8006174:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800617c:	bf4c      	ite	mi
 800617e:	2001      	movmi	r0, #1
 8006180:	2000      	movpl	r0, #0
 8006182:	e791      	b.n	80060a8 <__ieee754_powf+0x158>
 8006184:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 8006188:	bf01      	itttt	eq
 800618a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8006324 <__ieee754_powf+0x3d4>
 800618e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006192:	f06f 0317 	mvneq.w	r3, #23
 8006196:	ee17 5a90 	vmoveq	r5, s15
 800619a:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800619e:	bf18      	it	ne
 80061a0:	2300      	movne	r3, #0
 80061a2:	3a7f      	subs	r2, #127	; 0x7f
 80061a4:	441a      	add	r2, r3
 80061a6:	4b60      	ldr	r3, [pc, #384]	; (8006328 <__ieee754_powf+0x3d8>)
 80061a8:	f3c5 0516 	ubfx	r5, r5, #0, #23
 80061ac:	429d      	cmp	r5, r3
 80061ae:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 80061b2:	dd06      	ble.n	80061c2 <__ieee754_powf+0x272>
 80061b4:	4b5d      	ldr	r3, [pc, #372]	; (800632c <__ieee754_powf+0x3dc>)
 80061b6:	429d      	cmp	r5, r3
 80061b8:	f340 80a4 	ble.w	8006304 <__ieee754_powf+0x3b4>
 80061bc:	3201      	adds	r2, #1
 80061be:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80061c2:	2500      	movs	r5, #0
 80061c4:	4b5a      	ldr	r3, [pc, #360]	; (8006330 <__ieee754_powf+0x3e0>)
 80061c6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80061ca:	ee07 1a10 	vmov	s14, r1
 80061ce:	edd3 5a00 	vldr	s11, [r3]
 80061d2:	4b58      	ldr	r3, [pc, #352]	; (8006334 <__ieee754_powf+0x3e4>)
 80061d4:	ee75 7a87 	vadd.f32	s15, s11, s14
 80061d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061dc:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80061e0:	1049      	asrs	r1, r1, #1
 80061e2:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80061e6:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80061ea:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 80061ee:	ee37 6a65 	vsub.f32	s12, s14, s11
 80061f2:	ee07 1a90 	vmov	s15, r1
 80061f6:	ee26 5a24 	vmul.f32	s10, s12, s9
 80061fa:	ee77 5ae5 	vsub.f32	s11, s15, s11
 80061fe:	ee15 7a10 	vmov	r7, s10
 8006202:	401f      	ands	r7, r3
 8006204:	ee06 7a90 	vmov	s13, r7
 8006208:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800620c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8006210:	ee65 7a05 	vmul.f32	s15, s10, s10
 8006214:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8006218:	eddf 5a47 	vldr	s11, [pc, #284]	; 8006338 <__ieee754_powf+0x3e8>
 800621c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800633c <__ieee754_powf+0x3ec>
 8006220:	eee7 5a87 	vfma.f32	s11, s15, s14
 8006224:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8006340 <__ieee754_powf+0x3f0>
 8006228:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800622c:	eddf 5a39 	vldr	s11, [pc, #228]	; 8006314 <__ieee754_powf+0x3c4>
 8006230:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006234:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8006344 <__ieee754_powf+0x3f4>
 8006238:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800623c:	eddf 5a42 	vldr	s11, [pc, #264]	; 8006348 <__ieee754_powf+0x3f8>
 8006240:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006244:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006248:	ee35 7a26 	vadd.f32	s14, s10, s13
 800624c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8006250:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006254:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8006258:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800625c:	eef0 5a67 	vmov.f32	s11, s15
 8006260:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8006264:	ee75 5a87 	vadd.f32	s11, s11, s14
 8006268:	ee15 1a90 	vmov	r1, s11
 800626c:	4019      	ands	r1, r3
 800626e:	ee05 1a90 	vmov	s11, r1
 8006272:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006276:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800627a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800627e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006282:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006286:	eeb0 6a67 	vmov.f32	s12, s15
 800628a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800628e:	ee16 1a10 	vmov	r1, s12
 8006292:	4019      	ands	r1, r3
 8006294:	ee07 1a10 	vmov	s14, r1
 8006298:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800629c:	ee06 1a10 	vmov	s12, r1
 80062a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062a4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800634c <__ieee754_powf+0x3fc>
 80062a8:	4929      	ldr	r1, [pc, #164]	; (8006350 <__ieee754_powf+0x400>)
 80062aa:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8006354 <__ieee754_powf+0x404>
 80062ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062b2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006358 <__ieee754_powf+0x408>
 80062b6:	eee6 7a07 	vfma.f32	s15, s12, s14
 80062ba:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80062be:	ed91 7a00 	vldr	s14, [r1]
 80062c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062c6:	ee07 2a10 	vmov	s14, r2
 80062ca:	eef0 6a67 	vmov.f32	s13, s15
 80062ce:	4a23      	ldr	r2, [pc, #140]	; (800635c <__ieee754_powf+0x40c>)
 80062d0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80062d4:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80062d8:	ed92 5a00 	vldr	s10, [r2]
 80062dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80062e0:	ee76 6a85 	vadd.f32	s13, s13, s10
 80062e4:	ee76 6a87 	vadd.f32	s13, s13, s14
 80062e8:	ee16 2a90 	vmov	r2, s13
 80062ec:	4013      	ands	r3, r2
 80062ee:	ee06 3a90 	vmov	s13, r3
 80062f2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80062f6:	ee37 7a45 	vsub.f32	s14, s14, s10
 80062fa:	eea6 7a65 	vfms.f32	s14, s12, s11
 80062fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006302:	e70f      	b.n	8006124 <__ieee754_powf+0x1d4>
 8006304:	2501      	movs	r5, #1
 8006306:	e75d      	b.n	80061c4 <__ieee754_powf+0x274>
 8006308:	00000000 	.word	0x00000000
 800630c:	3f7ffff3 	.word	0x3f7ffff3
 8006310:	3f800007 	.word	0x3f800007
 8006314:	3eaaaaab 	.word	0x3eaaaaab
 8006318:	3fb8aa3b 	.word	0x3fb8aa3b
 800631c:	36eca570 	.word	0x36eca570
 8006320:	3fb8aa00 	.word	0x3fb8aa00
 8006324:	4b800000 	.word	0x4b800000
 8006328:	001cc471 	.word	0x001cc471
 800632c:	005db3d6 	.word	0x005db3d6
 8006330:	08006a14 	.word	0x08006a14
 8006334:	fffff000 	.word	0xfffff000
 8006338:	3e6c3255 	.word	0x3e6c3255
 800633c:	3e53f142 	.word	0x3e53f142
 8006340:	3e8ba305 	.word	0x3e8ba305
 8006344:	3edb6db7 	.word	0x3edb6db7
 8006348:	3f19999a 	.word	0x3f19999a
 800634c:	3f76384f 	.word	0x3f76384f
 8006350:	08006a24 	.word	0x08006a24
 8006354:	3f763800 	.word	0x3f763800
 8006358:	369dc3a0 	.word	0x369dc3a0
 800635c:	08006a1c 	.word	0x08006a1c
 8006360:	3338aa3c 	.word	0x3338aa3c
 8006364:	f040 8093 	bne.w	800648e <__ieee754_powf+0x53e>
 8006368:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8006360 <__ieee754_powf+0x410>
 800636c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006370:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006374:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800637c:	f73f aefa 	bgt.w	8006174 <__ieee754_powf+0x224>
 8006380:	15db      	asrs	r3, r3, #23
 8006382:	3b7e      	subs	r3, #126	; 0x7e
 8006384:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006388:	4118      	asrs	r0, r3
 800638a:	4408      	add	r0, r1
 800638c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006390:	4a49      	ldr	r2, [pc, #292]	; (80064b8 <__ieee754_powf+0x568>)
 8006392:	3b7f      	subs	r3, #127	; 0x7f
 8006394:	411a      	asrs	r2, r3
 8006396:	4002      	ands	r2, r0
 8006398:	ee07 2a10 	vmov	s14, r2
 800639c:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80063a0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80063a4:	f1c3 0317 	rsb	r3, r3, #23
 80063a8:	4118      	asrs	r0, r3
 80063aa:	2900      	cmp	r1, #0
 80063ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80063b0:	bfb8      	it	lt
 80063b2:	4240      	neglt	r0, r0
 80063b4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80063b8:	eddf 6a40 	vldr	s13, [pc, #256]	; 80064bc <__ieee754_powf+0x56c>
 80063bc:	ed9f 6a40 	vldr	s12, [pc, #256]	; 80064c0 <__ieee754_powf+0x570>
 80063c0:	ee17 3a10 	vmov	r3, s14
 80063c4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80063c8:	f023 030f 	bic.w	r3, r3, #15
 80063cc:	ee07 3a10 	vmov	s14, r3
 80063d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063d4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80063d8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80063dc:	eddf 7a39 	vldr	s15, [pc, #228]	; 80064c4 <__ieee754_powf+0x574>
 80063e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80063e8:	eef0 6a67 	vmov.f32	s13, s15
 80063ec:	eee7 6a06 	vfma.f32	s13, s14, s12
 80063f0:	eef0 5a66 	vmov.f32	s11, s13
 80063f4:	eee7 5a46 	vfms.f32	s11, s14, s12
 80063f8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80063fc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006400:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80064c8 <__ieee754_powf+0x578>
 8006404:	eddf 5a31 	vldr	s11, [pc, #196]	; 80064cc <__ieee754_powf+0x57c>
 8006408:	eea7 6a25 	vfma.f32	s12, s14, s11
 800640c:	eddf 5a30 	vldr	s11, [pc, #192]	; 80064d0 <__ieee754_powf+0x580>
 8006410:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006414:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80064d4 <__ieee754_powf+0x584>
 8006418:	eea5 6a87 	vfma.f32	s12, s11, s14
 800641c:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80064d8 <__ieee754_powf+0x588>
 8006420:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006424:	eeb0 6a66 	vmov.f32	s12, s13
 8006428:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800642c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006430:	ee66 5a86 	vmul.f32	s11, s13, s12
 8006434:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006438:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800643c:	ee85 7a86 	vdiv.f32	s14, s11, s12
 8006440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006444:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006448:	ee30 0a67 	vsub.f32	s0, s0, s15
 800644c:	ee10 3a10 	vmov	r3, s0
 8006450:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006454:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006458:	da1f      	bge.n	800649a <__ieee754_powf+0x54a>
 800645a:	f000 f84b 	bl	80064f4 <scalbnf>
 800645e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006462:	e58d      	b.n	8005f80 <__ieee754_powf+0x30>
 8006464:	4a1d      	ldr	r2, [pc, #116]	; (80064dc <__ieee754_powf+0x58c>)
 8006466:	4293      	cmp	r3, r2
 8006468:	dd07      	ble.n	800647a <__ieee754_powf+0x52a>
 800646a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800646e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006472:	bf4c      	ite	mi
 8006474:	2001      	movmi	r0, #1
 8006476:	2000      	movpl	r0, #0
 8006478:	e622      	b.n	80060c0 <__ieee754_powf+0x170>
 800647a:	d108      	bne.n	800648e <__ieee754_powf+0x53e>
 800647c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006480:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006488:	f6ff af7a 	blt.w	8006380 <__ieee754_powf+0x430>
 800648c:	e7ed      	b.n	800646a <__ieee754_powf+0x51a>
 800648e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006492:	f73f af75 	bgt.w	8006380 <__ieee754_powf+0x430>
 8006496:	2000      	movs	r0, #0
 8006498:	e78c      	b.n	80063b4 <__ieee754_powf+0x464>
 800649a:	ee00 3a10 	vmov	s0, r3
 800649e:	e7de      	b.n	800645e <__ieee754_powf+0x50e>
 80064a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80064a4:	e56c      	b.n	8005f80 <__ieee754_powf+0x30>
 80064a6:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80064e0 <__ieee754_powf+0x590>
 80064aa:	e569      	b.n	8005f80 <__ieee754_powf+0x30>
 80064ac:	eeb0 0a48 	vmov.f32	s0, s16
 80064b0:	e566      	b.n	8005f80 <__ieee754_powf+0x30>
 80064b2:	2600      	movs	r6, #0
 80064b4:	e591      	b.n	8005fda <__ieee754_powf+0x8a>
 80064b6:	bf00      	nop
 80064b8:	ff800000 	.word	0xff800000
 80064bc:	3f317218 	.word	0x3f317218
 80064c0:	3f317200 	.word	0x3f317200
 80064c4:	35bfbe8c 	.word	0x35bfbe8c
 80064c8:	b5ddea0e 	.word	0xb5ddea0e
 80064cc:	3331bb4c 	.word	0x3331bb4c
 80064d0:	388ab355 	.word	0x388ab355
 80064d4:	bb360b61 	.word	0xbb360b61
 80064d8:	3e2aaaab 	.word	0x3e2aaaab
 80064dc:	43160000 	.word	0x43160000
 80064e0:	00000000 	.word	0x00000000

080064e4 <fabsf>:
 80064e4:	ee10 3a10 	vmov	r3, s0
 80064e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064ec:	ee00 3a10 	vmov	s0, r3
 80064f0:	4770      	bx	lr
	...

080064f4 <scalbnf>:
 80064f4:	ee10 3a10 	vmov	r3, s0
 80064f8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80064fc:	d02b      	beq.n	8006556 <scalbnf+0x62>
 80064fe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8006502:	d302      	bcc.n	800650a <scalbnf+0x16>
 8006504:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006508:	4770      	bx	lr
 800650a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800650e:	d123      	bne.n	8006558 <scalbnf+0x64>
 8006510:	4b24      	ldr	r3, [pc, #144]	; (80065a4 <scalbnf+0xb0>)
 8006512:	eddf 7a25 	vldr	s15, [pc, #148]	; 80065a8 <scalbnf+0xb4>
 8006516:	4298      	cmp	r0, r3
 8006518:	ee20 0a27 	vmul.f32	s0, s0, s15
 800651c:	db17      	blt.n	800654e <scalbnf+0x5a>
 800651e:	ee10 3a10 	vmov	r3, s0
 8006522:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006526:	3a19      	subs	r2, #25
 8006528:	f24c 3150 	movw	r1, #50000	; 0xc350
 800652c:	4288      	cmp	r0, r1
 800652e:	dd15      	ble.n	800655c <scalbnf+0x68>
 8006530:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80065ac <scalbnf+0xb8>
 8006534:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80065b0 <scalbnf+0xbc>
 8006538:	ee10 3a10 	vmov	r3, s0
 800653c:	eeb0 7a67 	vmov.f32	s14, s15
 8006540:	2b00      	cmp	r3, #0
 8006542:	bfb8      	it	lt
 8006544:	eef0 7a66 	vmovlt.f32	s15, s13
 8006548:	ee27 0a87 	vmul.f32	s0, s15, s14
 800654c:	4770      	bx	lr
 800654e:	eddf 7a19 	vldr	s15, [pc, #100]	; 80065b4 <scalbnf+0xc0>
 8006552:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006556:	4770      	bx	lr
 8006558:	0dd2      	lsrs	r2, r2, #23
 800655a:	e7e5      	b.n	8006528 <scalbnf+0x34>
 800655c:	4410      	add	r0, r2
 800655e:	28fe      	cmp	r0, #254	; 0xfe
 8006560:	dce6      	bgt.n	8006530 <scalbnf+0x3c>
 8006562:	2800      	cmp	r0, #0
 8006564:	dd06      	ble.n	8006574 <scalbnf+0x80>
 8006566:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800656a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800656e:	ee00 3a10 	vmov	s0, r3
 8006572:	4770      	bx	lr
 8006574:	f110 0f16 	cmn.w	r0, #22
 8006578:	da09      	bge.n	800658e <scalbnf+0x9a>
 800657a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80065b4 <scalbnf+0xc0>
 800657e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80065b8 <scalbnf+0xc4>
 8006582:	ee10 3a10 	vmov	r3, s0
 8006586:	eeb0 7a67 	vmov.f32	s14, s15
 800658a:	2b00      	cmp	r3, #0
 800658c:	e7d9      	b.n	8006542 <scalbnf+0x4e>
 800658e:	3019      	adds	r0, #25
 8006590:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006594:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006598:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80065bc <scalbnf+0xc8>
 800659c:	ee07 3a90 	vmov	s15, r3
 80065a0:	e7d7      	b.n	8006552 <scalbnf+0x5e>
 80065a2:	bf00      	nop
 80065a4:	ffff3cb0 	.word	0xffff3cb0
 80065a8:	4c000000 	.word	0x4c000000
 80065ac:	7149f2ca 	.word	0x7149f2ca
 80065b0:	f149f2ca 	.word	0xf149f2ca
 80065b4:	0da24260 	.word	0x0da24260
 80065b8:	8da24260 	.word	0x8da24260
 80065bc:	33000000 	.word	0x33000000

080065c0 <with_errnof>:
 80065c0:	b513      	push	{r0, r1, r4, lr}
 80065c2:	4604      	mov	r4, r0
 80065c4:	ed8d 0a01 	vstr	s0, [sp, #4]
 80065c8:	f7fd fbb8 	bl	8003d3c <__errno>
 80065cc:	ed9d 0a01 	vldr	s0, [sp, #4]
 80065d0:	6004      	str	r4, [r0, #0]
 80065d2:	b002      	add	sp, #8
 80065d4:	bd10      	pop	{r4, pc}

080065d6 <xflowf>:
 80065d6:	b130      	cbz	r0, 80065e6 <xflowf+0x10>
 80065d8:	eef1 7a40 	vneg.f32	s15, s0
 80065dc:	ee27 0a80 	vmul.f32	s0, s15, s0
 80065e0:	2022      	movs	r0, #34	; 0x22
 80065e2:	f7ff bfed 	b.w	80065c0 <with_errnof>
 80065e6:	eef0 7a40 	vmov.f32	s15, s0
 80065ea:	e7f7      	b.n	80065dc <xflowf+0x6>

080065ec <__math_uflowf>:
 80065ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80065f4 <__math_uflowf+0x8>
 80065f0:	f7ff bff1 	b.w	80065d6 <xflowf>
 80065f4:	10000000 	.word	0x10000000

080065f8 <__math_oflowf>:
 80065f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006600 <__math_oflowf+0x8>
 80065fc:	f7ff bfeb 	b.w	80065d6 <xflowf>
 8006600:	70000000 	.word	0x70000000

08006604 <__ieee754_sqrtf>:
 8006604:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006608:	4770      	bx	lr
	...

0800660c <_init>:
 800660c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660e:	bf00      	nop
 8006610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006612:	bc08      	pop	{r3}
 8006614:	469e      	mov	lr, r3
 8006616:	4770      	bx	lr

08006618 <_fini>:
 8006618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800661a:	bf00      	nop
 800661c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800661e:	bc08      	pop	{r3}
 8006620:	469e      	mov	lr, r3
 8006622:	4770      	bx	lr
