#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f0b520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1efee80 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1ecbd80 .functor NOT 1, L_0x1f46ca0, C4<0>, C4<0>, C4<0>;
L_0x1f46b20 .functor XOR 8, L_0x1f466c0, L_0x1f46a80, C4<00000000>, C4<00000000>;
L_0x1f46c30 .functor XOR 8, L_0x1f46b20, L_0x1f46b90, C4<00000000>, C4<00000000>;
v0x1f40de0_0 .net "B3_next_dut", 0 0, L_0x1f44010;  1 drivers
v0x1f40ea0_0 .net "B3_next_ref", 0 0, L_0x1f42470;  1 drivers
v0x1f40f40_0 .net "Count_next_dut", 0 0, L_0x1f45360;  1 drivers
v0x1f40fe0_0 .net "Count_next_ref", 0 0, L_0x1f436a0;  1 drivers
v0x1f41080_0 .net "S1_next_dut", 0 0, L_0x1f453d0;  1 drivers
v0x1f41170_0 .net "S1_next_ref", 0 0, L_0x1f43220;  1 drivers
v0x1f41240_0 .net "S_next_dut", 0 0, L_0x1f44e30;  1 drivers
v0x1f41310_0 .net "S_next_ref", 0 0, L_0x1f42fd0;  1 drivers
v0x1f413e0_0 .net "Wait_next_dut", 0 0, L_0x1f45b50;  1 drivers
v0x1f414b0_0 .net "Wait_next_ref", 0 0, L_0x1f43c30;  1 drivers
v0x1f41580_0 .net *"_ivl_10", 7 0, L_0x1f46b90;  1 drivers
v0x1f41620_0 .net *"_ivl_12", 7 0, L_0x1f46c30;  1 drivers
v0x1f416c0_0 .net *"_ivl_2", 7 0, L_0x1f465d0;  1 drivers
v0x1f41760_0 .net *"_ivl_4", 7 0, L_0x1f466c0;  1 drivers
v0x1f41800_0 .net *"_ivl_6", 7 0, L_0x1f46a80;  1 drivers
v0x1f418a0_0 .net *"_ivl_8", 7 0, L_0x1f46b20;  1 drivers
v0x1f41960_0 .net "ack", 0 0, v0x1f3dbc0_0;  1 drivers
v0x1f41a00_0 .var "clk", 0 0;
v0x1f41ad0_0 .net "counting_dut", 0 0, L_0x1f45ea0;  1 drivers
v0x1f41ba0_0 .net "counting_ref", 0 0, L_0x1f43f20;  1 drivers
v0x1f41c70_0 .net "d", 0 0, v0x1f3dd20_0;  1 drivers
v0x1f41d10_0 .net "done_counting", 0 0, v0x1f3ddc0_0;  1 drivers
v0x1f41db0_0 .net "done_dut", 0 0, L_0x1f45d50;  1 drivers
v0x1f41e80_0 .net "done_ref", 0 0, L_0x1f43e30;  1 drivers
v0x1f41f50_0 .net "shift_ena_dut", 0 0, L_0x1f46470;  1 drivers
v0x1f42020_0 .net "shift_ena_ref", 0 0, L_0x1f44330;  1 drivers
v0x1f420f0_0 .net "state", 9 0, v0x1f3e020_0;  1 drivers
v0x1f42190_0 .var/2u "stats1", 607 0;
v0x1f42230_0 .var/2u "strobe", 0 0;
v0x1f422d0_0 .net "tb_match", 0 0, L_0x1f46ca0;  1 drivers
v0x1f423a0_0 .net "tb_mismatch", 0 0, L_0x1ecbd80;  1 drivers
LS_0x1f465d0_0_0 .concat [ 1 1 1 1], L_0x1f44330, L_0x1f43f20, L_0x1f43e30, L_0x1f43c30;
LS_0x1f465d0_0_4 .concat [ 1 1 1 1], L_0x1f436a0, L_0x1f43220, L_0x1f42fd0, L_0x1f42470;
L_0x1f465d0 .concat [ 4 4 0 0], LS_0x1f465d0_0_0, LS_0x1f465d0_0_4;
LS_0x1f466c0_0_0 .concat [ 1 1 1 1], L_0x1f44330, L_0x1f43f20, L_0x1f43e30, L_0x1f43c30;
LS_0x1f466c0_0_4 .concat [ 1 1 1 1], L_0x1f436a0, L_0x1f43220, L_0x1f42fd0, L_0x1f42470;
L_0x1f466c0 .concat [ 4 4 0 0], LS_0x1f466c0_0_0, LS_0x1f466c0_0_4;
LS_0x1f46a80_0_0 .concat [ 1 1 1 1], L_0x1f46470, L_0x1f45ea0, L_0x1f45d50, L_0x1f45b50;
LS_0x1f46a80_0_4 .concat [ 1 1 1 1], L_0x1f45360, L_0x1f453d0, L_0x1f44e30, L_0x1f44010;
L_0x1f46a80 .concat [ 4 4 0 0], LS_0x1f46a80_0_0, LS_0x1f46a80_0_4;
LS_0x1f46b90_0_0 .concat [ 1 1 1 1], L_0x1f44330, L_0x1f43f20, L_0x1f43e30, L_0x1f43c30;
LS_0x1f46b90_0_4 .concat [ 1 1 1 1], L_0x1f436a0, L_0x1f43220, L_0x1f42fd0, L_0x1f42470;
L_0x1f46b90 .concat [ 4 4 0 0], LS_0x1f46b90_0_0, LS_0x1f46b90_0_4;
L_0x1f46ca0 .cmp/eeq 8, L_0x1f465d0, L_0x1f46c30;
S_0x1f08c40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1efee80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1edc6e0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1edc720 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1edc760 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1edc7a0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1edc7e0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1edc820 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1edc860 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1edc8a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1edc8e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1edc920 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1ee3690 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1ed8d10 .functor AND 1, L_0x1f42560, L_0x1ee3690, C4<1>, C4<1>;
L_0x1f0cb00 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f0cb70 .functor AND 1, L_0x1f426c0, L_0x1f0cb00, C4<1>, C4<1>;
L_0x1f42860 .functor OR 1, L_0x1ed8d10, L_0x1f0cb70, C4<0>, C4<0>;
L_0x1f42a40 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f42af0 .functor AND 1, L_0x1f42970, L_0x1f42a40, C4<1>, C4<1>;
L_0x1f42c00 .functor OR 1, L_0x1f42860, L_0x1f42af0, C4<0>, C4<0>;
L_0x1f42f10 .functor AND 1, L_0x1f42d60, v0x1f3dbc0_0, C4<1>, C4<1>;
L_0x1f42fd0 .functor OR 1, L_0x1f42c00, L_0x1f42f10, C4<0>, C4<0>;
L_0x1f43220 .functor AND 1, L_0x1f43140, v0x1f3dd20_0, C4<1>, C4<1>;
L_0x1f43470 .functor NOT 1, v0x1f3ddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f435e0 .functor AND 1, L_0x1f43380, L_0x1f43470, C4<1>, C4<1>;
L_0x1f436a0 .functor OR 1, L_0x1f432e0, L_0x1f435e0, C4<0>, C4<0>;
L_0x1f43570 .functor AND 1, L_0x1f43880, v0x1f3ddc0_0, C4<1>, C4<1>;
L_0x1f43a70 .functor NOT 1, v0x1f3dbc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f43b70 .functor AND 1, L_0x1f43970, L_0x1f43a70, C4<1>, C4<1>;
L_0x1f43c30 .functor OR 1, L_0x1f43570, L_0x1f43b70, C4<0>, C4<0>;
v0x1f0cc70_0 .net "B3_next", 0 0, L_0x1f42470;  alias, 1 drivers
v0x1eca640_0 .net "Count_next", 0 0, L_0x1f436a0;  alias, 1 drivers
v0x1eca740_0 .net "S1_next", 0 0, L_0x1f43220;  alias, 1 drivers
v0x1ecbed0_0 .net "S_next", 0 0, L_0x1f42fd0;  alias, 1 drivers
v0x1ecbf70_0 .net "Wait_next", 0 0, L_0x1f43c30;  alias, 1 drivers
v0x1ecc260_0 .net *"_ivl_10", 0 0, L_0x1f0cb00;  1 drivers
v0x1f0cd10_0 .net *"_ivl_12", 0 0, L_0x1f0cb70;  1 drivers
v0x1f3bda0_0 .net *"_ivl_14", 0 0, L_0x1f42860;  1 drivers
v0x1f3be80_0 .net *"_ivl_17", 0 0, L_0x1f42970;  1 drivers
v0x1f3bf60_0 .net *"_ivl_18", 0 0, L_0x1f42a40;  1 drivers
v0x1f3c040_0 .net *"_ivl_20", 0 0, L_0x1f42af0;  1 drivers
v0x1f3c120_0 .net *"_ivl_22", 0 0, L_0x1f42c00;  1 drivers
v0x1f3c200_0 .net *"_ivl_25", 0 0, L_0x1f42d60;  1 drivers
v0x1f3c2e0_0 .net *"_ivl_26", 0 0, L_0x1f42f10;  1 drivers
v0x1f3c3c0_0 .net *"_ivl_3", 0 0, L_0x1f42560;  1 drivers
v0x1f3c4a0_0 .net *"_ivl_31", 0 0, L_0x1f43140;  1 drivers
v0x1f3c580_0 .net *"_ivl_35", 0 0, L_0x1f432e0;  1 drivers
v0x1f3c660_0 .net *"_ivl_37", 0 0, L_0x1f43380;  1 drivers
v0x1f3c740_0 .net *"_ivl_38", 0 0, L_0x1f43470;  1 drivers
v0x1f3c820_0 .net *"_ivl_4", 0 0, L_0x1ee3690;  1 drivers
v0x1f3c900_0 .net *"_ivl_40", 0 0, L_0x1f435e0;  1 drivers
v0x1f3c9e0_0 .net *"_ivl_45", 0 0, L_0x1f43880;  1 drivers
v0x1f3cac0_0 .net *"_ivl_46", 0 0, L_0x1f43570;  1 drivers
v0x1f3cba0_0 .net *"_ivl_49", 0 0, L_0x1f43970;  1 drivers
v0x1f3cc80_0 .net *"_ivl_50", 0 0, L_0x1f43a70;  1 drivers
v0x1f3cd60_0 .net *"_ivl_52", 0 0, L_0x1f43b70;  1 drivers
v0x1f3ce40_0 .net *"_ivl_6", 0 0, L_0x1ed8d10;  1 drivers
v0x1f3cf20_0 .net *"_ivl_61", 3 0, L_0x1f44080;  1 drivers
v0x1f3d000_0 .net *"_ivl_9", 0 0, L_0x1f426c0;  1 drivers
v0x1f3d0e0_0 .net "ack", 0 0, v0x1f3dbc0_0;  alias, 1 drivers
v0x1f3d1a0_0 .net "counting", 0 0, L_0x1f43f20;  alias, 1 drivers
v0x1f3d260_0 .net "d", 0 0, v0x1f3dd20_0;  alias, 1 drivers
v0x1f3d320_0 .net "done", 0 0, L_0x1f43e30;  alias, 1 drivers
v0x1f3d5f0_0 .net "done_counting", 0 0, v0x1f3ddc0_0;  alias, 1 drivers
v0x1f3d6b0_0 .net "shift_ena", 0 0, L_0x1f44330;  alias, 1 drivers
v0x1f3d770_0 .net "state", 9 0, v0x1f3e020_0;  alias, 1 drivers
L_0x1f42470 .part v0x1f3e020_0, 6, 1;
L_0x1f42560 .part v0x1f3e020_0, 0, 1;
L_0x1f426c0 .part v0x1f3e020_0, 1, 1;
L_0x1f42970 .part v0x1f3e020_0, 3, 1;
L_0x1f42d60 .part v0x1f3e020_0, 9, 1;
L_0x1f43140 .part v0x1f3e020_0, 0, 1;
L_0x1f432e0 .part v0x1f3e020_0, 7, 1;
L_0x1f43380 .part v0x1f3e020_0, 8, 1;
L_0x1f43880 .part v0x1f3e020_0, 8, 1;
L_0x1f43970 .part v0x1f3e020_0, 9, 1;
L_0x1f43e30 .part v0x1f3e020_0, 9, 1;
L_0x1f43f20 .part v0x1f3e020_0, 8, 1;
L_0x1f44080 .part v0x1f3e020_0, 4, 4;
L_0x1f44330 .reduce/or L_0x1f44080;
S_0x1f3d9d0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1efee80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1f3dbc0_0 .var "ack", 0 0;
v0x1f3dc80_0 .net "clk", 0 0, v0x1f41a00_0;  1 drivers
v0x1f3dd20_0 .var "d", 0 0;
v0x1f3ddc0_0 .var "done_counting", 0 0;
v0x1f3de90_0 .var/2u "fail_onehot", 0 0;
v0x1f3df80_0 .var/2u "failed", 0 0;
v0x1f3e020_0 .var "state", 9 0;
v0x1f3e0c0_0 .net "tb_match", 0 0, L_0x1f46ca0;  alias, 1 drivers
E_0x1ed8cd0 .event posedge, v0x1f3dc80_0;
E_0x1ed7a20/0 .event negedge, v0x1f3dc80_0;
E_0x1ed7a20/1 .event posedge, v0x1f3dc80_0;
E_0x1ed7a20 .event/or E_0x1ed7a20/0, E_0x1ed7a20/1;
S_0x1f3e220 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1efee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1f44010 .functor AND 1, L_0x1f444f0, v0x1f3dd20_0, C4<1>, C4<1>;
L_0x1f446d0 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f44740 .functor AND 1, L_0x1f44630, L_0x1f446d0, C4<1>, C4<1>;
L_0x1f448f0 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f44960 .functor AND 1, L_0x1f44850, L_0x1f448f0, C4<1>, C4<1>;
L_0x1f44a70 .functor OR 1, L_0x1f44740, L_0x1f44960, C4<0>, C4<0>;
L_0x1f44c60 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f44cd0 .functor AND 1, L_0x1f44bc0, L_0x1f44c60, C4<1>, C4<1>;
L_0x1f44e30 .functor OR 1, L_0x1f44a70, L_0x1f44cd0, C4<0>, C4<0>;
L_0x1f45030 .functor NOT 1, v0x1f3dd20_0, C4<0>, C4<0>, C4<0>;
L_0x1f45100 .functor AND 1, L_0x1f44f90, L_0x1f45030, C4<1>, C4<1>;
L_0x1f452a0 .functor AND 1, L_0x1f451c0, v0x1f3dd20_0, C4<1>, C4<1>;
L_0x1f453d0 .functor OR 1, L_0x1f45100, L_0x1f452a0, C4<0>, C4<0>;
L_0x1f455d0 .functor NOT 1, v0x1f3ddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1f45360 .functor AND 1, L_0x1f45530, L_0x1f455d0, C4<1>, C4<1>;
L_0x1f458a0 .functor AND 1, L_0x1f457b0, v0x1f3ddc0_0, C4<1>, C4<1>;
L_0x1f45a90 .functor AND 1, L_0x1f459f0, v0x1f3dbc0_0, C4<1>, C4<1>;
L_0x1f45b50 .functor OR 1, L_0x1f458a0, L_0x1f45a90, C4<0>, C4<0>;
L_0x1f460f0 .functor OR 1, L_0x1f45f40, L_0x1f46050, C4<0>, C4<0>;
L_0x1f45fe0 .functor OR 1, L_0x1f460f0, L_0x1f46200, C4<0>, C4<0>;
L_0x1f46470 .functor OR 1, L_0x1f45fe0, L_0x1f45cb0, C4<0>, C4<0>;
v0x1f3e5c0_0 .net "B3_next", 0 0, L_0x1f44010;  alias, 1 drivers
v0x1f3e680_0 .net "Count_next", 0 0, L_0x1f45360;  alias, 1 drivers
v0x1f3e740_0 .net "S1_next", 0 0, L_0x1f453d0;  alias, 1 drivers
v0x1f3e810_0 .net "S_next", 0 0, L_0x1f44e30;  alias, 1 drivers
v0x1f3e8d0_0 .net "Wait_next", 0 0, L_0x1f45b50;  alias, 1 drivers
v0x1f3e9e0_0 .net *"_ivl_1", 0 0, L_0x1f444f0;  1 drivers
v0x1f3eac0_0 .net *"_ivl_11", 0 0, L_0x1f44850;  1 drivers
v0x1f3eba0_0 .net *"_ivl_12", 0 0, L_0x1f448f0;  1 drivers
v0x1f3ec80_0 .net *"_ivl_14", 0 0, L_0x1f44960;  1 drivers
v0x1f3ed60_0 .net *"_ivl_16", 0 0, L_0x1f44a70;  1 drivers
v0x1f3ee40_0 .net *"_ivl_19", 0 0, L_0x1f44bc0;  1 drivers
v0x1f3ef20_0 .net *"_ivl_20", 0 0, L_0x1f44c60;  1 drivers
v0x1f3f000_0 .net *"_ivl_22", 0 0, L_0x1f44cd0;  1 drivers
v0x1f3f0e0_0 .net *"_ivl_27", 0 0, L_0x1f44f90;  1 drivers
v0x1f3f1c0_0 .net *"_ivl_28", 0 0, L_0x1f45030;  1 drivers
v0x1f3f2a0_0 .net *"_ivl_30", 0 0, L_0x1f45100;  1 drivers
v0x1f3f380_0 .net *"_ivl_33", 0 0, L_0x1f451c0;  1 drivers
v0x1f3f460_0 .net *"_ivl_34", 0 0, L_0x1f452a0;  1 drivers
v0x1f3f540_0 .net *"_ivl_39", 0 0, L_0x1f45530;  1 drivers
v0x1f3f620_0 .net *"_ivl_40", 0 0, L_0x1f455d0;  1 drivers
v0x1f3f700_0 .net *"_ivl_45", 0 0, L_0x1f457b0;  1 drivers
v0x1f3f7e0_0 .net *"_ivl_46", 0 0, L_0x1f458a0;  1 drivers
v0x1f3f8c0_0 .net *"_ivl_49", 0 0, L_0x1f459f0;  1 drivers
v0x1f3f9a0_0 .net *"_ivl_5", 0 0, L_0x1f44630;  1 drivers
v0x1f3fa80_0 .net *"_ivl_50", 0 0, L_0x1f45a90;  1 drivers
v0x1f3fb60_0 .net *"_ivl_59", 0 0, L_0x1f45f40;  1 drivers
v0x1f3fc40_0 .net *"_ivl_6", 0 0, L_0x1f446d0;  1 drivers
v0x1f3fd20_0 .net *"_ivl_61", 0 0, L_0x1f46050;  1 drivers
v0x1f3fe00_0 .net *"_ivl_62", 0 0, L_0x1f460f0;  1 drivers
v0x1f3fee0_0 .net *"_ivl_65", 0 0, L_0x1f46200;  1 drivers
v0x1f3ffc0_0 .net *"_ivl_66", 0 0, L_0x1f45fe0;  1 drivers
v0x1f400a0_0 .net *"_ivl_69", 0 0, L_0x1f45cb0;  1 drivers
v0x1f40180_0 .net *"_ivl_8", 0 0, L_0x1f44740;  1 drivers
v0x1f40470_0 .net "ack", 0 0, v0x1f3dbc0_0;  alias, 1 drivers
v0x1f40510_0 .net "counting", 0 0, L_0x1f45ea0;  alias, 1 drivers
v0x1f405d0_0 .net "d", 0 0, v0x1f3dd20_0;  alias, 1 drivers
v0x1f406c0_0 .net "done", 0 0, L_0x1f45d50;  alias, 1 drivers
v0x1f40780_0 .net "done_counting", 0 0, v0x1f3ddc0_0;  alias, 1 drivers
v0x1f40870_0 .net "shift_ena", 0 0, L_0x1f46470;  alias, 1 drivers
v0x1f40930_0 .net "state", 9 0, v0x1f3e020_0;  alias, 1 drivers
L_0x1f444f0 .part v0x1f3e020_0, 8, 1;
L_0x1f44630 .part v0x1f3e020_0, 0, 1;
L_0x1f44850 .part v0x1f3e020_0, 2, 1;
L_0x1f44bc0 .part v0x1f3e020_0, 7, 1;
L_0x1f44f90 .part v0x1f3e020_0, 1, 1;
L_0x1f451c0 .part v0x1f3e020_0, 2, 1;
L_0x1f45530 .part v0x1f3e020_0, 9, 1;
L_0x1f457b0 .part v0x1f3e020_0, 9, 1;
L_0x1f459f0 .part v0x1f3e020_0, 8, 1;
L_0x1f45d50 .part v0x1f3e020_0, 8, 1;
L_0x1f45ea0 .part v0x1f3e020_0, 9, 1;
L_0x1f45f40 .part v0x1f3e020_0, 4, 1;
L_0x1f46050 .part v0x1f3e020_0, 5, 1;
L_0x1f46200 .part v0x1f3e020_0, 6, 1;
L_0x1f45cb0 .part v0x1f3e020_0, 7, 1;
S_0x1f40bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1efee80;
 .timescale -12 -12;
E_0x1ed7420 .event anyedge, v0x1f42230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f42230_0;
    %nor/r;
    %assign/vec4 v0x1f42230_0, 0;
    %wait E_0x1ed7420;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f3d9d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f3df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f3de90_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1f3d9d0;
T_2 ;
    %wait E_0x1ed7a20;
    %load/vec4 v0x1f3e0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f3df80_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f3d9d0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1f3dbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f3ddc0_0, 0;
    %assign/vec4 v0x1f3dd20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f3e020_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed7a20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f3dbc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f3ddc0_0, 0, 1;
    %store/vec4 v0x1f3dd20_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f3e020_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ed8cd0;
    %load/vec4 v0x1f3df80_0;
    %assign/vec4 v0x1f3de90_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed7a20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f3dbc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f3ddc0_0, 0, 1;
    %store/vec4 v0x1f3dd20_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f3e020_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1ed8cd0;
    %load/vec4 v0x1f3de90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1f3df80_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1efee80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f41a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f42230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1efee80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f41a00_0;
    %inv;
    %store/vec4 v0x1f41a00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1efee80;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f3dc80_0, v0x1f423a0_0, v0x1f41c70_0, v0x1f41d10_0, v0x1f41960_0, v0x1f420f0_0, v0x1f40ea0_0, v0x1f40de0_0, v0x1f41310_0, v0x1f41240_0, v0x1f41170_0, v0x1f41080_0, v0x1f40fe0_0, v0x1f40f40_0, v0x1f414b0_0, v0x1f413e0_0, v0x1f41e80_0, v0x1f41db0_0, v0x1f41ba0_0, v0x1f41ad0_0, v0x1f42020_0, v0x1f41f50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1efee80;
T_7 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1efee80;
T_8 ;
    %wait E_0x1ed7a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f42190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
    %load/vec4 v0x1f422d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f42190_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f40ea0_0;
    %load/vec4 v0x1f40ea0_0;
    %load/vec4 v0x1f40de0_0;
    %xor;
    %load/vec4 v0x1f40ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f41310_0;
    %load/vec4 v0x1f41310_0;
    %load/vec4 v0x1f41240_0;
    %xor;
    %load/vec4 v0x1f41310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f41170_0;
    %load/vec4 v0x1f41170_0;
    %load/vec4 v0x1f41080_0;
    %xor;
    %load/vec4 v0x1f41170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1f40fe0_0;
    %load/vec4 v0x1f40fe0_0;
    %load/vec4 v0x1f40f40_0;
    %xor;
    %load/vec4 v0x1f40fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1f414b0_0;
    %load/vec4 v0x1f414b0_0;
    %load/vec4 v0x1f413e0_0;
    %xor;
    %load/vec4 v0x1f414b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1f41e80_0;
    %load/vec4 v0x1f41e80_0;
    %load/vec4 v0x1f41db0_0;
    %xor;
    %load/vec4 v0x1f41e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1f41ba0_0;
    %load/vec4 v0x1f41ba0_0;
    %load/vec4 v0x1f41ad0_0;
    %xor;
    %load/vec4 v0x1f41ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1f42020_0;
    %load/vec4 v0x1f42020_0;
    %load/vec4 v0x1f41f50_0;
    %xor;
    %load/vec4 v0x1f42020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1f42190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42190_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/review2015_fsmonehot/iter0/response1/top_module.sv";
