// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rt_imp_resizeNNBilinear_9_480_640_1_600_1000_1_2_Pipeline_VITIS_LOOP_388_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_mat_44_dout,
        in_mat_44_empty_n,
        in_mat_44_read,
        resized_mat_45_din,
        resized_mat_45_full_n,
        resized_mat_45_write,
        indexy_V,
        zext_ln399,
        nextYScale_V,
        ret_V_39,
        and_ln485,
        line_buffer_V_address0,
        line_buffer_V_ce0,
        line_buffer_V_we0,
        line_buffer_V_d0,
        line_buffer_V_q0,
        line_buffer_V_address1,
        line_buffer_V_ce1,
        line_buffer_V_q1,
        line_buffer_V_1_address0,
        line_buffer_V_1_ce0,
        line_buffer_V_1_we0,
        line_buffer_V_1_d0,
        line_buffer_V_1_q0,
        line_buffer_V_1_address1,
        line_buffer_V_1_ce1,
        line_buffer_V_1_q1,
        first_row_index_5,
        Xscale64_cast11,
        cmp89,
        icmp_ln1076_2,
        icmp_ln1064_4,
        Wy_V_1,
        zext_ln1171,
        read_pixel_1_out_i,
        read_pixel_1_out_o,
        read_pixel_1_out_o_ap_vld,
        indexy_V_1_out,
        indexy_V_1_out_ap_vld,
        nextYScale_V_1_out,
        nextYScale_V_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in_mat_44_dout;
input   in_mat_44_empty_n;
output   in_mat_44_read;
output  [23:0] resized_mat_45_din;
input   resized_mat_45_full_n;
output   resized_mat_45_write;
input  [16:0] indexy_V;
input  [8:0] zext_ln399;
input  [16:0] nextYScale_V;
input  [16:0] ret_V_39;
input  [0:0] and_ln485;
output  [9:0] line_buffer_V_address0;
output   line_buffer_V_ce0;
output   line_buffer_V_we0;
output  [23:0] line_buffer_V_d0;
input  [23:0] line_buffer_V_q0;
output  [9:0] line_buffer_V_address1;
output   line_buffer_V_ce1;
input  [23:0] line_buffer_V_q1;
output  [9:0] line_buffer_V_1_address0;
output   line_buffer_V_1_ce0;
output   line_buffer_V_1_we0;
output  [23:0] line_buffer_V_1_d0;
input  [23:0] line_buffer_V_1_q0;
output  [9:0] line_buffer_V_1_address1;
output   line_buffer_V_1_ce1;
input  [23:0] line_buffer_V_1_q1;
input  [31:0] first_row_index_5;
input  [32:0] Xscale64_cast11;
input  [0:0] cmp89;
input  [0:0] icmp_ln1076_2;
input  [0:0] icmp_ln1064_4;
input  [11:0] Wy_V_1;
input  [11:0] zext_ln1171;
input  [23:0] read_pixel_1_out_i;
output  [23:0] read_pixel_1_out_o;
output   read_pixel_1_out_o_ap_vld;
output  [16:0] indexy_V_1_out;
output   indexy_V_1_out_ap_vld;
output  [16:0] nextYScale_V_1_out;
output   nextYScale_V_1_out_ap_vld;

reg ap_idle;
reg in_mat_44_read;
reg resized_mat_45_write;
reg[9:0] line_buffer_V_address0;
reg line_buffer_V_ce0;
reg line_buffer_V_we0;
reg[9:0] line_buffer_V_address1;
reg line_buffer_V_ce1;
reg[9:0] line_buffer_V_1_address0;
reg line_buffer_V_1_ce0;
reg line_buffer_V_1_we0;
reg[9:0] line_buffer_V_1_address1;
reg line_buffer_V_1_ce1;
reg[23:0] read_pixel_1_out_o;
reg read_pixel_1_out_o_ap_vld;
reg indexy_V_1_out_ap_vld;
reg nextYScale_V_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln388_reg_1470;
reg   [0:0] and_ln405_reg_1474;
reg    ap_predicate_op72_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln388_fu_540_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_mat_44_blk_n;
wire    ap_block_pp0_stage0;
reg    resized_mat_45_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter2_reg;
wire   [31:0] first_row_index_5_read_reg_1439;
wire   [0:0] icmp_ln1064_4_read_reg_1429;
wire   [23:0] line_buffer_V_2_q0;
wire   [0:0] cmp89_read_read_fu_198_p2;
wire   [20:0] zext_ln1171_cast_fu_506_p1;
reg   [20:0] zext_ln1171_cast_reg_1447;
wire   [23:0] Wy_V_1_cast_fu_510_p1;
reg   [23:0] Wy_V_1_cast_reg_1454;
wire   [64:0] Xscale64_cast11_cast_fu_514_p1;
reg   [64:0] Xscale64_cast11_cast_reg_1459;
reg   [9:0] j_reg_1464;
reg   [9:0] j_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter4_reg;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter5_reg;
reg   [0:0] icmp_ln388_reg_1470_pp0_iter6_reg;
wire   [0:0] and_ln405_fu_558_p2;
reg   [9:0] tmp_s_reg_1478;
reg   [11:0] Wx_V_reg_1485;
reg   [11:0] Wx_V_reg_1485_pp0_iter2_reg;
reg   [11:0] Wx_V_reg_1485_pp0_iter3_reg;
wire   [9:0] line_buffer_V_1_addr_gep_fu_354_p3;
wire   [9:0] line_buffer_V_1_addr_1_gep_fu_362_p3;
wire   [9:0] line_buffer_V_2_addr_gep_fu_377_p3;
wire   [9:0] line_buffer_V_2_addr_1_gep_fu_384_p3;
wire   [9:0] line_buffer_V_addr_gep_fu_391_p3;
wire   [9:0] line_buffer_V_addr_1_gep_fu_399_p3;
wire   [7:0] A0_V_fu_778_p1;
reg   [7:0] A0_V_reg_1556;
reg   [7:0] A0_V_reg_1556_pp0_iter4_reg;
reg   [7:0] A0_V_reg_1556_pp0_iter5_reg;
reg   [7:0] A0_V_reg_1556_pp0_iter6_reg;
reg   [7:0] A0_V_reg_1556_pp0_iter7_reg;
wire   [8:0] zext_ln232_fu_786_p1;
reg   [8:0] zext_ln232_reg_1561;
wire   [8:0] zext_ln232_3_fu_790_p1;
reg   [8:0] zext_ln232_3_reg_1567;
wire   [7:0] A0_V_1_fu_804_p4;
reg   [7:0] A0_V_1_reg_1577;
reg   [7:0] A0_V_1_reg_1577_pp0_iter4_reg;
reg   [7:0] A0_V_1_reg_1577_pp0_iter5_reg;
reg   [7:0] A0_V_1_reg_1577_pp0_iter6_reg;
reg   [7:0] A0_V_1_reg_1577_pp0_iter7_reg;
wire   [8:0] zext_ln232_7_fu_824_p1;
reg   [8:0] zext_ln232_7_reg_1582;
wire   [8:0] zext_ln232_9_fu_828_p1;
reg   [8:0] zext_ln232_9_reg_1588;
wire   [7:0] A0_V_2_fu_842_p4;
reg   [7:0] A0_V_2_reg_1598;
reg   [7:0] A0_V_2_reg_1598_pp0_iter4_reg;
reg   [7:0] A0_V_2_reg_1598_pp0_iter5_reg;
reg   [7:0] A0_V_2_reg_1598_pp0_iter6_reg;
reg   [7:0] A0_V_2_reg_1598_pp0_iter7_reg;
wire   [8:0] zext_ln232_13_fu_862_p1;
reg   [8:0] zext_ln232_13_reg_1603;
wire   [8:0] zext_ln232_15_fu_866_p1;
reg   [8:0] zext_ln232_15_reg_1609;
wire   [9:0] ret_18_fu_921_p2;
reg  signed [9:0] ret_18_reg_1619;
wire   [20:0] zext_ln1171_1_fu_936_p1;
wire   [9:0] ret_fu_985_p2;
reg  signed [9:0] ret_reg_1636;
wire   [9:0] ret_27_fu_1046_p2;
reg  signed [9:0] ret_27_reg_1646;
wire   [21:0] zext_ln717_1_fu_1070_p1;
reg   [9:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
reg    line_buffer_V_2_we0;
reg   [9:0] line_buffer_V_2_address1;
reg    line_buffer_V_2_ce1;
wire   [23:0] line_buffer_V_2_q1;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_420_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_flag_write_reg_415;
reg   [0:0] ap_phi_reg_pp0_iter1_flag_write_reg_415;
reg   [0:0] ap_phi_reg_pp0_iter2_flag_write_reg_415;
reg   [23:0] ap_phi_mux_p_Val2_18_phi_fu_434_p6;
wire   [23:0] ap_phi_reg_pp0_iter3_p_Val2_18_reg_431;
reg   [23:0] ap_phi_mux_p_0_0_041069_phi_fu_448_p6;
wire   [23:0] ap_phi_reg_pp0_iter3_p_0_0_041069_reg_445;
wire   [23:0] ap_phi_reg_pp0_iter0_p_Val2_20_reg_459;
reg   [23:0] ap_phi_reg_pp0_iter1_p_Val2_20_reg_459;
reg   [23:0] ap_phi_reg_pp0_iter2_p_Val2_20_reg_459;
reg   [23:0] ap_phi_reg_pp0_iter3_p_Val2_20_reg_459;
reg   [23:0] ap_phi_reg_pp0_iter4_p_Val2_20_reg_459;
wire   [23:0] ap_phi_reg_pp0_iter0_p_0_0_040973_reg_470;
reg   [23:0] ap_phi_reg_pp0_iter1_p_0_0_040973_reg_470;
reg   [23:0] ap_phi_reg_pp0_iter2_p_0_0_040973_reg_470;
reg   [23:0] ap_phi_reg_pp0_iter3_p_0_0_040973_reg_470;
reg   [23:0] ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470;
wire   [63:0] zext_ln429_fu_749_p1;
wire   [63:0] zext_ln430_fu_758_p1;
wire   [63:0] zext_ln388_fu_729_p1;
reg   [16:0] nextYScale_V_1_fu_158;
wire    ap_loop_init;
reg   [16:0] indexy_V_1_fu_162;
wire   [16:0] zext_ln399_cast_fu_518_p1;
reg   [9:0] tmp_fu_166;
wire   [9:0] add_ln388_fu_546_p2;
reg   [9:0] ap_sig_allocacmp_j;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln407_fu_552_p2;
wire   [31:0] lhs_fu_579_p3;
wire   [31:0] ret_V_30_fu_586_p2;
wire   [32:0] r_V_2_fu_596_p0;
wire   [31:0] r_V_2_fu_596_p1;
wire   [64:0] r_V_2_fu_596_p2;
wire   [65:0] zext_ln1168_1_fu_601_p1;
wire   [65:0] ret_V_fu_605_p2;
wire   [33:0] trunc_ln2_fu_611_p4;
wire   [0:0] tmp_30_fu_645_p3;
wire   [0:0] tmp_29_fu_631_p3;
wire   [0:0] icmp_ln1547_fu_639_p2;
wire   [0:0] or_ln255_fu_661_p2;
wire   [31:0] select_ln255_fu_653_p3;
wire   [31:0] trunc_ln3_fu_621_p4;
wire   [31:0] indexx_pre_V_fu_667_p3;
wire   [1:0] tmp_10_fu_685_p4;
wire   [23:0] trunc_ln712_fu_703_p1;
wire   [23:0] rhs_fu_695_p3;
wire   [23:0] ret_V_17_fu_707_p2;
wire   [0:0] not_cmp_i_i173_fu_735_p2;
wire   [9:0] zext_ln427_fu_740_p1;
wire   [9:0] idx_nxt_fu_744_p2;
wire   [23:0] p_Val2_s_fu_771_p3;
wire   [7:0] B0_V_fu_782_p1;
wire  signed [8:0] ret_19_fu_794_p2;
wire   [7:0] B0_V_1_fu_814_p4;
wire  signed [8:0] ret_23_fu_832_p2;
wire   [7:0] B0_V_2_fu_852_p4;
wire  signed [8:0] ret_28_fu_870_p2;
wire   [23:0] p_Val2_19_fu_880_p3;
wire   [7:0] B1_V_fu_891_p1;
wire   [8:0] zext_ln232_2_fu_895_p1;
wire   [7:0] A1_V_fu_887_p1;
wire   [8:0] zext_ln232_4_fu_904_p1;
wire   [8:0] ret_30_fu_899_p2;
wire   [8:0] ret_31_fu_908_p2;
wire   [9:0] zext_ln232_5_fu_913_p1;
wire   [9:0] zext_ln232_6_fu_917_p1;
wire  signed [8:0] ret_20_fu_927_p2;
wire   [7:0] B1_V_1_fu_949_p4;
wire   [8:0] zext_ln232_8_fu_959_p1;
wire   [7:0] A1_V_1_fu_939_p4;
wire   [8:0] zext_ln232_10_fu_968_p1;
wire   [8:0] ret_32_fu_963_p2;
wire   [8:0] ret_33_fu_972_p2;
wire   [9:0] zext_ln232_11_fu_977_p1;
wire   [9:0] zext_ln232_12_fu_981_p1;
wire  signed [8:0] ret_24_fu_991_p2;
wire   [7:0] B1_V_2_fu_1010_p4;
wire   [8:0] zext_ln232_14_fu_1020_p1;
wire   [7:0] A1_V_2_fu_1000_p4;
wire   [8:0] zext_ln232_16_fu_1029_p1;
wire   [8:0] ret_34_fu_1024_p2;
wire   [8:0] ret_35_fu_1033_p2;
wire   [9:0] zext_ln232_17_fu_1038_p1;
wire   [9:0] zext_ln232_18_fu_1042_p1;
wire  signed [8:0] ret_29_fu_1052_p2;
wire   [23:0] Wxy_V_fu_1061_p1;
wire  signed [23:0] grp_fu_1330_p2;
wire   [11:0] Wxy_V_fu_1061_p4;
wire  signed [20:0] grp_fu_1336_p2;
wire  signed [20:0] grp_fu_1342_p2;
wire  signed [20:0] grp_fu_1348_p2;
wire  signed [21:0] grp_fu_1354_p3;
wire  signed [21:0] grp_fu_1363_p3;
wire  signed [21:0] grp_fu_1372_p3;
wire  signed [22:0] grp_fu_1381_p3;
wire   [17:0] P4_V_fu_1101_p3;
wire  signed [23:0] sext_ln1245_3_fu_1108_p1;
wire   [23:0] zext_ln1245_fu_1111_p1;
wire   [23:0] ret_V_19_fu_1115_p2;
wire   [9:0] trunc_ln902_fu_1139_p1;
wire   [7:0] trunc_ln_fu_1121_p4;
wire   [0:0] icmp_ln902_fu_1143_p2;
wire   [7:0] ret_V_20_fu_1149_p2;
wire   [0:0] p_Result_s_fu_1131_p3;
wire   [7:0] select_ln901_fu_1155_p3;
wire  signed [22:0] grp_fu_1390_p3;
wire   [17:0] P4_V_1_fu_1171_p3;
wire  signed [23:0] sext_ln1245_8_fu_1178_p1;
wire   [23:0] zext_ln1245_1_fu_1181_p1;
wire   [23:0] ret_V_23_fu_1185_p2;
wire   [9:0] trunc_ln902_1_fu_1209_p1;
wire   [7:0] trunc_ln882_1_fu_1191_p4;
wire   [0:0] icmp_ln902_1_fu_1213_p2;
wire   [7:0] ret_V_24_fu_1219_p2;
wire   [0:0] p_Result_29_fu_1201_p3;
wire   [7:0] select_ln901_2_fu_1225_p3;
wire  signed [22:0] grp_fu_1399_p3;
wire   [17:0] P4_V_2_fu_1241_p3;
wire  signed [23:0] sext_ln1245_13_fu_1248_p1;
wire   [23:0] zext_ln1245_2_fu_1251_p1;
wire   [23:0] ret_V_27_fu_1255_p2;
wire   [9:0] trunc_ln902_2_fu_1279_p1;
wire   [7:0] trunc_ln882_2_fu_1261_p4;
wire   [0:0] icmp_ln902_2_fu_1283_p2;
wire   [7:0] ret_V_28_fu_1289_p2;
wire   [0:0] p_Result_30_fu_1271_p3;
wire   [7:0] select_ln901_3_fu_1295_p3;
wire   [7:0] ret_V_36_fu_1303_p3;
wire   [7:0] ret_V_34_fu_1233_p3;
wire   [7:0] ret_V_32_fu_1163_p3;
wire   [11:0] grp_fu_1330_p0;
wire   [11:0] grp_fu_1330_p1;
wire   [11:0] grp_fu_1336_p0;
wire   [11:0] grp_fu_1342_p0;
wire   [11:0] grp_fu_1348_p0;
wire   [11:0] grp_fu_1354_p0;
wire   [11:0] grp_fu_1363_p0;
wire   [11:0] grp_fu_1372_p0;
wire   [11:0] grp_fu_1381_p0;
wire   [11:0] grp_fu_1390_p0;
wire   [11:0] grp_fu_1399_p0;
reg    grp_fu_1330_ce;
reg    grp_fu_1336_ce;
reg    grp_fu_1342_ce;
reg    grp_fu_1348_ce;
reg    grp_fu_1354_ce;
reg    grp_fu_1363_ce;
reg    grp_fu_1372_ce;
reg    grp_fu_1381_ce;
reg    grp_fu_1390_ce;
reg    grp_fu_1399_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_1330_p00;
wire   [64:0] r_V_2_fu_596_p10;
reg    ap_condition_65;
reg    ap_condition_470;
reg    ap_condition_220;
reg    ap_condition_326;
reg    ap_condition_521;
reg    ap_condition_1213;
reg    ap_condition_351;
reg    ap_condition_1219;
reg    ap_condition_338;
reg    ap_condition_350;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rt_imp_resizeNNBilinear_9_480_640_1_600_1000_1_2_Pipeline_VITIS_LOOP_388_5_line_buffbkb #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .we0(line_buffer_V_2_we0),
    .d0(read_pixel_1_out_i),
    .q0(line_buffer_V_2_q0),
    .address1(line_buffer_V_2_address1),
    .ce1(line_buffer_V_2_ce1),
    .q1(line_buffer_V_2_q1)
);

rt_imp_mul_33ns_32ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 65 ))
mul_33ns_32ns_65_1_1_U62(
    .din0(r_V_2_fu_596_p0),
    .din1(r_V_2_fu_596_p1),
    .dout(r_V_2_fu_596_p2)
);

rt_imp_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1330_p0),
    .din1(grp_fu_1330_p1),
    .ce(grp_fu_1330_ce),
    .dout(grp_fu_1330_p2)
);

rt_imp_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1336_p0),
    .din1(ret_19_fu_794_p2),
    .ce(grp_fu_1336_ce),
    .dout(grp_fu_1336_p2)
);

rt_imp_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1342_p0),
    .din1(ret_23_fu_832_p2),
    .ce(grp_fu_1342_ce),
    .dout(grp_fu_1342_p2)
);

rt_imp_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1348_p0),
    .din1(ret_28_fu_870_p2),
    .ce(grp_fu_1348_ce),
    .dout(grp_fu_1348_p2)
);

rt_imp_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(ret_20_fu_927_p2),
    .din2(grp_fu_1336_p2),
    .ce(grp_fu_1354_ce),
    .dout(grp_fu_1354_p3)
);

rt_imp_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1363_p0),
    .din1(ret_24_fu_991_p2),
    .din2(grp_fu_1342_p2),
    .ce(grp_fu_1363_ce),
    .dout(grp_fu_1363_p3)
);

rt_imp_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1372_p0),
    .din1(ret_29_fu_1052_p2),
    .din2(grp_fu_1348_p2),
    .ce(grp_fu_1372_ce),
    .dout(grp_fu_1372_p3)
);

rt_imp_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1381_p0),
    .din1(ret_18_reg_1619),
    .din2(grp_fu_1354_p3),
    .ce(grp_fu_1381_ce),
    .dout(grp_fu_1381_p3)
);

rt_imp_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1390_p0),
    .din1(ret_reg_1636),
    .din2(grp_fu_1363_p3),
    .ce(grp_fu_1390_ce),
    .dout(grp_fu_1390_p3)
);

rt_imp_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1399_p0),
    .din1(ret_27_reg_1646),
    .din2(grp_fu_1372_p3),
    .ce(grp_fu_1399_ce),
    .dout(grp_fu_1399_p3)
);

rt_imp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln388_fu_540_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln405_fu_558_p2) & (cmp89_read_read_fu_198_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln388_fu_540_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp89_read_read_fu_198_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_415 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_415 <= ap_phi_reg_pp0_iter0_flag_write_reg_415;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_470)) begin
        if ((1'b1 == ap_condition_65)) begin
            ap_phi_reg_pp0_iter2_flag_write_reg_415 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_flag_write_reg_415 <= ap_phi_reg_pp0_iter1_flag_write_reg_415;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470 <= line_buffer_V_1_q0;
        end else if ((1'b1 == ap_condition_220)) begin
            ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470 <= line_buffer_V_2_q0;
        end else if (((first_row_index_5_read_reg_1439 == 32'd0) & (icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470 <= line_buffer_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470 <= ap_phi_reg_pp0_iter3_p_0_0_040973_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_p_Val2_20_reg_459 <= line_buffer_V_2_q0;
        end else if ((1'b1 == ap_condition_220)) begin
            ap_phi_reg_pp0_iter4_p_Val2_20_reg_459 <= line_buffer_V_q0;
        end else if (((first_row_index_5_read_reg_1439 == 32'd0) & (icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_p_Val2_20_reg_459 <= line_buffer_V_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_Val2_20_reg_459 <= ap_phi_reg_pp0_iter3_p_Val2_20_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln388_fu_540_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indexy_V_1_fu_162 <= zext_ln399_cast_fu_518_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            indexy_V_1_fu_162 <= indexy_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln388_fu_540_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nextYScale_V_1_fu_158 <= ret_V_39;
        end else if ((ap_loop_init == 1'b1)) begin
            nextYScale_V_1_fu_158 <= nextYScale_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln388_fu_540_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            tmp_fu_166 <= add_ln388_fu_546_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            tmp_fu_166 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln485))) begin
        A0_V_1_reg_1577 <= {{p_Val2_s_fu_771_p3[15:8]}};
        A0_V_2_reg_1598 <= {{p_Val2_s_fu_771_p3[23:16]}};
        A0_V_reg_1556 <= A0_V_fu_778_p1;
        ret_18_reg_1619 <= ret_18_fu_921_p2;
        ret_27_reg_1646 <= ret_27_fu_1046_p2;
        ret_reg_1636 <= ret_fu_985_p2;
        zext_ln232_13_reg_1603[7 : 0] <= zext_ln232_13_fu_862_p1[7 : 0];
        zext_ln232_15_reg_1609[7 : 0] <= zext_ln232_15_fu_866_p1[7 : 0];
        zext_ln232_3_reg_1567[7 : 0] <= zext_ln232_3_fu_790_p1[7 : 0];
        zext_ln232_7_reg_1582[7 : 0] <= zext_ln232_7_fu_824_p1[7 : 0];
        zext_ln232_9_reg_1588[7 : 0] <= zext_ln232_9_fu_828_p1[7 : 0];
        zext_ln232_reg_1561[7 : 0] <= zext_ln232_fu_786_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        A0_V_1_reg_1577_pp0_iter4_reg <= A0_V_1_reg_1577;
        A0_V_1_reg_1577_pp0_iter5_reg <= A0_V_1_reg_1577_pp0_iter4_reg;
        A0_V_1_reg_1577_pp0_iter6_reg <= A0_V_1_reg_1577_pp0_iter5_reg;
        A0_V_1_reg_1577_pp0_iter7_reg <= A0_V_1_reg_1577_pp0_iter6_reg;
        A0_V_2_reg_1598_pp0_iter4_reg <= A0_V_2_reg_1598;
        A0_V_2_reg_1598_pp0_iter5_reg <= A0_V_2_reg_1598_pp0_iter4_reg;
        A0_V_2_reg_1598_pp0_iter6_reg <= A0_V_2_reg_1598_pp0_iter5_reg;
        A0_V_2_reg_1598_pp0_iter7_reg <= A0_V_2_reg_1598_pp0_iter6_reg;
        A0_V_reg_1556_pp0_iter4_reg <= A0_V_reg_1556;
        A0_V_reg_1556_pp0_iter5_reg <= A0_V_reg_1556_pp0_iter4_reg;
        A0_V_reg_1556_pp0_iter6_reg <= A0_V_reg_1556_pp0_iter5_reg;
        A0_V_reg_1556_pp0_iter7_reg <= A0_V_reg_1556_pp0_iter6_reg;
        Wx_V_reg_1485_pp0_iter2_reg <= Wx_V_reg_1485;
        Wx_V_reg_1485_pp0_iter3_reg <= Wx_V_reg_1485_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln388_reg_1470_pp0_iter2_reg <= icmp_ln388_reg_1470_pp0_iter1_reg;
        icmp_ln388_reg_1470_pp0_iter3_reg <= icmp_ln388_reg_1470_pp0_iter2_reg;
        icmp_ln388_reg_1470_pp0_iter4_reg <= icmp_ln388_reg_1470_pp0_iter3_reg;
        icmp_ln388_reg_1470_pp0_iter5_reg <= icmp_ln388_reg_1470_pp0_iter4_reg;
        icmp_ln388_reg_1470_pp0_iter6_reg <= icmp_ln388_reg_1470_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln485) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Wx_V_reg_1485 <= {{ret_V_17_fu_707_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Wy_V_1_cast_reg_1454[11 : 0] <= Wy_V_1_cast_fu_510_p1[11 : 0];
        Xscale64_cast11_cast_reg_1459[32 : 0] <= Xscale64_cast11_cast_fu_514_p1[32 : 0];
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln388_reg_1470 <= icmp_ln388_fu_540_p2;
        icmp_ln388_reg_1470_pp0_iter1_reg <= icmp_ln388_reg_1470;
        j_reg_1464 <= ap_sig_allocacmp_j;
        j_reg_1464_pp0_iter1_reg <= j_reg_1464;
        zext_ln1171_cast_reg_1447[11 : 0] <= zext_ln1171_cast_fu_506_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln388_fu_540_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp89_read_read_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln405_reg_1474 <= and_ln405_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_0_0_040973_reg_470 <= ap_phi_reg_pp0_iter0_p_0_0_040973_reg_470;
        ap_phi_reg_pp0_iter1_p_Val2_20_reg_459 <= ap_phi_reg_pp0_iter0_p_Val2_20_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_0_0_040973_reg_470 <= ap_phi_reg_pp0_iter1_p_0_0_040973_reg_470;
        ap_phi_reg_pp0_iter2_p_Val2_20_reg_459 <= ap_phi_reg_pp0_iter1_p_Val2_20_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_0_0_040973_reg_470 <= ap_phi_reg_pp0_iter2_p_0_0_040973_reg_470;
        ap_phi_reg_pp0_iter3_p_Val2_20_reg_459 <= ap_phi_reg_pp0_iter2_p_Val2_20_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_1478 <= {{indexx_pre_V_fu_667_p3[31:22]}};
    end
end

always @ (*) begin
    if (((icmp_ln388_fu_540_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0)) begin
        if ((first_row_index_5_read_reg_1439 == 32'd1)) begin
            ap_phi_mux_p_0_0_041069_phi_fu_448_p6 = line_buffer_V_1_q1;
        end else if ((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1))) begin
            ap_phi_mux_p_0_0_041069_phi_fu_448_p6 = line_buffer_V_2_q1;
        end else if ((first_row_index_5_read_reg_1439 == 32'd0)) begin
            ap_phi_mux_p_0_0_041069_phi_fu_448_p6 = line_buffer_V_q1;
        end else begin
            ap_phi_mux_p_0_0_041069_phi_fu_448_p6 = ap_phi_reg_pp0_iter3_p_0_0_041069_reg_445;
        end
    end else begin
        ap_phi_mux_p_0_0_041069_phi_fu_448_p6 = ap_phi_reg_pp0_iter3_p_0_0_041069_reg_445;
    end
end

always @ (*) begin
    if ((icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0)) begin
        if ((first_row_index_5_read_reg_1439 == 32'd1)) begin
            ap_phi_mux_p_Val2_18_phi_fu_434_p6 = line_buffer_V_2_q1;
        end else if ((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1))) begin
            ap_phi_mux_p_Val2_18_phi_fu_434_p6 = line_buffer_V_q1;
        end else if ((first_row_index_5_read_reg_1439 == 32'd0)) begin
            ap_phi_mux_p_Val2_18_phi_fu_434_p6 = line_buffer_V_1_q1;
        end else begin
            ap_phi_mux_p_Val2_18_phi_fu_434_p6 = ap_phi_reg_pp0_iter3_p_Val2_18_reg_431;
        end
    end else begin
        ap_phi_mux_p_Val2_18_phi_fu_434_p6 = ap_phi_reg_pp0_iter3_p_Val2_18_reg_431;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 10'd0;
    end else begin
        ap_sig_allocacmp_j = tmp_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1330_ce = 1'b1;
    end else begin
        grp_fu_1330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1336_ce = 1'b1;
    end else begin
        grp_fu_1336_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1342_ce = 1'b1;
    end else begin
        grp_fu_1342_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1348_ce = 1'b1;
    end else begin
        grp_fu_1348_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_ce = 1'b1;
    end else begin
        grp_fu_1354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1363_ce = 1'b1;
    end else begin
        grp_fu_1363_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1372_ce = 1'b1;
    end else begin
        grp_fu_1372_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1381_ce = 1'b1;
    end else begin
        grp_fu_1381_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_ce = 1'b1;
    end else begin
        grp_fu_1390_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1399_ce = 1'b1;
    end else begin
        grp_fu_1399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op72_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_mat_44_blk_n = in_mat_44_empty_n;
    end else begin
        in_mat_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op72_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_mat_44_read = 1'b1;
    end else begin
        in_mat_44_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter6_reg == 1'd1))) begin
        indexy_V_1_out_ap_vld = 1'b1;
    end else begin
        indexy_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_521)) begin
            line_buffer_V_1_address0 = zext_ln388_fu_729_p1;
        end else if (((icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd0))) begin
            line_buffer_V_1_address0 = line_buffer_V_1_addr_1_gep_fu_362_p3;
        end else if ((1'b1 == ap_condition_326)) begin
            line_buffer_V_1_address0 = zext_ln430_fu_758_p1;
        end else begin
            line_buffer_V_1_address0 = 'bx;
        end
    end else begin
        line_buffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1213)) begin
        if ((first_row_index_5_read_reg_1439 == 32'd0)) begin
            line_buffer_V_1_address1 = line_buffer_V_1_addr_gep_fu_354_p3;
        end else if (((icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd1))) begin
            line_buffer_V_1_address1 = zext_ln429_fu_749_p1;
        end else begin
            line_buffer_V_1_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd1)))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd1)))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        line_buffer_V_1_we0 = 1'b1;
    end else begin
        line_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_351)) begin
            line_buffer_V_2_address0 = line_buffer_V_2_addr_1_gep_fu_384_p3;
        end else if (((ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (first_row_index_5_read_reg_1439 == 32'd0))) begin
            line_buffer_V_2_address0 = zext_ln388_fu_729_p1;
        end else if (((icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd1))) begin
            line_buffer_V_2_address0 = zext_ln430_fu_758_p1;
        end else begin
            line_buffer_V_2_address0 = 'bx;
        end
    end else begin
        line_buffer_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1213)) begin
        if ((1'b1 == ap_condition_1219)) begin
            line_buffer_V_2_address1 = line_buffer_V_2_addr_gep_fu_377_p3;
        end else if ((first_row_index_5_read_reg_1439 == 32'd1)) begin
            line_buffer_V_2_address1 = zext_ln429_fu_749_p1;
        end else begin
            line_buffer_V_2_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd1)))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd1)))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd0))) begin
        line_buffer_V_2_we0 = 1'b1;
    end else begin
        line_buffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_350)) begin
            line_buffer_V_address0 = line_buffer_V_addr_1_gep_fu_399_p3;
        end else if ((1'b1 == ap_condition_338)) begin
            line_buffer_V_address0 = zext_ln430_fu_758_p1;
        end else if (((ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (first_row_index_5_read_reg_1439 == 32'd1))) begin
            line_buffer_V_address0 = zext_ln388_fu_729_p1;
        end else begin
            line_buffer_V_address0 = 'bx;
        end
    end else begin
        line_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1213)) begin
        if ((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1))) begin
            line_buffer_V_address1 = line_buffer_V_addr_gep_fu_391_p3;
        end else if (((icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd0))) begin
            line_buffer_V_address1 = zext_ln429_fu_749_p1;
        end else begin
            line_buffer_V_address1 = 'bx;
        end
    end else begin
        line_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd0)))) begin
        line_buffer_V_ce0 = 1'b1;
    end else begin
        line_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd0)))) begin
        line_buffer_V_ce1 = 1'b1;
    end else begin
        line_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (first_row_index_5_read_reg_1439 == 32'd1))) begin
        line_buffer_V_we0 = 1'b1;
    end else begin
        line_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln388_reg_1470_pp0_iter6_reg == 1'd1))) begin
        nextYScale_V_1_out_ap_vld = 1'b1;
    end else begin
        nextYScale_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln405_reg_1474) & (cmp89 == 1'd1) & (icmp_ln388_reg_1470 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_pixel_1_out_o = in_mat_44_dout;
    end else begin
        read_pixel_1_out_o = read_pixel_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln405_reg_1474) & (cmp89 == 1'd1) & (icmp_ln388_reg_1470 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_pixel_1_out_o_ap_vld = 1'b1;
    end else begin
        read_pixel_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln485) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        resized_mat_45_blk_n = resized_mat_45_full_n;
    end else begin
        resized_mat_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln485) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        resized_mat_45_write = 1'b1;
    end else begin
        resized_mat_45_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A0_V_1_fu_804_p4 = {{p_Val2_s_fu_771_p3[15:8]}};

assign A0_V_2_fu_842_p4 = {{p_Val2_s_fu_771_p3[23:16]}};

assign A0_V_fu_778_p1 = p_Val2_s_fu_771_p3[7:0];

assign A1_V_1_fu_939_p4 = {{p_Val2_19_fu_880_p3[15:8]}};

assign A1_V_2_fu_1000_p4 = {{p_Val2_19_fu_880_p3[23:16]}};

assign A1_V_fu_887_p1 = p_Val2_19_fu_880_p3[7:0];

assign B0_V_1_fu_814_p4 = {{ap_phi_mux_p_Val2_18_phi_fu_434_p6[15:8]}};

assign B0_V_2_fu_852_p4 = {{ap_phi_mux_p_Val2_18_phi_fu_434_p6[23:16]}};

assign B0_V_fu_782_p1 = ap_phi_mux_p_Val2_18_phi_fu_434_p6[7:0];

assign B1_V_1_fu_949_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_20_reg_459[15:8]}};

assign B1_V_2_fu_1010_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_20_reg_459[23:16]}};

assign B1_V_fu_891_p1 = ap_phi_reg_pp0_iter4_p_Val2_20_reg_459[7:0];

assign P4_V_1_fu_1171_p3 = {{A0_V_1_reg_1577_pp0_iter7_reg}, {10'd0}};

assign P4_V_2_fu_1241_p3 = {{A0_V_2_reg_1598_pp0_iter7_reg}, {10'd0}};

assign P4_V_fu_1101_p3 = {{A0_V_reg_1556_pp0_iter7_reg}, {10'd0}};

assign Wxy_V_fu_1061_p1 = grp_fu_1330_p2;

assign Wxy_V_fu_1061_p4 = {{Wxy_V_fu_1061_p1[21:10]}};

assign Wy_V_1_cast_fu_510_p1 = Wy_V_1;

assign Xscale64_cast11_cast_fu_514_p1 = Xscale64_cast11;

assign add_ln388_fu_546_p2 = (ap_sig_allocacmp_j + 10'd1);

assign and_ln405_fu_558_p2 = (icmp_ln407_fu_552_p2 & icmp_ln1076_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((resized_mat_45_full_n == 1'b0) & (1'd1 == and_ln485) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op72_read_state2 == 1'b1) & (in_mat_44_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((resized_mat_45_full_n == 1'b0) & (1'd1 == and_ln485) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op72_read_state2 == 1'b1) & (in_mat_44_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((resized_mat_45_full_n == 1'b0) & (1'd1 == and_ln485) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op72_read_state2 == 1'b1) & (in_mat_44_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op72_read_state2 == 1'b1) & (in_mat_44_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((resized_mat_45_full_n == 1'b0) & (1'd1 == and_ln485));
end

always @ (*) begin
    ap_condition_1213 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1219 = (~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln1064_4_read_reg_1429 == 1'd0));
end

always @ (*) begin
    ap_condition_220 = (~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln388_reg_1470_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_326 = ((icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd1));
end

always @ (*) begin
    ap_condition_338 = ((icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (icmp_ln1064_4_read_reg_1429 == 1'd0) & (first_row_index_5_read_reg_1439 == 32'd0));
end

always @ (*) begin
    ap_condition_350 = (~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_351 = (~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (icmp_ln388_reg_1470_pp0_iter1_reg == 1'd0) & (icmp_ln1064_4_read_reg_1429 == 1'd0));
end

always @ (*) begin
    ap_condition_470 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_521 = (~(first_row_index_5_read_reg_1439 == 32'd0) & ~(first_row_index_5_read_reg_1439 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_420_p6 == 1'd1));
end

always @ (*) begin
    ap_condition_65 = ((1'd1 == and_ln405_reg_1474) & (cmp89 == 1'd1) & (icmp_ln388_reg_1470 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_mux_flag_write_phi_fu_420_p6 = ap_phi_reg_pp0_iter2_flag_write_reg_415;

assign ap_phi_reg_pp0_iter0_flag_write_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_040973_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_20_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_041069_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter3_p_Val2_18_reg_431 = 'bx;

always @ (*) begin
    ap_predicate_op72_read_state2 = ((1'd1 == and_ln405_reg_1474) & (cmp89 == 1'd1) & (icmp_ln388_reg_1470 == 1'd0));
end

assign cmp89_read_read_fu_198_p2 = cmp89;

assign first_row_index_5_read_reg_1439 = first_row_index_5;

assign grp_fu_1330_p0 = grp_fu_1330_p00;

assign grp_fu_1330_p00 = Wx_V_reg_1485;

assign grp_fu_1330_p1 = Wy_V_1_cast_reg_1454;

assign grp_fu_1336_p0 = zext_ln1171_cast_reg_1447;

assign grp_fu_1342_p0 = zext_ln1171_cast_reg_1447;

assign grp_fu_1348_p0 = zext_ln1171_cast_reg_1447;

assign grp_fu_1354_p0 = zext_ln1171_1_fu_936_p1;

assign grp_fu_1363_p0 = zext_ln1171_1_fu_936_p1;

assign grp_fu_1372_p0 = zext_ln1171_1_fu_936_p1;

assign grp_fu_1381_p0 = zext_ln717_1_fu_1070_p1;

assign grp_fu_1390_p0 = zext_ln717_1_fu_1070_p1;

assign grp_fu_1399_p0 = zext_ln717_1_fu_1070_p1;

assign icmp_ln1064_4_read_reg_1429 = icmp_ln1064_4;

assign icmp_ln1547_fu_639_p2 = (($signed(trunc_ln2_fu_611_p4) > $signed(34'd2680160256)) ? 1'b1 : 1'b0);

assign icmp_ln388_fu_540_p2 = ((ap_sig_allocacmp_j == 10'd1000) ? 1'b1 : 1'b0);

assign icmp_ln407_fu_552_p2 = ((ap_sig_allocacmp_j < 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln902_1_fu_1213_p2 = ((trunc_ln902_1_fu_1209_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_2_fu_1283_p2 = ((trunc_ln902_2_fu_1279_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_1143_p2 = ((trunc_ln902_fu_1139_p1 == 10'd0) ? 1'b1 : 1'b0);

assign idx_nxt_fu_744_p2 = (tmp_s_reg_1478 + zext_ln427_fu_740_p1);

assign indexx_pre_V_fu_667_p3 = ((or_ln255_fu_661_p2[0:0] == 1'b1) ? select_ln255_fu_653_p3 : trunc_ln3_fu_621_p4);

assign indexy_V_1_out = indexy_V_1_fu_162;

assign lhs_fu_579_p3 = {{j_reg_1464}, {22'd0}};

assign line_buffer_V_1_addr_1_gep_fu_362_p3 = zext_ln430_fu_758_p1;

assign line_buffer_V_1_addr_gep_fu_354_p3 = zext_ln429_fu_749_p1;

assign line_buffer_V_1_d0 = read_pixel_1_out_i;

assign line_buffer_V_2_addr_1_gep_fu_384_p3 = zext_ln430_fu_758_p1;

assign line_buffer_V_2_addr_gep_fu_377_p3 = zext_ln429_fu_749_p1;

assign line_buffer_V_addr_1_gep_fu_399_p3 = zext_ln430_fu_758_p1;

assign line_buffer_V_addr_gep_fu_391_p3 = zext_ln429_fu_749_p1;

assign line_buffer_V_d0 = read_pixel_1_out_i;

assign nextYScale_V_1_out = nextYScale_V_1_fu_158;

assign not_cmp_i_i173_fu_735_p2 = ((tmp_s_reg_1478 != 10'd639) ? 1'b1 : 1'b0);

assign or_ln255_fu_661_p2 = (tmp_29_fu_631_p3 | icmp_ln1547_fu_639_p2);

assign p_Result_29_fu_1201_p3 = ret_V_23_fu_1185_p2[32'd23];

assign p_Result_30_fu_1271_p3 = ret_V_27_fu_1255_p2[32'd23];

assign p_Result_s_fu_1131_p3 = ret_V_19_fu_1115_p2[32'd23];

assign p_Val2_19_fu_880_p3 = ((icmp_ln1064_4[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_p_Val2_20_reg_459 : ap_phi_reg_pp0_iter4_p_0_0_040973_reg_470);

assign p_Val2_s_fu_771_p3 = ((icmp_ln1064_4[0:0] == 1'b1) ? ap_phi_mux_p_Val2_18_phi_fu_434_p6 : ap_phi_mux_p_0_0_041069_phi_fu_448_p6);

assign r_V_2_fu_596_p0 = Xscale64_cast11_cast_reg_1459;

assign r_V_2_fu_596_p1 = r_V_2_fu_596_p10;

assign r_V_2_fu_596_p10 = ret_V_30_fu_586_p2;

assign resized_mat_45_din = {{{ret_V_36_fu_1303_p3}, {ret_V_34_fu_1233_p3}}, {ret_V_32_fu_1163_p3}};

assign ret_18_fu_921_p2 = (zext_ln232_5_fu_913_p1 - zext_ln232_6_fu_917_p1);

assign ret_19_fu_794_p2 = (zext_ln232_3_fu_790_p1 - zext_ln232_fu_786_p1);

assign ret_20_fu_927_p2 = (zext_ln232_4_fu_904_p1 - zext_ln232_reg_1561);

assign ret_23_fu_832_p2 = (zext_ln232_9_fu_828_p1 - zext_ln232_7_fu_824_p1);

assign ret_24_fu_991_p2 = (zext_ln232_10_fu_968_p1 - zext_ln232_7_reg_1582);

assign ret_27_fu_1046_p2 = (zext_ln232_17_fu_1038_p1 - zext_ln232_18_fu_1042_p1);

assign ret_28_fu_870_p2 = (zext_ln232_15_fu_866_p1 - zext_ln232_13_fu_862_p1);

assign ret_29_fu_1052_p2 = (zext_ln232_16_fu_1029_p1 - zext_ln232_13_reg_1603);

assign ret_30_fu_899_p2 = (zext_ln232_2_fu_895_p1 + zext_ln232_reg_1561);

assign ret_31_fu_908_p2 = (zext_ln232_4_fu_904_p1 + zext_ln232_3_reg_1567);

assign ret_32_fu_963_p2 = (zext_ln232_8_fu_959_p1 + zext_ln232_7_reg_1582);

assign ret_33_fu_972_p2 = (zext_ln232_10_fu_968_p1 + zext_ln232_9_reg_1588);

assign ret_34_fu_1024_p2 = (zext_ln232_14_fu_1020_p1 + zext_ln232_13_reg_1603);

assign ret_35_fu_1033_p2 = (zext_ln232_16_fu_1029_p1 + zext_ln232_15_reg_1609);

assign ret_V_17_fu_707_p2 = (trunc_ln712_fu_703_p1 - rhs_fu_695_p3);

assign ret_V_19_fu_1115_p2 = ($signed(sext_ln1245_3_fu_1108_p1) + $signed(zext_ln1245_fu_1111_p1));

assign ret_V_20_fu_1149_p2 = (trunc_ln_fu_1121_p4 + 8'd1);

assign ret_V_23_fu_1185_p2 = ($signed(sext_ln1245_8_fu_1178_p1) + $signed(zext_ln1245_1_fu_1181_p1));

assign ret_V_24_fu_1219_p2 = (trunc_ln882_1_fu_1191_p4 + 8'd1);

assign ret_V_27_fu_1255_p2 = ($signed(sext_ln1245_13_fu_1248_p1) + $signed(zext_ln1245_2_fu_1251_p1));

assign ret_V_28_fu_1289_p2 = (trunc_ln882_2_fu_1261_p4 + 8'd1);

assign ret_V_30_fu_586_p2 = (lhs_fu_579_p3 | 32'd2097152);

assign ret_V_32_fu_1163_p3 = ((p_Result_s_fu_1131_p3[0:0] == 1'b1) ? select_ln901_fu_1155_p3 : trunc_ln_fu_1121_p4);

assign ret_V_34_fu_1233_p3 = ((p_Result_29_fu_1201_p3[0:0] == 1'b1) ? select_ln901_2_fu_1225_p3 : trunc_ln882_1_fu_1191_p4);

assign ret_V_36_fu_1303_p3 = ((p_Result_30_fu_1271_p3[0:0] == 1'b1) ? select_ln901_3_fu_1295_p3 : trunc_ln882_2_fu_1261_p4);

assign ret_V_fu_605_p2 = ($signed(zext_ln1168_1_fu_601_p1) + $signed(66'd73777969095583465472));

assign ret_fu_985_p2 = (zext_ln232_11_fu_977_p1 - zext_ln232_12_fu_981_p1);

assign rhs_fu_695_p3 = {{tmp_10_fu_685_p4}, {22'd0}};

assign select_ln255_fu_653_p3 = ((tmp_30_fu_645_p3[0:0] == 1'b1) ? 32'd0 : 32'd2680160256);

assign select_ln901_2_fu_1225_p3 = ((icmp_ln902_1_fu_1213_p2[0:0] == 1'b1) ? trunc_ln882_1_fu_1191_p4 : ret_V_24_fu_1219_p2);

assign select_ln901_3_fu_1295_p3 = ((icmp_ln902_2_fu_1283_p2[0:0] == 1'b1) ? trunc_ln882_2_fu_1261_p4 : ret_V_28_fu_1289_p2);

assign select_ln901_fu_1155_p3 = ((icmp_ln902_fu_1143_p2[0:0] == 1'b1) ? trunc_ln_fu_1121_p4 : ret_V_20_fu_1149_p2);

assign sext_ln1245_13_fu_1248_p1 = grp_fu_1399_p3;

assign sext_ln1245_3_fu_1108_p1 = grp_fu_1381_p3;

assign sext_ln1245_8_fu_1178_p1 = grp_fu_1390_p3;

assign tmp_10_fu_685_p4 = {{indexx_pre_V_fu_667_p3[23:22]}};

assign tmp_29_fu_631_p3 = ret_V_fu_605_p2[32'd65];

assign tmp_30_fu_645_p3 = ret_V_fu_605_p2[32'd65];

assign trunc_ln2_fu_611_p4 = {{ret_V_fu_605_p2[65:32]}};

assign trunc_ln3_fu_621_p4 = {{ret_V_fu_605_p2[63:32]}};

assign trunc_ln712_fu_703_p1 = indexx_pre_V_fu_667_p3[23:0];

assign trunc_ln882_1_fu_1191_p4 = {{ret_V_23_fu_1185_p2[17:10]}};

assign trunc_ln882_2_fu_1261_p4 = {{ret_V_27_fu_1255_p2[17:10]}};

assign trunc_ln902_1_fu_1209_p1 = ret_V_23_fu_1185_p2[9:0];

assign trunc_ln902_2_fu_1279_p1 = ret_V_27_fu_1255_p2[9:0];

assign trunc_ln902_fu_1139_p1 = ret_V_19_fu_1115_p2[9:0];

assign trunc_ln_fu_1121_p4 = {{ret_V_19_fu_1115_p2[17:10]}};

assign zext_ln1168_1_fu_601_p1 = r_V_2_fu_596_p2;

assign zext_ln1171_1_fu_936_p1 = Wx_V_reg_1485_pp0_iter3_reg;

assign zext_ln1171_cast_fu_506_p1 = zext_ln1171;

assign zext_ln1245_1_fu_1181_p1 = P4_V_1_fu_1171_p3;

assign zext_ln1245_2_fu_1251_p1 = P4_V_2_fu_1241_p3;

assign zext_ln1245_fu_1111_p1 = P4_V_fu_1101_p3;

assign zext_ln232_10_fu_968_p1 = A1_V_1_fu_939_p4;

assign zext_ln232_11_fu_977_p1 = ret_32_fu_963_p2;

assign zext_ln232_12_fu_981_p1 = ret_33_fu_972_p2;

assign zext_ln232_13_fu_862_p1 = A0_V_2_fu_842_p4;

assign zext_ln232_14_fu_1020_p1 = B1_V_2_fu_1010_p4;

assign zext_ln232_15_fu_866_p1 = B0_V_2_fu_852_p4;

assign zext_ln232_16_fu_1029_p1 = A1_V_2_fu_1000_p4;

assign zext_ln232_17_fu_1038_p1 = ret_34_fu_1024_p2;

assign zext_ln232_18_fu_1042_p1 = ret_35_fu_1033_p2;

assign zext_ln232_2_fu_895_p1 = B1_V_fu_891_p1;

assign zext_ln232_3_fu_790_p1 = B0_V_fu_782_p1;

assign zext_ln232_4_fu_904_p1 = A1_V_fu_887_p1;

assign zext_ln232_5_fu_913_p1 = ret_30_fu_899_p2;

assign zext_ln232_6_fu_917_p1 = ret_31_fu_908_p2;

assign zext_ln232_7_fu_824_p1 = A0_V_1_fu_804_p4;

assign zext_ln232_8_fu_959_p1 = B1_V_1_fu_949_p4;

assign zext_ln232_9_fu_828_p1 = B0_V_1_fu_814_p4;

assign zext_ln232_fu_786_p1 = A0_V_fu_778_p1;

assign zext_ln388_fu_729_p1 = j_reg_1464_pp0_iter1_reg;

assign zext_ln399_cast_fu_518_p1 = zext_ln399;

assign zext_ln427_fu_740_p1 = not_cmp_i_i173_fu_735_p2;

assign zext_ln429_fu_749_p1 = tmp_s_reg_1478;

assign zext_ln430_fu_758_p1 = idx_nxt_fu_744_p2;

assign zext_ln717_1_fu_1070_p1 = Wxy_V_fu_1061_p4;

always @ (posedge ap_clk) begin
    zext_ln1171_cast_reg_1447[20:12] <= 9'b000000000;
    Wy_V_1_cast_reg_1454[23:12] <= 12'b000000000000;
    Xscale64_cast11_cast_reg_1459[64:33] <= 32'b00000000000000000000000000000000;
    zext_ln232_reg_1561[8] <= 1'b0;
    zext_ln232_3_reg_1567[8] <= 1'b0;
    zext_ln232_7_reg_1582[8] <= 1'b0;
    zext_ln232_9_reg_1588[8] <= 1'b0;
    zext_ln232_13_reg_1603[8] <= 1'b0;
    zext_ln232_15_reg_1609[8] <= 1'b0;
end

endmodule //rt_imp_resizeNNBilinear_9_480_640_1_600_1000_1_2_Pipeline_VITIS_LOOP_388_5
