# unlooper-frequency-divider-glitch

This source code is intended for use with the [Unlooper](https://en.wikipedia.org/wiki/Unlooper) v2 device. 'main.jed' file is the synthesised binary file to program Xilinx XC9536XL IC, generated with Xilinx ISE 14.5. Code includes frequency dividers by 2, 4, 7, 8 and 56 with 'clock glitch' generation logic. Unlooper circuit diagram is included in a repository called unlooper-circuit-diagram. Attiny2313 program you can find in unlooper-microcontroller repo. Complete information and documentation (currently only in Polish) is available here [https://drive.google.com/open?id=0B4R8EDQrHOdiUXhEdDhwN3JZTjQ](https://drive.google.com/file/d/0B4R8EDQrHOdiUXhEdDhwN3JZTjQ/view?resourcekey=0-BVje0iPdyUhrrLkYZI_NmA). If you have any questions feel free to ask.

You can reuse this code, but please add a link to this repo.
