// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module covariance_covariance_Pipeline_VITIS_LOOP_24_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        jj_2,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        bitcast_ln28,
        zext_ln22_2,
        zext_ln22_3,
        zext_ln22_1,
        empty,
        cov_address0,
        cov_ce0,
        cov_we0,
        cov_d0,
        grp_fu_201_p_din0,
        grp_fu_201_p_din1,
        grp_fu_201_p_opcode,
        grp_fu_201_p_dout0,
        grp_fu_201_p_ce,
        grp_fu_205_p_din0,
        grp_fu_205_p_din1,
        grp_fu_205_p_dout0,
        grp_fu_205_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] i;
input  [10:0] jj_2;
output  [9:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
input  [31:0] bitcast_ln28;
input  [4:0] zext_ln22_2;
input  [4:0] zext_ln22_3;
input  [4:0] zext_ln22_1;
input  [9:0] empty;
output  [9:0] cov_address0;
output   cov_ce0;
output   cov_we0;
output  [31:0] cov_d0;
output  [31:0] grp_fu_201_p_din0;
output  [31:0] grp_fu_201_p_din1;
output  [0:0] grp_fu_201_p_opcode;
input  [31:0] grp_fu_201_p_dout0;
output   grp_fu_201_p_ce;
output  [31:0] grp_fu_205_p_din0;
output  [31:0] grp_fu_205_p_din1;
input  [31:0] grp_fu_205_p_dout0;
output   grp_fu_205_p_ce;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg[9:0] data_address1;
reg data_ce1;
reg[9:0] cov_address0;
reg cov_ce0;
reg cov_we0;
reg[31:0] cov_d0;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31_subdone;
reg   [0:0] icmp_ln24_reg_1886;
reg    ap_condition_exit_pp0_iter0_stage31;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_724;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_729;
reg   [31:0] reg_733;
wire   [31:0] grp_fu_715_p2;
reg   [31:0] reg_737;
reg   [31:0] reg_743;
reg   [31:0] reg_748;
reg   [31:0] reg_753;
reg   [31:0] reg_758;
reg   [31:0] reg_763;
reg   [31:0] reg_768;
wire   [9:0] zext_ln22_1_cast_fu_774_p1;
reg   [9:0] zext_ln22_1_cast_reg_1852;
wire   [5:0] i_cast_fu_778_p1;
reg   [5:0] i_cast_reg_1857;
reg   [5:0] j_1_reg_1869;
wire   [0:0] icmp_ln24_fu_795_p2;
reg   [0:0] icmp_ln24_reg_1886_pp0_iter1_reg;
reg   [0:0] icmp_ln24_reg_1886_pp0_iter2_reg;
reg   [0:0] icmp_ln24_reg_1886_pp0_iter3_reg;
reg   [0:0] icmp_ln24_reg_1886_pp0_iter4_reg;
wire  signed [5:0] xor_ln_fu_806_p3;
reg  signed [5:0] xor_ln_reg_1895;
wire  signed [6:0] zext_ln28_2_cast_fu_844_p3;
reg  signed [6:0] zext_ln28_2_cast_reg_1913;
wire   [31:0] bitcast_ln28_1_fu_856_p1;
wire  signed [6:0] zext_ln28_3_cast_fu_861_p3;
reg  signed [6:0] zext_ln28_3_cast_reg_1930;
wire   [7:0] zext_ln24_3_fu_881_p1;
reg   [7:0] zext_ln24_3_reg_1947;
wire   [31:0] bitcast_ln28_2_fu_884_p1;
wire   [31:0] bitcast_ln28_3_fu_889_p1;
wire  signed [7:0] zext_ln28_6_cast_fu_905_p3;
reg  signed [7:0] zext_ln28_6_cast_reg_1967;
wire   [31:0] bitcast_ln28_4_fu_917_p1;
wire   [31:0] bitcast_ln28_5_fu_922_p1;
wire  signed [7:0] zext_ln28_7_cast_fu_927_p3;
reg  signed [7:0] zext_ln28_7_cast_reg_1988;
wire  signed [7:0] add_ln28_s_fu_939_p3;
reg  signed [7:0] add_ln28_s_reg_1999;
wire   [31:0] bitcast_ln28_6_fu_951_p1;
wire   [31:0] bitcast_ln28_7_fu_956_p1;
wire  signed [7:0] add_ln28_2_fu_961_p2;
reg  signed [7:0] add_ln28_2_reg_2020;
reg   [31:0] mul_1_reg_2036;
wire   [31:0] bitcast_ln28_8_fu_979_p1;
wire   [31:0] bitcast_ln28_9_fu_984_p1;
wire   [8:0] zext_ln24_4_fu_1005_p1;
reg   [8:0] zext_ln24_4_reg_2061;
reg   [31:0] mul_2_reg_2067;
wire   [31:0] bitcast_ln28_10_fu_1008_p1;
wire   [31:0] bitcast_ln28_11_fu_1013_p1;
wire  signed [8:0] zext_ln28_14_cast_fu_1029_p3;
reg  signed [8:0] zext_ln28_14_cast_reg_2087;
reg   [31:0] mul_3_reg_2097;
wire   [31:0] bitcast_ln28_12_fu_1041_p1;
wire   [31:0] bitcast_ln28_13_fu_1046_p1;
wire  signed [8:0] zext_ln28_15_cast_fu_1051_p3;
reg  signed [8:0] zext_ln28_15_cast_reg_2112;
wire  signed [8:0] add_ln28_4_fu_1063_p3;
reg  signed [8:0] add_ln28_4_reg_2122;
reg   [31:0] mul_4_reg_2132;
wire   [31:0] bitcast_ln28_14_fu_1075_p1;
wire   [31:0] bitcast_ln28_15_fu_1080_p1;
wire  signed [8:0] add_ln28_5_fu_1085_p2;
reg  signed [8:0] add_ln28_5_reg_2147;
wire  signed [8:0] zext_ln28_18_cast_fu_1095_p3;
reg  signed [8:0] zext_ln28_18_cast_reg_2157;
wire   [31:0] bitcast_ln28_16_fu_1107_p1;
wire   [31:0] bitcast_ln28_17_fu_1112_p1;
wire  signed [8:0] zext_ln28_19_cast_fu_1117_p3;
reg  signed [8:0] zext_ln28_19_cast_reg_2177;
wire  signed [8:0] add_ln28_6_fu_1129_p3;
reg  signed [8:0] add_ln28_6_reg_2187;
reg   [31:0] mul_6_reg_2197;
wire   [31:0] bitcast_ln28_18_fu_1141_p1;
wire   [31:0] bitcast_ln28_19_fu_1146_p1;
wire  signed [8:0] add_ln28_7_fu_1151_p2;
reg  signed [8:0] add_ln28_7_reg_2212;
reg   [31:0] mul_7_reg_2227;
wire   [31:0] bitcast_ln28_20_fu_1169_p1;
wire   [31:0] bitcast_ln28_21_fu_1174_p1;
reg   [31:0] mul_8_reg_2252;
reg   [31:0] mul_8_reg_2252_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_22_fu_1195_p1;
wire   [31:0] bitcast_ln28_23_fu_1200_p1;
reg   [31:0] mul_9_reg_2277;
reg   [31:0] mul_9_reg_2277_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_24_fu_1221_p1;
wire   [31:0] bitcast_ln28_25_fu_1226_p1;
wire   [9:0] zext_ln24_1_fu_1247_p1;
reg   [9:0] zext_ln24_1_reg_2302;
reg   [31:0] mul_s_reg_2311;
reg   [31:0] mul_s_reg_2311_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_26_fu_1250_p1;
wire   [31:0] bitcast_ln28_27_fu_1255_p1;
reg   [31:0] mul_10_reg_2336;
reg   [31:0] mul_10_reg_2336_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_28_fu_1283_p1;
wire   [31:0] bitcast_ln28_29_fu_1288_p1;
reg   [31:0] mul_11_reg_2361;
reg   [31:0] mul_11_reg_2361_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_30_fu_1317_p1;
wire   [31:0] bitcast_ln28_31_fu_1322_p1;
reg   [31:0] mul_12_reg_2386;
reg   [31:0] mul_12_reg_2386_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_32_fu_1349_p1;
wire   [31:0] bitcast_ln28_33_fu_1354_p1;
reg   [31:0] mul_13_reg_2411;
reg   [31:0] mul_13_reg_2411_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_34_fu_1383_p1;
wire   [31:0] bitcast_ln28_35_fu_1388_p1;
reg   [31:0] mul_14_reg_2436;
reg   [31:0] mul_14_reg_2436_pp0_iter1_reg;
wire   [31:0] bitcast_ln28_36_fu_1415_p1;
wire   [31:0] bitcast_ln28_37_fu_1420_p1;
reg   [31:0] mul_15_reg_2461;
reg   [31:0] mul_15_reg_2461_pp0_iter1_reg;
reg   [31:0] mul_15_reg_2461_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_38_fu_1449_p1;
wire   [31:0] bitcast_ln28_39_fu_1454_p1;
reg   [31:0] mul_16_reg_2486;
reg   [31:0] mul_16_reg_2486_pp0_iter1_reg;
reg   [31:0] mul_16_reg_2486_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_40_fu_1481_p1;
wire   [31:0] bitcast_ln28_41_fu_1486_p1;
reg   [31:0] mul_17_reg_2511;
reg   [31:0] mul_17_reg_2511_pp0_iter1_reg;
reg   [31:0] mul_17_reg_2511_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_42_fu_1515_p1;
wire   [31:0] bitcast_ln28_43_fu_1520_p1;
wire   [9:0] add_ln30_fu_1543_p2;
reg   [9:0] add_ln30_reg_2536;
reg   [9:0] add_ln30_reg_2536_pp0_iter1_reg;
reg   [9:0] add_ln30_reg_2536_pp0_iter2_reg;
reg   [9:0] add_ln30_reg_2536_pp0_iter3_reg;
reg   [9:0] add_ln30_reg_2536_pp0_iter4_reg;
reg   [31:0] mul_18_reg_2541;
reg   [31:0] mul_18_reg_2541_pp0_iter1_reg;
reg   [31:0] mul_18_reg_2541_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_44_fu_1547_p1;
wire   [31:0] bitcast_ln28_45_fu_1552_p1;
reg   [31:0] mul_19_reg_2566;
reg   [31:0] mul_19_reg_2566_pp0_iter1_reg;
reg   [31:0] mul_19_reg_2566_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_46_fu_1573_p1;
wire   [31:0] bitcast_ln28_47_fu_1578_p1;
reg   [31:0] mul_20_reg_2591;
reg   [31:0] mul_20_reg_2591_pp0_iter1_reg;
reg   [31:0] mul_20_reg_2591_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_48_fu_1599_p1;
wire   [31:0] bitcast_ln28_49_fu_1604_p1;
reg   [31:0] mul_21_reg_2616;
reg   [31:0] mul_21_reg_2616_pp0_iter1_reg;
reg   [31:0] mul_21_reg_2616_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_50_fu_1625_p1;
wire   [31:0] bitcast_ln28_51_fu_1630_p1;
reg   [31:0] mul_22_reg_2641;
reg   [31:0] mul_22_reg_2641_pp0_iter1_reg;
reg   [31:0] mul_22_reg_2641_pp0_iter2_reg;
wire   [31:0] bitcast_ln28_52_fu_1651_p1;
wire   [31:0] bitcast_ln28_53_fu_1656_p1;
reg   [31:0] mul_23_reg_2666;
reg   [31:0] mul_23_reg_2666_pp0_iter1_reg;
reg   [31:0] mul_23_reg_2666_pp0_iter2_reg;
reg   [31:0] mul_23_reg_2666_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_54_fu_1677_p1;
wire   [31:0] bitcast_ln28_55_fu_1682_p1;
reg   [31:0] mul_24_reg_2691;
reg   [31:0] mul_24_reg_2691_pp0_iter1_reg;
reg   [31:0] mul_24_reg_2691_pp0_iter2_reg;
reg   [31:0] mul_24_reg_2691_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_56_fu_1703_p1;
wire   [31:0] bitcast_ln28_57_fu_1708_p1;
reg   [31:0] mul_25_reg_2716;
reg   [31:0] mul_25_reg_2716_pp0_iter1_reg;
reg   [31:0] mul_25_reg_2716_pp0_iter2_reg;
reg   [31:0] mul_25_reg_2716_pp0_iter3_reg;
wire   [31:0] bitcast_ln28_58_fu_1729_p1;
wire   [31:0] bitcast_ln28_59_fu_1734_p1;
reg   [31:0] mul_26_reg_2736;
reg   [31:0] mul_26_reg_2736_pp0_iter2_reg;
reg   [31:0] mul_26_reg_2736_pp0_iter3_reg;
reg   [31:0] mul_26_reg_2736_pp0_iter4_reg;
wire   [31:0] bitcast_ln28_60_fu_1753_p1;
wire   [31:0] bitcast_ln28_61_fu_1758_p1;
reg   [31:0] mul_27_reg_2751;
reg   [31:0] mul_27_reg_2751_pp0_iter2_reg;
reg   [31:0] mul_27_reg_2751_pp0_iter3_reg;
reg   [31:0] mul_27_reg_2751_pp0_iter4_reg;
wire   [31:0] bitcast_ln28_62_fu_1763_p1;
wire   [31:0] bitcast_ln28_63_fu_1768_p1;
reg   [31:0] mul_28_reg_2766;
reg   [31:0] mul_28_reg_2766_pp0_iter2_reg;
reg   [31:0] mul_28_reg_2766_pp0_iter3_reg;
reg   [31:0] mul_28_reg_2766_pp0_iter4_reg;
reg   [31:0] mul_29_reg_2771;
reg   [31:0] mul_29_reg_2771_pp0_iter2_reg;
reg   [31:0] mul_29_reg_2771_pp0_iter3_reg;
reg   [31:0] mul_29_reg_2771_pp0_iter4_reg;
reg   [31:0] mul_30_reg_2776;
reg   [31:0] mul_30_reg_2776_pp0_iter2_reg;
reg   [31:0] mul_30_reg_2776_pp0_iter3_reg;
reg   [31:0] mul_30_reg_2776_pp0_iter4_reg;
reg   [31:0] c_32_reg_2781;
wire   [31:0] bitcast_ln30_fu_1777_p1;
reg   [31:0] bitcast_ln30_reg_2786;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage17_subdone;
wire   [63:0] zext_ln24_fu_801_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln28_fu_814_p1;
wire   [63:0] zext_ln28_1_fu_839_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_2_fu_851_p1;
wire   [63:0] zext_ln28_3_fu_868_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln28_4_fu_876_p1;
wire   [63:0] zext_ln28_5_fu_900_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln28_6_fu_912_p1;
wire   [63:0] zext_ln28_7_fu_934_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln28_8_fu_946_p1;
wire   [63:0] zext_ln28_9_fu_966_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln28_10_fu_974_p1;
wire   [63:0] zext_ln28_11_fu_992_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln28_12_fu_1000_p1;
wire   [63:0] zext_ln28_13_fu_1024_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln28_14_fu_1036_p1;
wire   [63:0] zext_ln28_15_fu_1058_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln28_16_fu_1070_p1;
wire   [63:0] zext_ln28_17_fu_1090_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln28_18_fu_1102_p1;
wire   [63:0] zext_ln28_19_fu_1124_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln28_20_fu_1136_p1;
wire   [63:0] zext_ln28_21_fu_1156_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln28_22_fu_1164_p1;
wire   [63:0] zext_ln28_23_fu_1182_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln28_24_fu_1190_p1;
wire   [63:0] zext_ln28_25_fu_1208_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln28_26_fu_1216_p1;
wire   [63:0] zext_ln28_27_fu_1234_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln28_28_fu_1242_p1;
wire   [63:0] zext_ln28_29_fu_1266_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln28_30_fu_1278_p1;
wire   [63:0] zext_ln28_31_fu_1300_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln28_32_fu_1312_p1;
wire   [63:0] zext_ln28_33_fu_1332_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln28_34_fu_1344_p1;
wire   [63:0] zext_ln28_35_fu_1366_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln28_36_fu_1378_p1;
wire   [63:0] zext_ln28_37_fu_1398_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln28_38_fu_1410_p1;
wire   [63:0] zext_ln28_39_fu_1432_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln28_40_fu_1444_p1;
wire   [63:0] zext_ln28_41_fu_1464_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln28_42_fu_1476_p1;
wire   [63:0] zext_ln28_43_fu_1498_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln28_44_fu_1510_p1;
wire   [63:0] zext_ln28_45_fu_1530_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln28_46_fu_1538_p1;
wire   [63:0] zext_ln28_47_fu_1560_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln28_48_fu_1568_p1;
wire   [63:0] zext_ln28_49_fu_1586_p1;
wire    ap_block_pp0_stage25;
wire   [63:0] zext_ln28_50_fu_1594_p1;
wire   [63:0] zext_ln28_51_fu_1612_p1;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln28_52_fu_1620_p1;
wire   [63:0] zext_ln28_53_fu_1638_p1;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln28_54_fu_1646_p1;
wire   [63:0] zext_ln28_55_fu_1664_p1;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln28_56_fu_1672_p1;
wire   [63:0] zext_ln28_57_fu_1690_p1;
wire    ap_block_pp0_stage29;
wire   [63:0] zext_ln28_58_fu_1698_p1;
wire   [63:0] zext_ln28_59_fu_1716_p1;
wire    ap_block_pp0_stage30;
wire   [63:0] zext_ln28_60_fu_1724_p1;
wire   [63:0] zext_ln28_61_fu_1748_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] zext_ln30_fu_1773_p1;
wire   [63:0] zext_ln31_fu_1793_p1;
reg   [10:0] jj_fu_126;
wire   [10:0] add_ln32_fu_1798_p2;
wire    ap_loop_init;
reg   [5:0] j_fu_130;
wire   [5:0] add_ln24_fu_819_p2;
reg   [5:0] ap_sig_allocacmp_j_1;
reg   [31:0] grp_fu_710_p0;
reg   [31:0] grp_fu_710_p1;
reg   [31:0] grp_fu_715_p0;
reg   [31:0] grp_fu_715_p1;
wire   [6:0] zext_ln24_2_fu_830_p1;
wire   [6:0] add_ln28_fu_833_p2;
wire  signed [6:0] sext_ln28_fu_873_p1;
wire   [7:0] add_ln28_1_fu_894_p2;
wire  signed [7:0] sext_ln28_1_fu_971_p1;
wire  signed [7:0] sext_ln28_2_fu_989_p1;
wire  signed [7:0] sext_ln28_3_fu_997_p1;
wire   [8:0] add_ln28_3_fu_1018_p2;
wire  signed [8:0] sext_ln28_4_fu_1161_p1;
wire  signed [8:0] sext_ln28_5_fu_1179_p1;
wire  signed [8:0] sext_ln28_6_fu_1187_p1;
wire  signed [8:0] sext_ln28_7_fu_1205_p1;
wire  signed [8:0] sext_ln28_8_fu_1213_p1;
wire  signed [8:0] sext_ln28_9_fu_1231_p1;
wire  signed [8:0] sext_ln28_10_fu_1239_p1;
wire   [9:0] add_ln28_8_fu_1260_p2;
wire   [9:0] zext_ln28_30_cast_fu_1271_p3;
wire   [9:0] zext_ln28_31_cast_fu_1293_p3;
wire   [9:0] add_ln28_9_fu_1305_p3;
wire   [9:0] add_ln28_10_fu_1327_p2;
wire   [9:0] zext_ln28_34_cast_fu_1337_p3;
wire   [9:0] zext_ln28_35_cast_fu_1359_p3;
wire   [9:0] add_ln28_11_fu_1371_p3;
wire   [9:0] add_ln28_12_fu_1393_p2;
wire   [9:0] zext_ln28_38_cast_fu_1403_p3;
wire   [9:0] zext_ln28_39_cast_fu_1425_p3;
wire   [9:0] add_ln28_13_fu_1437_p3;
wire   [9:0] add_ln28_14_fu_1459_p2;
wire   [9:0] zext_ln28_42_cast_fu_1469_p3;
wire   [9:0] zext_ln28_43_cast_fu_1491_p3;
wire   [9:0] add_ln28_15_fu_1503_p3;
wire   [9:0] add_ln28_16_fu_1525_p2;
wire  signed [9:0] sext_ln28_11_fu_1535_p1;
wire  signed [9:0] sext_ln28_12_fu_1557_p1;
wire  signed [9:0] sext_ln28_13_fu_1565_p1;
wire  signed [9:0] sext_ln28_14_fu_1583_p1;
wire  signed [9:0] sext_ln28_15_fu_1591_p1;
wire  signed [9:0] sext_ln28_16_fu_1609_p1;
wire  signed [9:0] sext_ln28_17_fu_1617_p1;
wire  signed [9:0] sext_ln28_18_fu_1635_p1;
wire  signed [9:0] sext_ln28_19_fu_1643_p1;
wire  signed [9:0] sext_ln28_20_fu_1661_p1;
wire  signed [9:0] sext_ln28_21_fu_1669_p1;
wire  signed [9:0] sext_ln28_22_fu_1687_p1;
wire  signed [9:0] sext_ln28_23_fu_1695_p1;
wire  signed [9:0] sext_ln28_24_fu_1713_p1;
wire  signed [9:0] sext_ln28_25_fu_1721_p1;
wire   [5:0] xor_ln28_fu_1739_p2;
wire  signed [9:0] sext_ln28_26_fu_1744_p1;
wire   [9:0] trunc_ln24_fu_1784_p1;
wire   [9:0] add_ln31_fu_1788_p2;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage21_00001;
wire    ap_block_pp0_stage26_00001;
wire    ap_block_pp0_stage31_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage24_00001;
wire    ap_block_pp0_stage29_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage27_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage20_00001;
wire    ap_block_pp0_stage25_00001;
wire    ap_block_pp0_stage30_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage23_00001;
wire    ap_block_pp0_stage28_00001;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage17;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [31:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 jj_fu_126 = 11'd0;
#0 j_fu_130 = 6'd0;
#0 ap_done_reg = 1'b0;
end

covariance_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_715_p0),
    .din1(grp_fu_715_p1),
    .ce(1'b1),
    .dout(grp_fu_715_p2)
);

covariance_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage31),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage17_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage31)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage17))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage17))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage17))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage17))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln24_fu_795_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_130 <= add_ln24_fu_819_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_130 <= i_cast_fu_778_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        jj_fu_126 <= jj_2;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        jj_fu_126 <= add_ln32_fu_1798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_724 <= data_q0;
    end else if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_724 <= data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln28_2_reg_2020 <= add_ln28_2_fu_961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln28_4_reg_2122[4 : 0] <= add_ln28_4_fu_1063_p3[4 : 0];
        zext_ln28_15_cast_reg_2112[5 : 0] <= zext_ln28_15_cast_fu_1051_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln28_5_reg_2147 <= add_ln28_5_fu_1085_p2;
        zext_ln28_18_cast_reg_2157[4 : 0] <= zext_ln28_18_cast_fu_1095_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln28_6_reg_2187[4 : 0] <= add_ln28_6_fu_1129_p3[4 : 0];
        zext_ln28_19_cast_reg_2177[5 : 0] <= zext_ln28_19_cast_fu_1117_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln28_7_reg_2212 <= add_ln28_7_fu_1151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln28_s_reg_1999[4 : 0] <= add_ln28_s_fu_939_p3[4 : 0];
        mul_30_reg_2776_pp0_iter2_reg <= mul_30_reg_2776;
        mul_30_reg_2776_pp0_iter3_reg <= mul_30_reg_2776_pp0_iter2_reg;
        mul_30_reg_2776_pp0_iter4_reg <= mul_30_reg_2776_pp0_iter3_reg;
        zext_ln28_7_cast_reg_1988[5 : 0] <= zext_ln28_7_cast_fu_927_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        add_ln30_reg_2536 <= add_ln30_fu_1543_p2;
        add_ln30_reg_2536_pp0_iter1_reg <= add_ln30_reg_2536;
        add_ln30_reg_2536_pp0_iter2_reg <= add_ln30_reg_2536_pp0_iter1_reg;
        add_ln30_reg_2536_pp0_iter3_reg <= add_ln30_reg_2536_pp0_iter2_reg;
        add_ln30_reg_2536_pp0_iter4_reg <= add_ln30_reg_2536_pp0_iter3_reg;
        mul_17_reg_2511_pp0_iter1_reg <= mul_17_reg_2511;
        mul_17_reg_2511_pp0_iter2_reg <= mul_17_reg_2511_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        bitcast_ln30_reg_2786 <= bitcast_ln30_fu_1777_p1;
        mul_10_reg_2336_pp0_iter1_reg <= mul_10_reg_2336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        c_32_reg_2781 <= grp_fu_205_p_dout0;
        mul_s_reg_2311_pp0_iter1_reg <= mul_s_reg_2311;
        zext_ln24_1_reg_2302[5 : 0] <= zext_ln24_1_fu_1247_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_cast_reg_1857[4 : 0] <= i_cast_fu_778_p1[4 : 0];
        icmp_ln24_reg_1886 <= icmp_ln24_fu_795_p2;
        icmp_ln24_reg_1886_pp0_iter1_reg <= icmp_ln24_reg_1886;
        icmp_ln24_reg_1886_pp0_iter2_reg <= icmp_ln24_reg_1886_pp0_iter1_reg;
        icmp_ln24_reg_1886_pp0_iter3_reg <= icmp_ln24_reg_1886_pp0_iter2_reg;
        icmp_ln24_reg_1886_pp0_iter4_reg <= icmp_ln24_reg_1886_pp0_iter3_reg;
        j_1_reg_1869 <= ap_sig_allocacmp_j_1;
        mul_26_reg_2736_pp0_iter2_reg <= mul_26_reg_2736;
        mul_26_reg_2736_pp0_iter3_reg <= mul_26_reg_2736_pp0_iter2_reg;
        mul_26_reg_2736_pp0_iter4_reg <= mul_26_reg_2736_pp0_iter3_reg;
        xor_ln_reg_1895[4 : 0] <= xor_ln_fu_806_p3[4 : 0];
        zext_ln22_1_cast_reg_1852[4 : 0] <= zext_ln22_1_cast_fu_774_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_10_reg_2336 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_11_reg_2361 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_11_reg_2361_pp0_iter1_reg <= mul_11_reg_2361;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_12_reg_2386 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_12_reg_2386_pp0_iter1_reg <= mul_12_reg_2386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_13_reg_2411 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_13_reg_2411_pp0_iter1_reg <= mul_13_reg_2411;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_14_reg_2436 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_14_reg_2436_pp0_iter1_reg <= mul_14_reg_2436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_15_reg_2461 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_15_reg_2461_pp0_iter1_reg <= mul_15_reg_2461;
        mul_15_reg_2461_pp0_iter2_reg <= mul_15_reg_2461_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_16_reg_2486 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_16_reg_2486_pp0_iter1_reg <= mul_16_reg_2486;
        mul_16_reg_2486_pp0_iter2_reg <= mul_16_reg_2486_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_17_reg_2511 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_18_reg_2541 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_18_reg_2541_pp0_iter1_reg <= mul_18_reg_2541;
        mul_18_reg_2541_pp0_iter2_reg <= mul_18_reg_2541_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul_19_reg_2566 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul_19_reg_2566_pp0_iter1_reg <= mul_19_reg_2566;
        mul_19_reg_2566_pp0_iter2_reg <= mul_19_reg_2566_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_1_reg_2036 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        mul_20_reg_2591 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        mul_20_reg_2591_pp0_iter1_reg <= mul_20_reg_2591;
        mul_20_reg_2591_pp0_iter2_reg <= mul_20_reg_2591_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        mul_21_reg_2616 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        mul_21_reg_2616_pp0_iter1_reg <= mul_21_reg_2616;
        mul_21_reg_2616_pp0_iter2_reg <= mul_21_reg_2616_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul_22_reg_2641 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul_22_reg_2641_pp0_iter1_reg <= mul_22_reg_2641;
        mul_22_reg_2641_pp0_iter2_reg <= mul_22_reg_2641_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        mul_23_reg_2666 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        mul_23_reg_2666_pp0_iter1_reg <= mul_23_reg_2666;
        mul_23_reg_2666_pp0_iter2_reg <= mul_23_reg_2666_pp0_iter1_reg;
        mul_23_reg_2666_pp0_iter3_reg <= mul_23_reg_2666_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        mul_24_reg_2691 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        mul_24_reg_2691_pp0_iter1_reg <= mul_24_reg_2691;
        mul_24_reg_2691_pp0_iter2_reg <= mul_24_reg_2691_pp0_iter1_reg;
        mul_24_reg_2691_pp0_iter3_reg <= mul_24_reg_2691_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        mul_25_reg_2716 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        mul_25_reg_2716_pp0_iter1_reg <= mul_25_reg_2716;
        mul_25_reg_2716_pp0_iter2_reg <= mul_25_reg_2716_pp0_iter1_reg;
        mul_25_reg_2716_pp0_iter3_reg <= mul_25_reg_2716_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_26_reg_2736 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_27_reg_2751 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_27_reg_2751_pp0_iter2_reg <= mul_27_reg_2751;
        mul_27_reg_2751_pp0_iter3_reg <= mul_27_reg_2751_pp0_iter2_reg;
        mul_27_reg_2751_pp0_iter4_reg <= mul_27_reg_2751_pp0_iter3_reg;
        zext_ln28_2_cast_reg_1913[4 : 0] <= zext_ln28_2_cast_fu_844_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_28_reg_2766 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_28_reg_2766_pp0_iter2_reg <= mul_28_reg_2766;
        mul_28_reg_2766_pp0_iter3_reg <= mul_28_reg_2766_pp0_iter2_reg;
        mul_28_reg_2766_pp0_iter4_reg <= mul_28_reg_2766_pp0_iter3_reg;
        zext_ln28_3_cast_reg_1930[5 : 0] <= zext_ln28_3_cast_fu_861_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_29_reg_2771 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_29_reg_2771_pp0_iter2_reg <= mul_29_reg_2771;
        mul_29_reg_2771_pp0_iter3_reg <= mul_29_reg_2771_pp0_iter2_reg;
        mul_29_reg_2771_pp0_iter4_reg <= mul_29_reg_2771_pp0_iter3_reg;
        zext_ln24_3_reg_1947[5 : 0] <= zext_ln24_3_fu_881_p1[5 : 0];
        zext_ln28_6_cast_reg_1967[4 : 0] <= zext_ln28_6_cast_fu_905_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_2_reg_2067 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_30_reg_2776 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_3_reg_2097 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_4_reg_2132 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_6_reg_2197 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_7_reg_2227 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_8_reg_2252 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_8_reg_2252_pp0_iter1_reg <= mul_8_reg_2252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_9_reg_2277 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_9_reg_2277_pp0_iter1_reg <= mul_9_reg_2277;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_s_reg_2311 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_729 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_733 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_737 <= grp_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_743 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_748 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_753 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_758 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_763 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_768 <= grp_fu_201_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln24_4_reg_2061[5 : 0] <= zext_ln24_4_fu_1005_p1[5 : 0];
        zext_ln28_14_cast_reg_2087[4 : 0] <= zext_ln28_14_cast_fu_1029_p3[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_1886 == 1'd1) & (1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln24_reg_1886_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_condition_exit_pp0_iter4_stage17 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_1 = i_cast_fu_778_p1;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_130;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            cov_address0 = zext_ln31_fu_1793_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            cov_address0 = zext_ln30_fu_1773_p1;
        end else begin
            cov_address0 = 'bx;
        end
    end else begin
        cov_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        cov_ce0 = 1'b1;
    end else begin
        cov_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            cov_d0 = bitcast_ln30_reg_2786;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            cov_d0 = bitcast_ln30_fu_1777_p1;
        end else begin
            cov_d0 = 'bx;
        end
    end else begin
        cov_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        cov_we0 = 1'b1;
    end else begin
        cov_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            data_address0 = zext_ln28_61_fu_1748_p1;
        end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            data_address0 = zext_ln28_60_fu_1724_p1;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            data_address0 = zext_ln28_58_fu_1698_p1;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            data_address0 = zext_ln28_56_fu_1672_p1;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            data_address0 = zext_ln28_54_fu_1646_p1;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            data_address0 = zext_ln28_52_fu_1620_p1;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            data_address0 = zext_ln28_50_fu_1594_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            data_address0 = zext_ln28_48_fu_1568_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            data_address0 = zext_ln28_46_fu_1538_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            data_address0 = zext_ln28_44_fu_1510_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            data_address0 = zext_ln28_42_fu_1476_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            data_address0 = zext_ln28_40_fu_1444_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            data_address0 = zext_ln28_38_fu_1410_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            data_address0 = zext_ln28_36_fu_1378_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            data_address0 = zext_ln28_34_fu_1344_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            data_address0 = zext_ln28_32_fu_1312_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address0 = zext_ln28_30_fu_1278_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address0 = zext_ln28_28_fu_1242_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address0 = zext_ln28_26_fu_1216_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address0 = zext_ln28_24_fu_1190_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address0 = zext_ln28_22_fu_1164_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address0 = zext_ln28_20_fu_1136_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address0 = zext_ln28_18_fu_1102_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address0 = zext_ln28_16_fu_1070_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address0 = zext_ln28_14_fu_1036_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address0 = zext_ln28_12_fu_1000_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address0 = zext_ln28_10_fu_974_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address0 = zext_ln28_8_fu_946_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address0 = zext_ln28_6_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address0 = zext_ln28_4_fu_876_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address0 = zext_ln28_2_fu_851_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address0 = zext_ln28_fu_814_p1;
        end else begin
            data_address0 = 'bx;
        end
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            data_address1 = zext_ln28_59_fu_1716_p1;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            data_address1 = zext_ln28_57_fu_1690_p1;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            data_address1 = zext_ln28_55_fu_1664_p1;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            data_address1 = zext_ln28_53_fu_1638_p1;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            data_address1 = zext_ln28_51_fu_1612_p1;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            data_address1 = zext_ln28_49_fu_1586_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            data_address1 = zext_ln28_47_fu_1560_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            data_address1 = zext_ln28_45_fu_1530_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            data_address1 = zext_ln28_43_fu_1498_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            data_address1 = zext_ln28_41_fu_1464_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            data_address1 = zext_ln28_39_fu_1432_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            data_address1 = zext_ln28_37_fu_1398_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            data_address1 = zext_ln28_35_fu_1366_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            data_address1 = zext_ln28_33_fu_1332_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            data_address1 = zext_ln28_31_fu_1300_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address1 = zext_ln28_29_fu_1266_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address1 = zext_ln28_27_fu_1234_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address1 = zext_ln28_25_fu_1208_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address1 = zext_ln28_23_fu_1182_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address1 = zext_ln28_21_fu_1156_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address1 = zext_ln28_19_fu_1124_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address1 = zext_ln28_17_fu_1090_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address1 = zext_ln28_15_fu_1058_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address1 = zext_ln28_13_fu_1024_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address1 = zext_ln28_11_fu_992_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address1 = zext_ln28_9_fu_966_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address1 = zext_ln28_7_fu_934_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address1 = zext_ln28_5_fu_900_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address1 = zext_ln28_3_fu_868_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address1 = zext_ln28_1_fu_839_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address1 = zext_ln24_fu_801_p1;
        end else begin
            data_address1 = 'bx;
        end
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_710_p0 = reg_768;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_710_p0 = reg_763;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_710_p0 = reg_758;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_710_p0 = reg_753;
    end else if ((((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_710_p0 = reg_748;
    end else if ((((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_710_p0 = reg_743;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_710_p0 = reg_737;
    end else begin
        grp_fu_710_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_710_p1 = mul_30_reg_2776_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_710_p1 = mul_29_reg_2771_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_710_p1 = mul_28_reg_2766_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_710_p1 = mul_27_reg_2751_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_710_p1 = mul_26_reg_2736_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_710_p1 = mul_25_reg_2716_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_710_p1 = mul_24_reg_2691_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_710_p1 = mul_23_reg_2666_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_710_p1 = mul_22_reg_2641_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_710_p1 = mul_21_reg_2616_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_710_p1 = mul_20_reg_2591_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_710_p1 = mul_19_reg_2566_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_710_p1 = mul_18_reg_2541_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_710_p1 = mul_17_reg_2511_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_710_p1 = mul_16_reg_2486_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_710_p1 = mul_15_reg_2461_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_710_p1 = mul_14_reg_2436_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_710_p1 = mul_13_reg_2411_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_710_p1 = mul_12_reg_2386_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_710_p1 = mul_11_reg_2361_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_710_p1 = mul_10_reg_2336_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_710_p1 = mul_s_reg_2311_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_710_p1 = mul_9_reg_2277_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_710_p1 = mul_8_reg_2252_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_710_p1 = mul_7_reg_2227;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_710_p1 = mul_6_reg_2197;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_710_p1 = reg_737;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_710_p1 = mul_4_reg_2132;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_710_p1 = mul_3_reg_2097;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_710_p1 = mul_2_reg_2067;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_710_p1 = mul_1_reg_2036;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_710_p1 = 32'd0;
    end else begin
        grp_fu_710_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_715_p0 = bitcast_ln28_62_fu_1763_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_715_p0 = bitcast_ln28_60_fu_1753_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_715_p0 = bitcast_ln28_58_fu_1729_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_715_p0 = bitcast_ln28_56_fu_1703_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_715_p0 = bitcast_ln28_54_fu_1677_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_715_p0 = bitcast_ln28_52_fu_1651_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_715_p0 = bitcast_ln28_50_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_715_p0 = bitcast_ln28_48_fu_1599_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_715_p0 = bitcast_ln28_46_fu_1573_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_715_p0 = bitcast_ln28_44_fu_1547_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_715_p0 = bitcast_ln28_42_fu_1515_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_715_p0 = bitcast_ln28_40_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_715_p0 = bitcast_ln28_38_fu_1449_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_715_p0 = bitcast_ln28_36_fu_1415_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_715_p0 = bitcast_ln28_34_fu_1383_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_715_p0 = bitcast_ln28_32_fu_1349_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_715_p0 = bitcast_ln28_30_fu_1317_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_715_p0 = bitcast_ln28_28_fu_1283_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_715_p0 = bitcast_ln28_26_fu_1250_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_715_p0 = bitcast_ln28_24_fu_1221_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_715_p0 = bitcast_ln28_22_fu_1195_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_715_p0 = bitcast_ln28_20_fu_1169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_715_p0 = bitcast_ln28_18_fu_1141_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_715_p0 = bitcast_ln28_16_fu_1107_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_715_p0 = bitcast_ln28_14_fu_1075_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_715_p0 = bitcast_ln28_12_fu_1041_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_715_p0 = bitcast_ln28_10_fu_1008_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_715_p0 = bitcast_ln28_8_fu_979_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_715_p0 = bitcast_ln28_6_fu_951_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_715_p0 = bitcast_ln28_4_fu_917_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_715_p0 = bitcast_ln28_2_fu_884_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_715_p0 = bitcast_ln28;
    end else begin
        grp_fu_715_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_715_p1 = bitcast_ln28_63_fu_1768_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_715_p1 = bitcast_ln28_61_fu_1758_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_715_p1 = bitcast_ln28_59_fu_1734_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_715_p1 = bitcast_ln28_57_fu_1708_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_715_p1 = bitcast_ln28_55_fu_1682_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_715_p1 = bitcast_ln28_53_fu_1656_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_715_p1 = bitcast_ln28_51_fu_1630_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_715_p1 = bitcast_ln28_49_fu_1604_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_715_p1 = bitcast_ln28_47_fu_1578_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_715_p1 = bitcast_ln28_45_fu_1552_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_715_p1 = bitcast_ln28_43_fu_1520_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_715_p1 = bitcast_ln28_41_fu_1486_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_715_p1 = bitcast_ln28_39_fu_1454_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_715_p1 = bitcast_ln28_37_fu_1420_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_715_p1 = bitcast_ln28_35_fu_1388_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_715_p1 = bitcast_ln28_33_fu_1354_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_715_p1 = bitcast_ln28_31_fu_1322_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_715_p1 = bitcast_ln28_29_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_715_p1 = bitcast_ln28_27_fu_1255_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_715_p1 = bitcast_ln28_25_fu_1226_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_715_p1 = bitcast_ln28_23_fu_1200_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_715_p1 = bitcast_ln28_21_fu_1174_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_715_p1 = bitcast_ln28_19_fu_1146_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_715_p1 = bitcast_ln28_17_fu_1112_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_715_p1 = bitcast_ln28_15_fu_1080_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_715_p1 = bitcast_ln28_13_fu_1046_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_715_p1 = bitcast_ln28_11_fu_1013_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_715_p1 = bitcast_ln28_9_fu_984_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_715_p1 = bitcast_ln28_7_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_715_p1 = bitcast_ln28_5_fu_922_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_715_p1 = bitcast_ln28_3_fu_889_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_715_p1 = bitcast_ln28_1_fu_856_p1;
    end else begin
        grp_fu_715_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage17))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_819_p2 = (ap_sig_allocacmp_j_1 + 6'd1);

assign add_ln28_10_fu_1327_p2 = ($signed(zext_ln24_1_reg_2302) + $signed(10'd544));

assign add_ln28_11_fu_1371_p3 = {{5'd19}, {zext_ln22_1}};

assign add_ln28_12_fu_1393_p2 = ($signed(zext_ln24_1_reg_2302) + $signed(10'd608));

assign add_ln28_13_fu_1437_p3 = {{5'd21}, {zext_ln22_1}};

assign add_ln28_14_fu_1459_p2 = ($signed(zext_ln24_1_reg_2302) + $signed(10'd672));

assign add_ln28_15_fu_1503_p3 = {{5'd23}, {zext_ln22_1}};

assign add_ln28_16_fu_1525_p2 = ($signed(zext_ln24_1_reg_2302) + $signed(10'd736));

assign add_ln28_1_fu_894_p2 = (zext_ln24_3_fu_881_p1 + 8'd96);

assign add_ln28_2_fu_961_p2 = ($signed(zext_ln24_3_reg_1947) + $signed(8'd160));

assign add_ln28_3_fu_1018_p2 = (zext_ln24_4_fu_1005_p1 + 9'd224);

assign add_ln28_4_fu_1063_p3 = {{4'd9}, {zext_ln22_3}};

assign add_ln28_5_fu_1085_p2 = ($signed(zext_ln24_4_reg_2061) + $signed(9'd288));

assign add_ln28_6_fu_1129_p3 = {{4'd11}, {zext_ln22_3}};

assign add_ln28_7_fu_1151_p2 = ($signed(zext_ln24_4_reg_2061) + $signed(9'd352));

assign add_ln28_8_fu_1260_p2 = (zext_ln24_1_fu_1247_p1 + 10'd480);

assign add_ln28_9_fu_1305_p3 = {{5'd17}, {zext_ln22_1}};

assign add_ln28_fu_833_p2 = (zext_ln24_2_fu_830_p1 + 7'd32);

assign add_ln28_s_fu_939_p3 = {{3'd5}, {zext_ln22_2}};

assign add_ln30_fu_1543_p2 = (zext_ln24_1_reg_2302 + empty);

assign add_ln31_fu_1788_p2 = (trunc_ln24_fu_1784_p1 + zext_ln22_1_cast_reg_1852);

assign add_ln32_fu_1798_p2 = (jj_fu_126 + 11'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage31;

assign bitcast_ln28_10_fu_1008_p1 = reg_729;

assign bitcast_ln28_11_fu_1013_p1 = reg_724;

assign bitcast_ln28_12_fu_1041_p1 = reg_733;

assign bitcast_ln28_13_fu_1046_p1 = reg_724;

assign bitcast_ln28_14_fu_1075_p1 = reg_729;

assign bitcast_ln28_15_fu_1080_p1 = reg_724;

assign bitcast_ln28_16_fu_1107_p1 = reg_733;

assign bitcast_ln28_17_fu_1112_p1 = reg_724;

assign bitcast_ln28_18_fu_1141_p1 = reg_729;

assign bitcast_ln28_19_fu_1146_p1 = reg_724;

assign bitcast_ln28_1_fu_856_p1 = reg_724;

assign bitcast_ln28_20_fu_1169_p1 = reg_733;

assign bitcast_ln28_21_fu_1174_p1 = reg_724;

assign bitcast_ln28_22_fu_1195_p1 = reg_729;

assign bitcast_ln28_23_fu_1200_p1 = reg_724;

assign bitcast_ln28_24_fu_1221_p1 = reg_733;

assign bitcast_ln28_25_fu_1226_p1 = reg_724;

assign bitcast_ln28_26_fu_1250_p1 = reg_729;

assign bitcast_ln28_27_fu_1255_p1 = reg_724;

assign bitcast_ln28_28_fu_1283_p1 = reg_733;

assign bitcast_ln28_29_fu_1288_p1 = reg_724;

assign bitcast_ln28_2_fu_884_p1 = reg_729;

assign bitcast_ln28_30_fu_1317_p1 = reg_729;

assign bitcast_ln28_31_fu_1322_p1 = reg_724;

assign bitcast_ln28_32_fu_1349_p1 = reg_733;

assign bitcast_ln28_33_fu_1354_p1 = reg_724;

assign bitcast_ln28_34_fu_1383_p1 = reg_729;

assign bitcast_ln28_35_fu_1388_p1 = reg_724;

assign bitcast_ln28_36_fu_1415_p1 = reg_733;

assign bitcast_ln28_37_fu_1420_p1 = reg_724;

assign bitcast_ln28_38_fu_1449_p1 = reg_729;

assign bitcast_ln28_39_fu_1454_p1 = reg_724;

assign bitcast_ln28_3_fu_889_p1 = reg_724;

assign bitcast_ln28_40_fu_1481_p1 = reg_733;

assign bitcast_ln28_41_fu_1486_p1 = reg_724;

assign bitcast_ln28_42_fu_1515_p1 = reg_729;

assign bitcast_ln28_43_fu_1520_p1 = reg_724;

assign bitcast_ln28_44_fu_1547_p1 = reg_733;

assign bitcast_ln28_45_fu_1552_p1 = reg_724;

assign bitcast_ln28_46_fu_1573_p1 = reg_729;

assign bitcast_ln28_47_fu_1578_p1 = reg_724;

assign bitcast_ln28_48_fu_1599_p1 = reg_733;

assign bitcast_ln28_49_fu_1604_p1 = reg_724;

assign bitcast_ln28_4_fu_917_p1 = reg_733;

assign bitcast_ln28_50_fu_1625_p1 = reg_729;

assign bitcast_ln28_51_fu_1630_p1 = reg_724;

assign bitcast_ln28_52_fu_1651_p1 = reg_733;

assign bitcast_ln28_53_fu_1656_p1 = reg_724;

assign bitcast_ln28_54_fu_1677_p1 = reg_729;

assign bitcast_ln28_55_fu_1682_p1 = reg_724;

assign bitcast_ln28_56_fu_1703_p1 = reg_733;

assign bitcast_ln28_57_fu_1708_p1 = reg_724;

assign bitcast_ln28_58_fu_1729_p1 = reg_729;

assign bitcast_ln28_59_fu_1734_p1 = reg_724;

assign bitcast_ln28_5_fu_922_p1 = reg_724;

assign bitcast_ln28_60_fu_1753_p1 = reg_733;

assign bitcast_ln28_61_fu_1758_p1 = reg_724;

assign bitcast_ln28_62_fu_1763_p1 = reg_729;

assign bitcast_ln28_63_fu_1768_p1 = reg_724;

assign bitcast_ln28_6_fu_951_p1 = reg_729;

assign bitcast_ln28_7_fu_956_p1 = reg_724;

assign bitcast_ln28_8_fu_979_p1 = reg_733;

assign bitcast_ln28_9_fu_984_p1 = reg_724;

assign bitcast_ln30_fu_1777_p1 = c_32_reg_2781;

assign grp_fu_201_p_ce = 1'b1;

assign grp_fu_201_p_din0 = grp_fu_710_p0;

assign grp_fu_201_p_din1 = grp_fu_710_p1;

assign grp_fu_201_p_opcode = 2'd0;

assign grp_fu_205_p_ce = 1'b1;

assign grp_fu_205_p_din0 = reg_768;

assign grp_fu_205_p_din1 = 32'd3196730737;

assign i_cast_fu_778_p1 = i;

assign icmp_ln24_fu_795_p2 = ((ap_sig_allocacmp_j_1 == 6'd32) ? 1'b1 : 1'b0);

assign sext_ln28_10_fu_1239_p1 = xor_ln_reg_1895;

assign sext_ln28_11_fu_1535_p1 = zext_ln28_14_cast_reg_2087;

assign sext_ln28_12_fu_1557_p1 = zext_ln28_15_cast_reg_2112;

assign sext_ln28_13_fu_1565_p1 = add_ln28_4_reg_2122;

assign sext_ln28_14_fu_1583_p1 = add_ln28_5_reg_2147;

assign sext_ln28_15_fu_1591_p1 = zext_ln28_18_cast_reg_2157;

assign sext_ln28_16_fu_1609_p1 = zext_ln28_19_cast_reg_2177;

assign sext_ln28_17_fu_1617_p1 = add_ln28_6_reg_2187;

assign sext_ln28_18_fu_1635_p1 = add_ln28_7_reg_2212;

assign sext_ln28_19_fu_1643_p1 = zext_ln28_6_cast_reg_1967;

assign sext_ln28_1_fu_971_p1 = zext_ln28_2_cast_reg_1913;

assign sext_ln28_20_fu_1661_p1 = zext_ln28_7_cast_reg_1988;

assign sext_ln28_21_fu_1669_p1 = add_ln28_s_reg_1999;

assign sext_ln28_22_fu_1687_p1 = add_ln28_2_reg_2020;

assign sext_ln28_23_fu_1695_p1 = zext_ln28_2_cast_reg_1913;

assign sext_ln28_24_fu_1713_p1 = zext_ln28_3_cast_reg_1930;

assign sext_ln28_25_fu_1721_p1 = xor_ln_reg_1895;

assign sext_ln28_26_fu_1744_p1 = $signed(xor_ln28_fu_1739_p2);

assign sext_ln28_2_fu_989_p1 = zext_ln28_3_cast_reg_1930;

assign sext_ln28_3_fu_997_p1 = xor_ln_reg_1895;

assign sext_ln28_4_fu_1161_p1 = zext_ln28_6_cast_reg_1967;

assign sext_ln28_5_fu_1179_p1 = zext_ln28_7_cast_reg_1988;

assign sext_ln28_6_fu_1187_p1 = add_ln28_s_reg_1999;

assign sext_ln28_7_fu_1205_p1 = add_ln28_2_reg_2020;

assign sext_ln28_8_fu_1213_p1 = zext_ln28_2_cast_reg_1913;

assign sext_ln28_9_fu_1231_p1 = zext_ln28_3_cast_reg_1930;

assign sext_ln28_fu_873_p1 = xor_ln_reg_1895;

assign trunc_ln24_fu_1784_p1 = jj_fu_126[9:0];

assign xor_ln28_fu_1739_p2 = (j_1_reg_1869 ^ 6'd32);

assign xor_ln_fu_806_p3 = {{1'd1}, {i}};

assign zext_ln22_1_cast_fu_774_p1 = zext_ln22_1;

assign zext_ln24_1_fu_1247_p1 = j_1_reg_1869;

assign zext_ln24_2_fu_830_p1 = j_1_reg_1869;

assign zext_ln24_3_fu_881_p1 = j_1_reg_1869;

assign zext_ln24_4_fu_1005_p1 = j_1_reg_1869;

assign zext_ln24_fu_801_p1 = ap_sig_allocacmp_j_1;

assign zext_ln28_10_fu_974_p1 = $unsigned(sext_ln28_1_fu_971_p1);

assign zext_ln28_11_fu_992_p1 = $unsigned(sext_ln28_2_fu_989_p1);

assign zext_ln28_12_fu_1000_p1 = $unsigned(sext_ln28_3_fu_997_p1);

assign zext_ln28_13_fu_1024_p1 = add_ln28_3_fu_1018_p2;

assign zext_ln28_14_cast_fu_1029_p3 = {{3'd4}, {i_cast_reg_1857}};

assign zext_ln28_14_fu_1036_p1 = $unsigned(zext_ln28_14_cast_fu_1029_p3);

assign zext_ln28_15_cast_fu_1051_p3 = {{3'd4}, {j_1_reg_1869}};

assign zext_ln28_15_fu_1058_p1 = $unsigned(zext_ln28_15_cast_fu_1051_p3);

assign zext_ln28_16_fu_1070_p1 = $unsigned(add_ln28_4_fu_1063_p3);

assign zext_ln28_17_fu_1090_p1 = $unsigned(add_ln28_5_fu_1085_p2);

assign zext_ln28_18_cast_fu_1095_p3 = {{3'd5}, {i_cast_reg_1857}};

assign zext_ln28_18_fu_1102_p1 = $unsigned(zext_ln28_18_cast_fu_1095_p3);

assign zext_ln28_19_cast_fu_1117_p3 = {{3'd5}, {j_1_reg_1869}};

assign zext_ln28_19_fu_1124_p1 = $unsigned(zext_ln28_19_cast_fu_1117_p3);

assign zext_ln28_1_fu_839_p1 = add_ln28_fu_833_p2;

assign zext_ln28_20_fu_1136_p1 = $unsigned(add_ln28_6_fu_1129_p3);

assign zext_ln28_21_fu_1156_p1 = $unsigned(add_ln28_7_fu_1151_p2);

assign zext_ln28_22_fu_1164_p1 = $unsigned(sext_ln28_4_fu_1161_p1);

assign zext_ln28_23_fu_1182_p1 = $unsigned(sext_ln28_5_fu_1179_p1);

assign zext_ln28_24_fu_1190_p1 = $unsigned(sext_ln28_6_fu_1187_p1);

assign zext_ln28_25_fu_1208_p1 = $unsigned(sext_ln28_7_fu_1205_p1);

assign zext_ln28_26_fu_1216_p1 = $unsigned(sext_ln28_8_fu_1213_p1);

assign zext_ln28_27_fu_1234_p1 = $unsigned(sext_ln28_9_fu_1231_p1);

assign zext_ln28_28_fu_1242_p1 = $unsigned(sext_ln28_10_fu_1239_p1);

assign zext_ln28_29_fu_1266_p1 = add_ln28_8_fu_1260_p2;

assign zext_ln28_2_cast_fu_844_p3 = {{1'd1}, {i_cast_reg_1857}};

assign zext_ln28_2_fu_851_p1 = $unsigned(zext_ln28_2_cast_fu_844_p3);

assign zext_ln28_30_cast_fu_1271_p3 = {{4'd8}, {i_cast_reg_1857}};

assign zext_ln28_30_fu_1278_p1 = zext_ln28_30_cast_fu_1271_p3;

assign zext_ln28_31_cast_fu_1293_p3 = {{4'd8}, {j_1_reg_1869}};

assign zext_ln28_31_fu_1300_p1 = zext_ln28_31_cast_fu_1293_p3;

assign zext_ln28_32_fu_1312_p1 = add_ln28_9_fu_1305_p3;

assign zext_ln28_33_fu_1332_p1 = add_ln28_10_fu_1327_p2;

assign zext_ln28_34_cast_fu_1337_p3 = {{4'd9}, {i_cast_reg_1857}};

assign zext_ln28_34_fu_1344_p1 = zext_ln28_34_cast_fu_1337_p3;

assign zext_ln28_35_cast_fu_1359_p3 = {{4'd9}, {j_1_reg_1869}};

assign zext_ln28_35_fu_1366_p1 = zext_ln28_35_cast_fu_1359_p3;

assign zext_ln28_36_fu_1378_p1 = add_ln28_11_fu_1371_p3;

assign zext_ln28_37_fu_1398_p1 = add_ln28_12_fu_1393_p2;

assign zext_ln28_38_cast_fu_1403_p3 = {{4'd10}, {i_cast_reg_1857}};

assign zext_ln28_38_fu_1410_p1 = zext_ln28_38_cast_fu_1403_p3;

assign zext_ln28_39_cast_fu_1425_p3 = {{4'd10}, {j_1_reg_1869}};

assign zext_ln28_39_fu_1432_p1 = zext_ln28_39_cast_fu_1425_p3;

assign zext_ln28_3_cast_fu_861_p3 = {{1'd1}, {j_1_reg_1869}};

assign zext_ln28_3_fu_868_p1 = $unsigned(zext_ln28_3_cast_fu_861_p3);

assign zext_ln28_40_fu_1444_p1 = add_ln28_13_fu_1437_p3;

assign zext_ln28_41_fu_1464_p1 = add_ln28_14_fu_1459_p2;

assign zext_ln28_42_cast_fu_1469_p3 = {{4'd11}, {i_cast_reg_1857}};

assign zext_ln28_42_fu_1476_p1 = zext_ln28_42_cast_fu_1469_p3;

assign zext_ln28_43_cast_fu_1491_p3 = {{4'd11}, {j_1_reg_1869}};

assign zext_ln28_43_fu_1498_p1 = zext_ln28_43_cast_fu_1491_p3;

assign zext_ln28_44_fu_1510_p1 = add_ln28_15_fu_1503_p3;

assign zext_ln28_45_fu_1530_p1 = add_ln28_16_fu_1525_p2;

assign zext_ln28_46_fu_1538_p1 = $unsigned(sext_ln28_11_fu_1535_p1);

assign zext_ln28_47_fu_1560_p1 = $unsigned(sext_ln28_12_fu_1557_p1);

assign zext_ln28_48_fu_1568_p1 = $unsigned(sext_ln28_13_fu_1565_p1);

assign zext_ln28_49_fu_1586_p1 = $unsigned(sext_ln28_14_fu_1583_p1);

assign zext_ln28_4_fu_876_p1 = $unsigned(sext_ln28_fu_873_p1);

assign zext_ln28_50_fu_1594_p1 = $unsigned(sext_ln28_15_fu_1591_p1);

assign zext_ln28_51_fu_1612_p1 = $unsigned(sext_ln28_16_fu_1609_p1);

assign zext_ln28_52_fu_1620_p1 = $unsigned(sext_ln28_17_fu_1617_p1);

assign zext_ln28_53_fu_1638_p1 = $unsigned(sext_ln28_18_fu_1635_p1);

assign zext_ln28_54_fu_1646_p1 = $unsigned(sext_ln28_19_fu_1643_p1);

assign zext_ln28_55_fu_1664_p1 = $unsigned(sext_ln28_20_fu_1661_p1);

assign zext_ln28_56_fu_1672_p1 = $unsigned(sext_ln28_21_fu_1669_p1);

assign zext_ln28_57_fu_1690_p1 = $unsigned(sext_ln28_22_fu_1687_p1);

assign zext_ln28_58_fu_1698_p1 = $unsigned(sext_ln28_23_fu_1695_p1);

assign zext_ln28_59_fu_1716_p1 = $unsigned(sext_ln28_24_fu_1713_p1);

assign zext_ln28_5_fu_900_p1 = add_ln28_1_fu_894_p2;

assign zext_ln28_60_fu_1724_p1 = $unsigned(sext_ln28_25_fu_1721_p1);

assign zext_ln28_61_fu_1748_p1 = $unsigned(sext_ln28_26_fu_1744_p1);

assign zext_ln28_6_cast_fu_905_p3 = {{2'd2}, {i_cast_reg_1857}};

assign zext_ln28_6_fu_912_p1 = $unsigned(zext_ln28_6_cast_fu_905_p3);

assign zext_ln28_7_cast_fu_927_p3 = {{2'd2}, {j_1_reg_1869}};

assign zext_ln28_7_fu_934_p1 = $unsigned(zext_ln28_7_cast_fu_927_p3);

assign zext_ln28_8_fu_946_p1 = $unsigned(add_ln28_s_fu_939_p3);

assign zext_ln28_9_fu_966_p1 = $unsigned(add_ln28_2_fu_961_p2);

assign zext_ln28_fu_814_p1 = $unsigned(xor_ln_fu_806_p3);

assign zext_ln30_fu_1773_p1 = add_ln30_reg_2536_pp0_iter4_reg;

assign zext_ln31_fu_1793_p1 = add_ln31_fu_1788_p2;

always @ (posedge ap_clk) begin
    zext_ln22_1_cast_reg_1852[9:5] <= 5'b00000;
    i_cast_reg_1857[5] <= 1'b0;
    xor_ln_reg_1895[5] <= 1'b1;
    zext_ln28_2_cast_reg_1913[6:5] <= 2'b10;
    zext_ln28_3_cast_reg_1930[6] <= 1'b1;
    zext_ln24_3_reg_1947[7:6] <= 2'b00;
    zext_ln28_6_cast_reg_1967[7:5] <= 3'b100;
    zext_ln28_7_cast_reg_1988[7:6] <= 2'b10;
    add_ln28_s_reg_1999[7:5] <= 3'b101;
    zext_ln24_4_reg_2061[8:6] <= 3'b000;
    zext_ln28_14_cast_reg_2087[8:5] <= 4'b1000;
    zext_ln28_15_cast_reg_2112[8:6] <= 3'b100;
    add_ln28_4_reg_2122[8:5] <= 4'b1001;
    zext_ln28_18_cast_reg_2157[8:5] <= 4'b1010;
    zext_ln28_19_cast_reg_2177[8:6] <= 3'b101;
    add_ln28_6_reg_2187[8:5] <= 4'b1011;
    zext_ln24_1_reg_2302[9:6] <= 4'b0000;
end

endmodule //covariance_covariance_Pipeline_VITIS_LOOP_24_3
