<profile>

<section name = "Vitis HLS Report for 'edge_detect'" level="0">
<item name = "Date">Wed Nov 19 13:55:04 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">edge_project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156">edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174">edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190">edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 265, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 32, 11945, 12280, 0</column>
<column name="Memory">1265, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 464, -</column>
<column name="Register">-, -, 362, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">94, 1, 1, 2, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">31, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 170, 296, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 188, 296, 0</column>
<column name="grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156">edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1, 0, 4, 5314, 4725, 0</column>
<column name="grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174">edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4, 0, 24, 5297, 5397, 0</column>
<column name="grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190">edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7, 0, 0, 340, 758, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 636, 788, 0</column>
<column name="mul_31ns_32ns_63_1_1_U66">mul_31ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="blur_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_1_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_2_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_3_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_4_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_5_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_6_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_7_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="blur_8_U">blur_RAM_AUTO_1R1W, 28, 0, 0, 0, 57600, 8, 1, 460800</column>
<column name="grad_mag_U">grad_mag_RAM_AUTO_1R1W, 1013, 0, 0, 0, 518400, 32, 1, 16588800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_3_fu_238_p2">+, 0, 0, 38, 31, 2</column>
<column name="add_ln27_4_fu_260_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln27_fu_228_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_fu_206_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_state8_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp58_fu_254_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln27_fu_222_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="select_ln27_fu_266_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="blur_1_address0">14, 3, 16, 48</column>
<column name="blur_1_ce0">14, 3, 1, 3</column>
<column name="blur_1_we0">9, 2, 1, 2</column>
<column name="blur_2_address0">14, 3, 16, 48</column>
<column name="blur_2_ce0">14, 3, 1, 3</column>
<column name="blur_2_we0">9, 2, 1, 2</column>
<column name="blur_3_address0">14, 3, 16, 48</column>
<column name="blur_3_ce0">14, 3, 1, 3</column>
<column name="blur_3_we0">9, 2, 1, 2</column>
<column name="blur_4_address0">14, 3, 16, 48</column>
<column name="blur_4_ce0">14, 3, 1, 3</column>
<column name="blur_4_we0">9, 2, 1, 2</column>
<column name="blur_5_address0">14, 3, 16, 48</column>
<column name="blur_5_ce0">14, 3, 1, 3</column>
<column name="blur_5_we0">9, 2, 1, 2</column>
<column name="blur_6_address0">14, 3, 16, 48</column>
<column name="blur_6_ce0">14, 3, 1, 3</column>
<column name="blur_6_we0">9, 2, 1, 2</column>
<column name="blur_7_address0">14, 3, 16, 48</column>
<column name="blur_7_ce0">14, 3, 1, 3</column>
<column name="blur_7_we0">9, 2, 1, 2</column>
<column name="blur_8_address0">14, 3, 16, 48</column>
<column name="blur_8_ce0">14, 3, 1, 3</column>
<column name="blur_8_we0">9, 2, 1, 2</column>
<column name="blur_address0">14, 3, 16, 48</column>
<column name="blur_ce0">14, 3, 1, 3</column>
<column name="blur_we0">9, 2, 1, 2</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="grad_mag_address0">14, 3, 19, 57</column>
<column name="grad_mag_ce0">14, 3, 1, 3</column>
<column name="grad_mag_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_3_reg_313">31, 0, 31, 0</column>
<column name="add_ln27_reg_306">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="high_thresh_read_reg_282">32, 0, 32, 0</column>
<column name="icmp_ln27_reg_302">1, 0, 1, 0</column>
<column name="in_img_read_reg_297">64, 0, 64, 0</column>
<column name="low_thresh_read_reg_287">32, 0, 32, 0</column>
<column name="mul_ln27_reg_323">63, 0, 63, 0</column>
<column name="out_img_read_reg_292">64, 0, 64, 0</column>
<column name="select_ln27_reg_318">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
