#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc891c05d20 .scope module, "testbenchPCLogic" "testbenchPCLogic" 2 3;
 .timescale 0 0;
v0x7fc891c1d370_0 .var "alu_zero", 0 0;
v0x7fc891c1d420_0 .var "branch", 0 0;
v0x7fc891c1d4b0_0 .var "clock", 0 0;
v0x7fc891c1d560_0 .net "pc", 15 0, v0x7fc891c1d0a0_0;  1 drivers
v0x7fc891c1d610_0 .var "reset", 0 0;
v0x7fc891c1d6e0_0 .var "signext", 15 0;
S_0x7fc891c0d050 .scope module, "PC_Circuit" "PCLogic" 2 14, 3 9 0, S_0x7fc891c05d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "pc"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 16 "signext"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 1 "alu_zero"
    .port_info 5 /INPUT 1 "reset"
v0x7fc891c0d1c0_0 .net "alu_zero", 0 0, v0x7fc891c1d370_0;  1 drivers
v0x7fc891c1cf70_0 .net "branch", 0 0, v0x7fc891c1d420_0;  1 drivers
v0x7fc891c1d010_0 .net "clock", 0 0, v0x7fc891c1d4b0_0;  1 drivers
v0x7fc891c1d0a0_0 .var "pc", 15 0;
v0x7fc891c1d150_0 .net "reset", 0 0, v0x7fc891c1d610_0;  1 drivers
v0x7fc891c1d230_0 .net "signext", 15 0, v0x7fc891c1d6e0_0;  1 drivers
E_0x7fc891c060f0 .event posedge, v0x7fc891c1d010_0;
    .scope S_0x7fc891c0d050;
T_0 ;
    %wait E_0x7fc891c060f0;
    %load/vec4 v0x7fc891c1d150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc891c1d0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc891c1cf70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc891c0d1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc891c1d230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fc891c1d0a0_0;
    %add;
    %assign/vec4 v0x7fc891c1d0a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc891c1d0a0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fc891c1d0a0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc891c05d20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d4b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fc891c05d20;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fc891c1d4b0_0;
    %inv;
    %store/vec4 v0x7fc891c1d4b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc891c05d20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d370_0, 0, 1;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x7fc891c1d6e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d610_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d610_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d370_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d370_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 65533, 0, 16;
    %store/vec4 v0x7fc891c1d6e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc891c1d370_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc891c1d370_0, 0, 1;
    %delay 6, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fc891c05d20;
T_4 ;
    %vpi_call 2 62 "$monitor", "pc=%d signext=%d br=%b aluz=%b reset=%b clk=%b", v0x7fc891c1d560_0, v0x7fc891c1d6e0_0, v0x7fc891c1d420_0, v0x7fc891c1d370_0, v0x7fc891c1d610_0, v0x7fc891c1d4b0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench-PC.V";
    "LEGLite-PC.V";
