
GyroRTOS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000116ac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f74  08011860  08011860  00021860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080137d4  080137d4  0003034c  2**0
                  CONTENTS
  4 .ARM          00000008  080137d4  080137d4  000237d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080137dc  080137dc  0003034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080137dc  080137dc  000237dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080137e0  080137e0  000237e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  080137e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003034c  2**0
                  CONTENTS
 10 .bss          00005ed4  2000034c  2000034c  0003034c  2**2
                  ALLOC
 11 ._user_heap_stack 00002400  20006220  20006220  0003034c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003034c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000273b8  00000000  00000000  0003037c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005ffe  00000000  00000000  00057734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022d0  00000000  00000000  0005d738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002008  00000000  00000000  0005fa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cb55  00000000  00000000  00061a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b7ea  00000000  00000000  0008e565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5645  00000000  00000000  000b9d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001af394  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a2ac  00000000  00000000  001af3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000034c 	.word	0x2000034c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011844 	.word	0x08011844

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000350 	.word	0x20000350
 80001ec:	08011844 	.word	0x08011844

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4a07      	ldr	r2, [pc, #28]	; (8000f98 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	4a06      	ldr	r2, [pc, #24]	; (8000f9c <vApplicationGetIdleTaskMemory+0x30>)
 8000f82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2280      	movs	r2, #128	; 0x80
 8000f88:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f8a:	bf00      	nop
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000368 	.word	0x20000368
 8000f9c:	200003bc 	.word	0x200003bc

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b5b0      	push	{r4, r5, r7, lr}
 8000fa2:	b092      	sub	sp, #72	; 0x48
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f002 f99b 	bl	80032e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f85d 	bl	8001068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 f8c5 	bl	800113c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();//init LCD
 8000fb2:	f001 fb95 	bl	80026e0 <BSP_LCD_Init>
  //set the layer buffer address into SDRAM
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000fb6:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f001 fc12 	bl	80027e4 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);//select on which layer we write
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f001 fc73 	bl	80028ac <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();//turn on LCD
 8000fc6:	f001 fe7d 	bl	8002cc4 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);//clear the LCD on blue color
 8000fca:	4820      	ldr	r0, [pc, #128]	; (800104c <main+0xac>)
 8000fcc:	f001 fcca 	bl	8002964 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);//set text background color
 8000fd0:	481e      	ldr	r0, [pc, #120]	; (800104c <main+0xac>)
 8000fd2:	f001 fc93 	bl	80028fc <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);//set text color
 8000fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fda:	f001 fc77 	bl	80028cc <BSP_LCD_SetTextColor>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of Queue1 */
  osMessageQDef(Queue1, 16, GYRO_DATA_T);
 8000fde:	4b1c      	ldr	r3, [pc, #112]	; (8001050 <main+0xb0>)
 8000fe0:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000fe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fe6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue1Handle = osMessageCreate(osMessageQ(Queue1), NULL);
 8000fea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f008 fc65 	bl	80098c0 <osMessageCreate>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a16      	ldr	r2, [pc, #88]	; (8001054 <main+0xb4>)
 8000ffa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task01 */
  osThreadDef(Task01, StartTask01, osPriorityNormal, 0, 256);
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <main+0xb8>)
 8000ffe:	f107 041c 	add.w	r4, r7, #28
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01Handle = osThreadCreate(osThread(Task01), NULL);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f008 fb65 	bl	80096e6 <osThreadCreate>
 800101c:	4603      	mov	r3, r0
 800101e:	4a0f      	ldr	r2, [pc, #60]	; (800105c <main+0xbc>)
 8001020:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task02 */
  osThreadDef(Task02, StartTask02, osPriorityNormal, 0, 128);
 8001022:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <main+0xc0>)
 8001024:	463c      	mov	r4, r7
 8001026:	461d      	mov	r5, r3
 8001028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800102c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001030:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task02Handle = osThreadCreate(osThread(Task02), NULL);
 8001034:	463b      	mov	r3, r7
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f008 fb54 	bl	80096e6 <osThreadCreate>
 800103e:	4603      	mov	r3, r0
 8001040:	4a08      	ldr	r2, [pc, #32]	; (8001064 <main+0xc4>)
 8001042:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001044:	f008 fb48 	bl	80096d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001048:	e7fe      	b.n	8001048 <main+0xa8>
 800104a:	bf00      	nop
 800104c:	ff0000ff 	.word	0xff0000ff
 8001050:	08011870 	.word	0x08011870
 8001054:	200005c4 	.word	0x200005c4
 8001058:	08011880 	.word	0x08011880
 800105c:	200005bc 	.word	0x200005bc
 8001060:	0801189c 	.word	0x0801189c
 8001064:	200005c0 	.word	0x200005c0

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b094      	sub	sp, #80	; 0x50
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	2230      	movs	r2, #48	; 0x30
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f00d fd08 	bl	800ea8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	4b28      	ldr	r3, [pc, #160]	; (8001134 <SystemClock_Config+0xcc>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001094:	4a27      	ldr	r2, [pc, #156]	; (8001134 <SystemClock_Config+0xcc>)
 8001096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109a:	6413      	str	r3, [r2, #64]	; 0x40
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <SystemClock_Config+0xcc>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	4b22      	ldr	r3, [pc, #136]	; (8001138 <SystemClock_Config+0xd0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a21      	ldr	r2, [pc, #132]	; (8001138 <SystemClock_Config+0xd0>)
 80010b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <SystemClock_Config+0xd0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010c4:	2301      	movs	r3, #1
 80010c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ce:	2302      	movs	r3, #2
 80010d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010d8:	2308      	movs	r3, #8
 80010da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010e6:	2307      	movs	r3, #7
 80010e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	4618      	mov	r0, r3
 80010f0:	f004 fdae 	bl	8005c50 <HAL_RCC_OscConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010fa:	f000 fa75 	bl	80015e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fe:	230f      	movs	r3, #15
 8001100:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001102:	2302      	movs	r3, #2
 8001104:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800110a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800110e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001110:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001114:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	2105      	movs	r1, #5
 800111c:	4618      	mov	r0, r3
 800111e:	f005 f80f 	bl	8006140 <HAL_RCC_ClockConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001128:	f000 fa5e 	bl	80015e8 <Error_Handler>
  }
}
 800112c:	bf00      	nop
 800112e:	3750      	adds	r7, #80	; 0x50
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40023800 	.word	0x40023800
 8001138:	40007000 	.word	0x40007000

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	4b17      	ldr	r3, [pc, #92]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a16      	ldr	r2, [pc, #88]	; (80011a4 <MX_GPIO_Init+0x68>)
 800114c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
 800116e:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a08      	ldr	r2, [pc, #32]	; (80011a4 <MX_GPIO_Init+0x68>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <MX_GPIO_Init+0x68>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]

}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800

080011a8 <GYRO_Task>:

/* USER CODE BEGIN 4 */
void GYRO_Task(void)
{
 80011a8:	b5b0      	push	{r4, r5, r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af02      	add	r7, sp, #8
	BSP_GYRO_Init();
 80011ae:	f001 fa1d 	bl	80025ec <BSP_GYRO_Init>
	GYRO_DATA_T gyro_data;
	osSignalWait(0x1, osWaitForever); //Wait for signal. Check cmsis_os.c for API name.
 80011b2:	463b      	mov	r3, r7
 80011b4:	f04f 32ff 	mov.w	r2, #4294967295
 80011b8:	2101      	movs	r1, #1
 80011ba:	4618      	mov	r0, r3
 80011bc:	f008 fb34 	bl	8009828 <osSignalWait>
	for (;;)
	  {
		BSP_GYRO_GetXYZ(val);
 80011c0:	48c5      	ldr	r0, [pc, #788]	; (80014d8 <GYRO_Task+0x330>)
 80011c2:	f001 fa79 	bl	80026b8 <BSP_GYRO_GetXYZ>

		rate_gyr_x = val[0]  * G_GAIN;
 80011c6:	4bc4      	ldr	r3, [pc, #784]	; (80014d8 <GYRO_Task+0x330>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9cc 	bl	8000568 <__aeabi_f2d>
 80011d0:	a3bd      	add	r3, pc, #756	; (adr r3, 80014c8 <GYRO_Task+0x320>)
 80011d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d6:	f7ff fa1f 	bl	8000618 <__aeabi_dmul>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	4610      	mov	r0, r2
 80011e0:	4619      	mov	r1, r3
 80011e2:	f7ff fcf1 	bl	8000bc8 <__aeabi_d2f>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4abc      	ldr	r2, [pc, #752]	; (80014dc <GYRO_Task+0x334>)
 80011ea:	6013      	str	r3, [r2, #0]
		rate_gyr_y = val[1]  * G_GAIN;
 80011ec:	4bba      	ldr	r3, [pc, #744]	; (80014d8 <GYRO_Task+0x330>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f9b9 	bl	8000568 <__aeabi_f2d>
 80011f6:	a3b4      	add	r3, pc, #720	; (adr r3, 80014c8 <GYRO_Task+0x320>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff fa0c 	bl	8000618 <__aeabi_dmul>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4610      	mov	r0, r2
 8001206:	4619      	mov	r1, r3
 8001208:	f7ff fcde 	bl	8000bc8 <__aeabi_d2f>
 800120c:	4603      	mov	r3, r0
 800120e:	4ab4      	ldr	r2, [pc, #720]	; (80014e0 <GYRO_Task+0x338>)
 8001210:	6013      	str	r3, [r2, #0]
		rate_gyr_z = val[2]  * G_GAIN;
 8001212:	4bb1      	ldr	r3, [pc, #708]	; (80014d8 <GYRO_Task+0x330>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff f9a6 	bl	8000568 <__aeabi_f2d>
 800121c:	a3aa      	add	r3, pc, #680	; (adr r3, 80014c8 <GYRO_Task+0x320>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7ff f9f9 	bl	8000618 <__aeabi_dmul>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f7ff fccb 	bl	8000bc8 <__aeabi_d2f>
 8001232:	4603      	mov	r3, r0
 8001234:	4aab      	ldr	r2, [pc, #684]	; (80014e4 <GYRO_Task+0x33c>)
 8001236:	6013      	str	r3, [r2, #0]
		BSP_LCD_FillTriangle(120,95,145,10,50,50);
 8001238:	2332      	movs	r3, #50	; 0x32
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	2332      	movs	r3, #50	; 0x32
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	230a      	movs	r3, #10
 8001242:	2291      	movs	r2, #145	; 0x91
 8001244:	215f      	movs	r1, #95	; 0x5f
 8001246:	2078      	movs	r0, #120	; 0x78
 8001248:	f001 fc7e 	bl	8002b48 <BSP_LCD_FillTriangle>
		gyro_data.x_ang_rate+=rate_gyr_x*DT;
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff f98a 	bl	8000568 <__aeabi_f2d>
 8001254:	4604      	mov	r4, r0
 8001256:	460d      	mov	r5, r1
 8001258:	4ba0      	ldr	r3, [pc, #640]	; (80014dc <GYRO_Task+0x334>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f983 	bl	8000568 <__aeabi_f2d>
 8001262:	a39b      	add	r3, pc, #620	; (adr r3, 80014d0 <GYRO_Task+0x328>)
 8001264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001268:	f7ff f9d6 	bl	8000618 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f81a 	bl	80002ac <__adddf3>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fca2 	bl	8000bc8 <__aeabi_d2f>
 8001284:	4603      	mov	r3, r0
 8001286:	613b      	str	r3, [r7, #16]
		gyro_data.y_ang_rate+=rate_gyr_y*DT;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f96c 	bl	8000568 <__aeabi_f2d>
 8001290:	4604      	mov	r4, r0
 8001292:	460d      	mov	r5, r1
 8001294:	4b92      	ldr	r3, [pc, #584]	; (80014e0 <GYRO_Task+0x338>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f965 	bl	8000568 <__aeabi_f2d>
 800129e:	a38c      	add	r3, pc, #560	; (adr r3, 80014d0 <GYRO_Task+0x328>)
 80012a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a4:	f7ff f9b8 	bl	8000618 <__aeabi_dmul>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7fe fffc 	bl	80002ac <__adddf3>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4610      	mov	r0, r2
 80012ba:	4619      	mov	r1, r3
 80012bc:	f7ff fc84 	bl	8000bc8 <__aeabi_d2f>
 80012c0:	4603      	mov	r3, r0
 80012c2:	617b      	str	r3, [r7, #20]
		gyro_data.z_ang_rate+=rate_gyr_z*DT;
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f94e 	bl	8000568 <__aeabi_f2d>
 80012cc:	4604      	mov	r4, r0
 80012ce:	460d      	mov	r5, r1
 80012d0:	4b84      	ldr	r3, [pc, #528]	; (80014e4 <GYRO_Task+0x33c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff f947 	bl	8000568 <__aeabi_f2d>
 80012da:	a37d      	add	r3, pc, #500	; (adr r3, 80014d0 <GYRO_Task+0x328>)
 80012dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e0:	f7ff f99a 	bl	8000618 <__aeabi_dmul>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4620      	mov	r0, r4
 80012ea:	4629      	mov	r1, r5
 80012ec:	f7fe ffde 	bl	80002ac <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	f7ff fc66 	bl	8000bc8 <__aeabi_d2f>
 80012fc:	4603      	mov	r3, r0
 80012fe:	61bb      	str	r3, [r7, #24]
	    /*Send gyroscope data to USB*/
	    /*GYRO_DATA_T *gyro_tx;
	    gyro_tx->x_ang_rate = gyro_data.x_ang_rate;
	    gyro_tx->y_ang_rate = gyro_data.y_ang_rate;
	    gyro_tx->z_ang_rate = gyro_data.z_ang_rate;*/
	    osMessagePut(Queue1Handle, (uint32_t)&gyro_data, 0); //Put data into mail queue. Check cmsis_os.c for API name
 8001300:	4b79      	ldr	r3, [pc, #484]	; (80014e8 <GYRO_Task+0x340>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f107 0110 	add.w	r1, r7, #16
 8001308:	2200      	movs	r2, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f008 fb00 	bl	8009910 <osMessagePut>

	    //LCD

	    BSP_LCD_Clear(LCD_COLOR_BLUE);
 8001310:	4876      	ldr	r0, [pc, #472]	; (80014ec <GYRO_Task+0x344>)
 8001312:	f001 fb27 	bl	8002964 <BSP_LCD_Clear>
	    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8001316:	4875      	ldr	r0, [pc, #468]	; (80014ec <GYRO_Task+0x344>)
 8001318:	f001 faf0 	bl	80028fc <BSP_LCD_SetBackColor>
	    if ((tmpX - gyro_data.x_ang_rate)>10){
 800131c:	4b74      	ldr	r3, [pc, #464]	; (80014f0 <GYRO_Task+0x348>)
 800131e:	ed93 7a00 	vldr	s14, [r3]
 8001322:	edd7 7a04 	vldr	s15, [r7, #16]
 8001326:	ee77 7a67 	vsub.f32	s15, s14, s15
 800132a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800132e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001336:	dd4f      	ble.n	80013d8 <GYRO_Task+0x230>
	    		  if ((tmpY - gyro_data.y_ang_rate) >10){
 8001338:	4b6e      	ldr	r3, [pc, #440]	; (80014f4 <GYRO_Task+0x34c>)
 800133a:	ed93 7a00 	vldr	s14, [r3]
 800133e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001346:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800134a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800134e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001352:	dd17      	ble.n	8001384 <GYRO_Task+0x1dc>
	    		  		BSP_LCD_FillTriangle(120,95,145,10,50,50); //phia tren + ben trai
 8001354:	2332      	movs	r3, #50	; 0x32
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	2332      	movs	r3, #50	; 0x32
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	230a      	movs	r3, #10
 800135e:	2291      	movs	r2, #145	; 0x91
 8001360:	215f      	movs	r1, #95	; 0x5f
 8001362:	2078      	movs	r0, #120	; 0x78
 8001364:	f001 fbf0 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		BSP_LCD_FillTriangle(5,45,45,160,135,185);
 8001368:	23b9      	movs	r3, #185	; 0xb9
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	2387      	movs	r3, #135	; 0x87
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	23a0      	movs	r3, #160	; 0xa0
 8001372:	222d      	movs	r2, #45	; 0x2d
 8001374:	212d      	movs	r1, #45	; 0x2d
 8001376:	2005      	movs	r0, #5
 8001378:	f001 fbe6 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		HAL_Delay(250);
 800137c:	20fa      	movs	r0, #250	; 0xfa
 800137e:	f001 fff1 	bl	8003364 <HAL_Delay>
 8001382:	e090      	b.n	80014a6 <GYRO_Task+0x2fe>
	    		  }
	    		  else if ((gyro_data.y_ang_rate - tmpY) >10){
 8001384:	ed97 7a05 	vldr	s14, [r7, #20]
 8001388:	4b5a      	ldr	r3, [pc, #360]	; (80014f4 <GYRO_Task+0x34c>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001392:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800139a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139e:	dd17      	ble.n	80013d0 <GYRO_Task+0x228>
	    		  		BSP_LCD_FillTriangle(120,95,145,10,50,50); // phia tren + ben phai
 80013a0:	2332      	movs	r3, #50	; 0x32
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	2332      	movs	r3, #50	; 0x32
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	230a      	movs	r3, #10
 80013aa:	2291      	movs	r2, #145	; 0x91
 80013ac:	215f      	movs	r1, #95	; 0x5f
 80013ae:	2078      	movs	r0, #120	; 0x78
 80013b0:	f001 fbca 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		BSP_LCD_FillTriangle(235,195,195,160,135,185);
 80013b4:	23b9      	movs	r3, #185	; 0xb9
 80013b6:	9301      	str	r3, [sp, #4]
 80013b8:	2387      	movs	r3, #135	; 0x87
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	23a0      	movs	r3, #160	; 0xa0
 80013be:	22c3      	movs	r2, #195	; 0xc3
 80013c0:	21c3      	movs	r1, #195	; 0xc3
 80013c2:	20eb      	movs	r0, #235	; 0xeb
 80013c4:	f001 fbc0 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		HAL_Delay(250);
 80013c8:	20fa      	movs	r0, #250	; 0xfa
 80013ca:	f001 ffcb 	bl	8003364 <HAL_Delay>
 80013ce:	e06a      	b.n	80014a6 <GYRO_Task+0x2fe>
	    		  }
	    		  else
	    			  	HAL_Delay(250);
 80013d0:	20fa      	movs	r0, #250	; 0xfa
 80013d2:	f001 ffc7 	bl	8003364 <HAL_Delay>
 80013d6:	e066      	b.n	80014a6 <GYRO_Task+0x2fe>
	    	  }
	    	  else if ((gyro_data.x_ang_rate - tmpX)>10){
 80013d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80013dc:	4b44      	ldr	r3, [pc, #272]	; (80014f0 <GYRO_Task+0x348>)
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013e6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80013ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f2:	dd55      	ble.n	80014a0 <GYRO_Task+0x2f8>
	    		  if ((tmpY - gyro_data.y_ang_rate) >10){
 80013f4:	4b3f      	ldr	r3, [pc, #252]	; (80014f4 <GYRO_Task+0x34c>)
 80013f6:	ed93 7a00 	vldr	s14, [r3]
 80013fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80013fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001402:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	dd1a      	ble.n	8001446 <GYRO_Task+0x29e>
	    		  		BSP_LCD_FillTriangle(120,95,145,310,270,270); //phia duoi + ben trai
 8001410:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	f44f 739b 	mov.w	r3, #310	; 0x136
 8001420:	2291      	movs	r2, #145	; 0x91
 8001422:	215f      	movs	r1, #95	; 0x5f
 8001424:	2078      	movs	r0, #120	; 0x78
 8001426:	f001 fb8f 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		BSP_LCD_FillTriangle(5,45,45,160,135,185);
 800142a:	23b9      	movs	r3, #185	; 0xb9
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	2387      	movs	r3, #135	; 0x87
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	23a0      	movs	r3, #160	; 0xa0
 8001434:	222d      	movs	r2, #45	; 0x2d
 8001436:	212d      	movs	r1, #45	; 0x2d
 8001438:	2005      	movs	r0, #5
 800143a:	f001 fb85 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		HAL_Delay(250);
 800143e:	20fa      	movs	r0, #250	; 0xfa
 8001440:	f001 ff90 	bl	8003364 <HAL_Delay>
 8001444:	e02f      	b.n	80014a6 <GYRO_Task+0x2fe>
	    		  }
	    		  else if ((gyro_data.y_ang_rate - tmpY) >10){
 8001446:	ed97 7a05 	vldr	s14, [r7, #20]
 800144a:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <GYRO_Task+0x34c>)
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001454:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001458:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001460:	dd1a      	ble.n	8001498 <GYRO_Task+0x2f0>
	    		  		BSP_LCD_FillTriangle(120,95,145,310,270,270); //phia duoi + ben phai
 8001462:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	f44f 739b 	mov.w	r3, #310	; 0x136
 8001472:	2291      	movs	r2, #145	; 0x91
 8001474:	215f      	movs	r1, #95	; 0x5f
 8001476:	2078      	movs	r0, #120	; 0x78
 8001478:	f001 fb66 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		BSP_LCD_FillTriangle(235,195,195,160,135,185);
 800147c:	23b9      	movs	r3, #185	; 0xb9
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	2387      	movs	r3, #135	; 0x87
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	23a0      	movs	r3, #160	; 0xa0
 8001486:	22c3      	movs	r2, #195	; 0xc3
 8001488:	21c3      	movs	r1, #195	; 0xc3
 800148a:	20eb      	movs	r0, #235	; 0xeb
 800148c:	f001 fb5c 	bl	8002b48 <BSP_LCD_FillTriangle>
	    		  		HAL_Delay(250);
 8001490:	20fa      	movs	r0, #250	; 0xfa
 8001492:	f001 ff67 	bl	8003364 <HAL_Delay>
 8001496:	e006      	b.n	80014a6 <GYRO_Task+0x2fe>
	    		  	}
	    		  else
	    		  		HAL_Delay(250);
 8001498:	20fa      	movs	r0, #250	; 0xfa
 800149a:	f001 ff63 	bl	8003364 <HAL_Delay>
 800149e:	e002      	b.n	80014a6 <GYRO_Task+0x2fe>
	    	  }
	    	  else
	    		  	 	HAL_Delay(250);
 80014a0:	20fa      	movs	r0, #250	; 0xfa
 80014a2:	f001 ff5f 	bl	8003364 <HAL_Delay>
	    	  tmpX = gyro_data.x_ang_rate;
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <GYRO_Task+0x348>)
 80014aa:	6013      	str	r3, [r2, #0]
	    	  tmpY = gyro_data.y_ang_rate;
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <GYRO_Task+0x34c>)
 80014b0:	6013      	str	r3, [r2, #0]
	    	  for (int i = 0;i<1500000;i++);
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
 80014b6:	e002      	b.n	80014be <GYRO_Task+0x316>
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	3301      	adds	r3, #1
 80014bc:	61fb      	str	r3, [r7, #28]
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <GYRO_Task+0x350>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	ddf8      	ble.n	80014b8 <GYRO_Task+0x310>
	  {
 80014c6:	e67b      	b.n	80011c0 <GYRO_Task+0x18>
 80014c8:	1eb851ec 	.word	0x1eb851ec
 80014cc:	3fb1eb85 	.word	0x3fb1eb85
 80014d0:	47ae147b 	.word	0x47ae147b
 80014d4:	3f847ae1 	.word	0x3f847ae1
 80014d8:	200005c8 	.word	0x200005c8
 80014dc:	200005f8 	.word	0x200005f8
 80014e0:	200005f4 	.word	0x200005f4
 80014e4:	200005fc 	.word	0x200005fc
 80014e8:	200005c4 	.word	0x200005c4
 80014ec:	ff0000ff 	.word	0xff0000ff
 80014f0:	20000600 	.word	0x20000600
 80014f4:	20000604 	.word	0x20000604
 80014f8:	0016e35f 	.word	0x0016e35f

080014fc <USB_Task>:
	  }
}

void USB_Task(void)
{
 80014fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001500:	b08c      	sub	sp, #48	; 0x30
 8001502:	af04      	add	r7, sp, #16
	osSignalWait(0x1, 400);                        //Wait for USB host to configure port
 8001504:	463b      	mov	r3, r7
 8001506:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800150a:	2101      	movs	r1, #1
 800150c:	4618      	mov	r0, r3
 800150e:	f008 f98b 	bl	8009828 <osSignalWait>
	//BSP_LCD_FillTriangle(120,95,145,10,50,50);
	osSignalSet(Task02Handle, 0x1);                          //Set signal in Task 02
 8001512:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <USB_Task+0x8c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2101      	movs	r1, #1
 8001518:	4618      	mov	r0, r3
 800151a:	f008 f945 	bl	80097a8 <osSignalSet>
	for (;;)
	{
		osEvent event = osMessageGet(Queue1Handle, osWaitForever); //Get queue
 800151e:	4b1b      	ldr	r3, [pc, #108]	; (800158c <USB_Task+0x90>)
 8001520:	6819      	ldr	r1, [r3, #0]
 8001522:	f107 0310 	add.w	r3, r7, #16
 8001526:	f04f 32ff 	mov.w	r2, #4294967295
 800152a:	4618      	mov	r0, r3
 800152c:	f008 fa30 	bl	8009990 <osMessageGet>
		GYRO_DATA_T *gyro_rx = event.value.p;
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	61fb      	str	r3, [r7, #28]
		sprintf(LCD_send,"x = %f, y = %f, z = %f \n",gyro_rx->x_ang_rate,gyro_rx->y_ang_rate,gyro_rx->z_ang_rate);
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff f815 	bl	8000568 <__aeabi_f2d>
 800153e:	4680      	mov	r8, r0
 8001540:	4689      	mov	r9, r1
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f80e 	bl	8000568 <__aeabi_f2d>
 800154c:	4604      	mov	r4, r0
 800154e:	460d      	mov	r5, r1
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff f807 	bl	8000568 <__aeabi_f2d>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001562:	e9cd 4500 	strd	r4, r5, [sp]
 8001566:	4642      	mov	r2, r8
 8001568:	464b      	mov	r3, r9
 800156a:	4909      	ldr	r1, [pc, #36]	; (8001590 <USB_Task+0x94>)
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <USB_Task+0x98>)
 800156e:	f00d feff 	bl	800f370 <siprintf>
		//sprintf(LCD_send,"x = %f, y = %f, z = %f \n",0.1,0.2,0.3);
		CDC_Transmit_HS(LCD_send,strlen(LCD_send));
 8001572:	4808      	ldr	r0, [pc, #32]	; (8001594 <USB_Task+0x98>)
 8001574:	f7fe fe3c 	bl	80001f0 <strlen>
 8001578:	4603      	mov	r3, r0
 800157a:	b29b      	uxth	r3, r3
 800157c:	4619      	mov	r1, r3
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <USB_Task+0x98>)
 8001580:	f00c fdee 	bl	800e160 <CDC_Transmit_HS>
	{
 8001584:	e7cb      	b.n	800151e <USB_Task+0x22>
 8001586:	bf00      	nop
 8001588:	200005c0 	.word	0x200005c0
 800158c:	200005c4 	.word	0x200005c4
 8001590:	080118b8 	.word	0x080118b8
 8001594:	200005d4 	.word	0x200005d4

08001598 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void const * argument)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80015a0:	f00c fd20 	bl	800dfe4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  USB_Task();
 80015a4:	f7ff ffaa 	bl	80014fc <USB_Task>
  for(;;)
  {
    osDelay(1);
 80015a8:	2001      	movs	r0, #1
 80015aa:	f008 f8e8 	bl	800977e <osDelay>
 80015ae:	e7fb      	b.n	80015a8 <StartTask01+0x10>

080015b0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	 GYRO_Task();
 80015b8:	f7ff fdf6 	bl	80011a8 <GYRO_Task>
  for(;;)
  {
    osDelay(1);
 80015bc:	2001      	movs	r0, #1
 80015be:	f008 f8de 	bl	800977e <osDelay>
 80015c2:	e7fb      	b.n	80015bc <StartTask02+0xc>

080015c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a04      	ldr	r2, [pc, #16]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d101      	bne.n	80015da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015d6:	f001 fea5 	bl	8003324 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40001000 	.word	0x40001000

080015e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ec:	b672      	cpsid	i
}
 80015ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <Error_Handler+0x8>
	...

080015f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_MspInit+0x54>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a11      	ldr	r2, [pc, #68]	; (8001648 <HAL_MspInit+0x54>)
 8001604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <HAL_MspInit+0x54>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_MspInit+0x54>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_MspInit+0x54>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <HAL_MspInit+0x54>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	210f      	movs	r1, #15
 8001636:	f06f 0001 	mvn.w	r0, #1
 800163a:	f001 ff6f 	bl	800351c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800

0800164c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08e      	sub	sp, #56	; 0x38
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001654:	2300      	movs	r3, #0
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001658:	2300      	movs	r3, #0
 800165a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	4b33      	ldr	r3, [pc, #204]	; (8001730 <HAL_InitTick+0xe4>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a32      	ldr	r2, [pc, #200]	; (8001730 <HAL_InitTick+0xe4>)
 8001666:	f043 0310 	orr.w	r3, r3, #16
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b30      	ldr	r3, [pc, #192]	; (8001730 <HAL_InitTick+0xe4>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001678:	f107 0210 	add.w	r2, r7, #16
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4611      	mov	r1, r2
 8001682:	4618      	mov	r0, r3
 8001684:	f004 ff68 	bl	8006558 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001688:	6a3b      	ldr	r3, [r7, #32]
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800168c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800168e:	2b00      	cmp	r3, #0
 8001690:	d103      	bne.n	800169a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001692:	f004 ff4d 	bl	8006530 <HAL_RCC_GetPCLK1Freq>
 8001696:	6378      	str	r0, [r7, #52]	; 0x34
 8001698:	e004      	b.n	80016a4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800169a:	f004 ff49 	bl	8006530 <HAL_RCC_GetPCLK1Freq>
 800169e:	4603      	mov	r3, r0
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016a6:	4a23      	ldr	r2, [pc, #140]	; (8001734 <HAL_InitTick+0xe8>)
 80016a8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ac:	0c9b      	lsrs	r3, r3, #18
 80016ae:	3b01      	subs	r3, #1
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <HAL_InitTick+0xec>)
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <HAL_InitTick+0xf0>)
 80016b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016b8:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <HAL_InitTick+0xec>)
 80016ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016be:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016c0:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <HAL_InitTick+0xec>)
 80016c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016c4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <HAL_InitTick+0xec>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_InitTick+0xec>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d2:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_InitTick+0xec>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80016d8:	4817      	ldr	r0, [pc, #92]	; (8001738 <HAL_InitTick+0xec>)
 80016da:	f005 ffbd 	bl	8007658 <HAL_TIM_Base_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80016e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d11b      	bne.n	8001724 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80016ec:	4812      	ldr	r0, [pc, #72]	; (8001738 <HAL_InitTick+0xec>)
 80016ee:	f006 f80d 	bl	800770c <HAL_TIM_Base_Start_IT>
 80016f2:	4603      	mov	r3, r0
 80016f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80016f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d111      	bne.n	8001724 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001700:	2036      	movs	r0, #54	; 0x36
 8001702:	f001 ff27 	bl	8003554 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d808      	bhi.n	800171e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	2036      	movs	r0, #54	; 0x36
 8001712:	f001 ff03 	bl	800351c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <HAL_InitTick+0xf4>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	e002      	b.n	8001724 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001724:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001728:	4618      	mov	r0, r3
 800172a:	3738      	adds	r7, #56	; 0x38
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	431bde83 	.word	0x431bde83
 8001738:	20000608 	.word	0x20000608
 800173c:	40001000 	.word	0x40001000
 8001740:	20000080 	.word	0x20000080

08001744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001748:	e7fe      	b.n	8001748 <NMI_Handler+0x4>

0800174a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174e:	e7fe      	b.n	800174e <HardFault_Handler+0x4>

08001750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	e7fe      	b.n	8001754 <MemManage_Handler+0x4>

08001756 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175a:	e7fe      	b.n	800175a <BusFault_Handler+0x4>

0800175c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <UsageFault_Handler+0x4>

08001762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001774:	4802      	ldr	r0, [pc, #8]	; (8001780 <TIM6_DAC_IRQHandler+0x10>)
 8001776:	f006 f839 	bl	80077ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000608 	.word	0x20000608

08001784 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001788:	4802      	ldr	r0, [pc, #8]	; (8001794 <OTG_HS_IRQHandler+0x10>)
 800178a:	f003 f934 	bl	80049f6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20005ae4 	.word	0x20005ae4

08001798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
	return 1;
 800179c:	2301      	movs	r3, #1
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <_kill>:

int _kill(int pid, int sig)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017b2:	f00d f933 	bl	800ea1c <__errno>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2216      	movs	r2, #22
 80017ba:	601a      	str	r2, [r3, #0]
	return -1;
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_exit>:

void _exit (int status)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff ffe7 	bl	80017a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017da:	e7fe      	b.n	80017da <_exit+0x12>

080017dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	e00a      	b.n	8001804 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017ee:	f3af 8000 	nop.w
 80017f2:	4601      	mov	r1, r0
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	60ba      	str	r2, [r7, #8]
 80017fa:	b2ca      	uxtb	r2, r1
 80017fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	3301      	adds	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	dbf0      	blt.n	80017ee <_read+0x12>
	}

return len;
 800180c:	687b      	ldr	r3, [r7, #4]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	60f8      	str	r0, [r7, #12]
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	e009      	b.n	800183c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	1c5a      	adds	r2, r3, #1
 800182c:	60ba      	str	r2, [r7, #8]
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4618      	mov	r0, r3
 8001832:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	429a      	cmp	r2, r3
 8001842:	dbf1      	blt.n	8001828 <_write+0x12>
	}
	return len;
 8001844:	687b      	ldr	r3, [r7, #4]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_close>:

int _close(int file)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
	return -1;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
 800186e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001876:	605a      	str	r2, [r3, #4]
	return 0;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <_isatty>:

int _isatty(int file)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
	return 1;
 800188e:	2301      	movs	r3, #1
}
 8001890:	4618      	mov	r0, r3
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
	return 0;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c0:	4a14      	ldr	r2, [pc, #80]	; (8001914 <_sbrk+0x5c>)
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <_sbrk+0x60>)
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018cc:	4b13      	ldr	r3, [pc, #76]	; (800191c <_sbrk+0x64>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d102      	bne.n	80018da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <_sbrk+0x64>)
 80018d6:	4a12      	ldr	r2, [pc, #72]	; (8001920 <_sbrk+0x68>)
 80018d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <_sbrk+0x64>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4413      	add	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d207      	bcs.n	80018f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e8:	f00d f898 	bl	800ea1c <__errno>
 80018ec:	4603      	mov	r3, r0
 80018ee:	220c      	movs	r2, #12
 80018f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
 80018f6:	e009      	b.n	800190c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f8:	4b08      	ldr	r3, [pc, #32]	; (800191c <_sbrk+0x64>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018fe:	4b07      	ldr	r3, [pc, #28]	; (800191c <_sbrk+0x64>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	4a05      	ldr	r2, [pc, #20]	; (800191c <_sbrk+0x64>)
 8001908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190a:	68fb      	ldr	r3, [r7, #12]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20030000 	.word	0x20030000
 8001918:	00000400 	.word	0x00000400
 800191c:	20000650 	.word	0x20000650
 8001920:	20006220 	.word	0x20006220

08001924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <SystemInit+0x20>)
 800192a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800192e:	4a05      	ldr	r2, [pc, #20]	; (8001944 <SystemInit+0x20>)
 8001930:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001934:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001948:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001980 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800194c:	480d      	ldr	r0, [pc, #52]	; (8001984 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800194e:	490e      	ldr	r1, [pc, #56]	; (8001988 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001950:	4a0e      	ldr	r2, [pc, #56]	; (800198c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001954:	e002      	b.n	800195c <LoopCopyDataInit>

08001956 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001956:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001958:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195a:	3304      	adds	r3, #4

0800195c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800195c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001960:	d3f9      	bcc.n	8001956 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001962:	4a0b      	ldr	r2, [pc, #44]	; (8001990 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001964:	4c0b      	ldr	r4, [pc, #44]	; (8001994 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001968:	e001      	b.n	800196e <LoopFillZerobss>

0800196a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800196c:	3204      	adds	r2, #4

0800196e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001970:	d3fb      	bcc.n	800196a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001972:	f7ff ffd7 	bl	8001924 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001976:	f00d f857 	bl	800ea28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800197a:	f7ff fb11 	bl	8000fa0 <main>
  bx  lr    
 800197e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001980:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001984:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001988:	2000034c 	.word	0x2000034c
  ldr r2, =_sidata
 800198c:	080137e4 	.word	0x080137e4
  ldr r2, =_sbss
 8001990:	2000034c 	.word	0x2000034c
  ldr r4, =_ebss
 8001994:	20006220 	.word	0x20006220

08001998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001998:	e7fe      	b.n	8001998 <ADC_IRQHandler>

0800199a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800199e:	f000 fc73 	bl	8002288 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80019a2:	20ca      	movs	r0, #202	; 0xca
 80019a4:	f000 f95d 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80019a8:	20c3      	movs	r0, #195	; 0xc3
 80019aa:	f000 f967 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80019ae:	2008      	movs	r0, #8
 80019b0:	f000 f964 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80019b4:	2050      	movs	r0, #80	; 0x50
 80019b6:	f000 f961 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80019ba:	20cf      	movs	r0, #207	; 0xcf
 80019bc:	f000 f951 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80019c0:	2000      	movs	r0, #0
 80019c2:	f000 f95b 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80019c6:	20c1      	movs	r0, #193	; 0xc1
 80019c8:	f000 f958 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80019cc:	2030      	movs	r0, #48	; 0x30
 80019ce:	f000 f955 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80019d2:	20ed      	movs	r0, #237	; 0xed
 80019d4:	f000 f945 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80019d8:	2064      	movs	r0, #100	; 0x64
 80019da:	f000 f94f 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80019de:	2003      	movs	r0, #3
 80019e0:	f000 f94c 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80019e4:	2012      	movs	r0, #18
 80019e6:	f000 f949 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80019ea:	2081      	movs	r0, #129	; 0x81
 80019ec:	f000 f946 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80019f0:	20e8      	movs	r0, #232	; 0xe8
 80019f2:	f000 f936 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80019f6:	2085      	movs	r0, #133	; 0x85
 80019f8:	f000 f940 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019fc:	2000      	movs	r0, #0
 80019fe:	f000 f93d 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001a02:	2078      	movs	r0, #120	; 0x78
 8001a04:	f000 f93a 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001a08:	20cb      	movs	r0, #203	; 0xcb
 8001a0a:	f000 f92a 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001a0e:	2039      	movs	r0, #57	; 0x39
 8001a10:	f000 f934 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001a14:	202c      	movs	r0, #44	; 0x2c
 8001a16:	f000 f931 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f000 f92e 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001a20:	2034      	movs	r0, #52	; 0x34
 8001a22:	f000 f92b 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001a26:	2002      	movs	r0, #2
 8001a28:	f000 f928 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001a2c:	20f7      	movs	r0, #247	; 0xf7
 8001a2e:	f000 f918 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001a32:	2020      	movs	r0, #32
 8001a34:	f000 f922 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001a38:	20ea      	movs	r0, #234	; 0xea
 8001a3a:	f000 f912 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f91c 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001a44:	2000      	movs	r0, #0
 8001a46:	f000 f919 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001a4a:	20b1      	movs	r0, #177	; 0xb1
 8001a4c:	f000 f909 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001a50:	2000      	movs	r0, #0
 8001a52:	f000 f913 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001a56:	201b      	movs	r0, #27
 8001a58:	f000 f910 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001a5c:	20b6      	movs	r0, #182	; 0xb6
 8001a5e:	f000 f900 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001a62:	200a      	movs	r0, #10
 8001a64:	f000 f90a 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001a68:	20a2      	movs	r0, #162	; 0xa2
 8001a6a:	f000 f907 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001a6e:	20c0      	movs	r0, #192	; 0xc0
 8001a70:	f000 f8f7 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001a74:	2010      	movs	r0, #16
 8001a76:	f000 f901 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001a7a:	20c1      	movs	r0, #193	; 0xc1
 8001a7c:	f000 f8f1 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001a80:	2010      	movs	r0, #16
 8001a82:	f000 f8fb 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001a86:	20c5      	movs	r0, #197	; 0xc5
 8001a88:	f000 f8eb 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001a8c:	2045      	movs	r0, #69	; 0x45
 8001a8e:	f000 f8f5 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001a92:	2015      	movs	r0, #21
 8001a94:	f000 f8f2 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001a98:	20c7      	movs	r0, #199	; 0xc7
 8001a9a:	f000 f8e2 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001a9e:	2090      	movs	r0, #144	; 0x90
 8001aa0:	f000 f8ec 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001aa4:	2036      	movs	r0, #54	; 0x36
 8001aa6:	f000 f8dc 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001aaa:	20c8      	movs	r0, #200	; 0xc8
 8001aac:	f000 f8e6 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001ab0:	20f2      	movs	r0, #242	; 0xf2
 8001ab2:	f000 f8d6 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f000 f8e0 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001abc:	20b0      	movs	r0, #176	; 0xb0
 8001abe:	f000 f8d0 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001ac2:	20c2      	movs	r0, #194	; 0xc2
 8001ac4:	f000 f8da 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001ac8:	20b6      	movs	r0, #182	; 0xb6
 8001aca:	f000 f8ca 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001ace:	200a      	movs	r0, #10
 8001ad0:	f000 f8d4 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001ad4:	20a7      	movs	r0, #167	; 0xa7
 8001ad6:	f000 f8d1 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001ada:	2027      	movs	r0, #39	; 0x27
 8001adc:	f000 f8ce 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001ae0:	2004      	movs	r0, #4
 8001ae2:	f000 f8cb 	bl	8001c7c <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001ae6:	202a      	movs	r0, #42	; 0x2a
 8001ae8:	f000 f8bb 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001aec:	2000      	movs	r0, #0
 8001aee:	f000 f8c5 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 f8c2 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f000 f8bf 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001afe:	20ef      	movs	r0, #239	; 0xef
 8001b00:	f000 f8bc 	bl	8001c7c <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001b04:	202b      	movs	r0, #43	; 0x2b
 8001b06:	f000 f8ac 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f000 f8b6 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f000 f8b3 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001b16:	2001      	movs	r0, #1
 8001b18:	f000 f8b0 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001b1c:	203f      	movs	r0, #63	; 0x3f
 8001b1e:	f000 f8ad 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001b22:	20f6      	movs	r0, #246	; 0xf6
 8001b24:	f000 f89d 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f000 f8a7 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f000 f8a4 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001b34:	2006      	movs	r0, #6
 8001b36:	f000 f8a1 	bl	8001c7c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001b3a:	202c      	movs	r0, #44	; 0x2c
 8001b3c:	f000 f891 	bl	8001c62 <ili9341_WriteReg>
  LCD_Delay(200);
 8001b40:	20c8      	movs	r0, #200	; 0xc8
 8001b42:	f000 fc8f 	bl	8002464 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001b46:	2026      	movs	r0, #38	; 0x26
 8001b48:	f000 f88b 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f000 f895 	bl	8001c7c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001b52:	20e0      	movs	r0, #224	; 0xe0
 8001b54:	f000 f885 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001b58:	200f      	movs	r0, #15
 8001b5a:	f000 f88f 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001b5e:	2029      	movs	r0, #41	; 0x29
 8001b60:	f000 f88c 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001b64:	2024      	movs	r0, #36	; 0x24
 8001b66:	f000 f889 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001b6a:	200c      	movs	r0, #12
 8001b6c:	f000 f886 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001b70:	200e      	movs	r0, #14
 8001b72:	f000 f883 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001b76:	2009      	movs	r0, #9
 8001b78:	f000 f880 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001b7c:	204e      	movs	r0, #78	; 0x4e
 8001b7e:	f000 f87d 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001b82:	2078      	movs	r0, #120	; 0x78
 8001b84:	f000 f87a 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001b88:	203c      	movs	r0, #60	; 0x3c
 8001b8a:	f000 f877 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001b8e:	2009      	movs	r0, #9
 8001b90:	f000 f874 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001b94:	2013      	movs	r0, #19
 8001b96:	f000 f871 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001b9a:	2005      	movs	r0, #5
 8001b9c:	f000 f86e 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001ba0:	2017      	movs	r0, #23
 8001ba2:	f000 f86b 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001ba6:	2011      	movs	r0, #17
 8001ba8:	f000 f868 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001bac:	2000      	movs	r0, #0
 8001bae:	f000 f865 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001bb2:	20e1      	movs	r0, #225	; 0xe1
 8001bb4:	f000 f855 	bl	8001c62 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f000 f85f 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001bbe:	2016      	movs	r0, #22
 8001bc0:	f000 f85c 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001bc4:	201b      	movs	r0, #27
 8001bc6:	f000 f859 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001bca:	2004      	movs	r0, #4
 8001bcc:	f000 f856 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001bd0:	2011      	movs	r0, #17
 8001bd2:	f000 f853 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001bd6:	2007      	movs	r0, #7
 8001bd8:	f000 f850 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001bdc:	2031      	movs	r0, #49	; 0x31
 8001bde:	f000 f84d 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001be2:	2033      	movs	r0, #51	; 0x33
 8001be4:	f000 f84a 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001be8:	2042      	movs	r0, #66	; 0x42
 8001bea:	f000 f847 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001bee:	2005      	movs	r0, #5
 8001bf0:	f000 f844 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001bf4:	200c      	movs	r0, #12
 8001bf6:	f000 f841 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001bfa:	200a      	movs	r0, #10
 8001bfc:	f000 f83e 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001c00:	2028      	movs	r0, #40	; 0x28
 8001c02:	f000 f83b 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001c06:	202f      	movs	r0, #47	; 0x2f
 8001c08:	f000 f838 	bl	8001c7c <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001c0c:	200f      	movs	r0, #15
 8001c0e:	f000 f835 	bl	8001c7c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001c12:	2011      	movs	r0, #17
 8001c14:	f000 f825 	bl	8001c62 <ili9341_WriteReg>
  LCD_Delay(200);
 8001c18:	20c8      	movs	r0, #200	; 0xc8
 8001c1a:	f000 fc23 	bl	8002464 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001c1e:	2029      	movs	r0, #41	; 0x29
 8001c20:	f000 f81f 	bl	8001c62 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001c24:	202c      	movs	r0, #44	; 0x2c
 8001c26:	f000 f81c 	bl	8001c62 <ili9341_WriteReg>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001c32:	f000 fb29 	bl	8002288 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001c36:	2103      	movs	r1, #3
 8001c38:	20d3      	movs	r0, #211	; 0xd3
 8001c3a:	f000 f82c 	bl	8001c96 <ili9341_ReadData>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	b29b      	uxth	r3, r3
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001c4a:	2029      	movs	r0, #41	; 0x29
 8001c4c:	f000 f809 	bl	8001c62 <ili9341_WriteReg>
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001c58:	2028      	movs	r0, #40	; 0x28
 8001c5a:	f000 f802 	bl	8001c62 <ili9341_WriteReg>
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001c6c:	79fb      	ldrb	r3, [r7, #7]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 fba4 	bl	80023bc <LCD_IO_WriteReg>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 fb75 	bl	8002378 <LCD_IO_WriteData>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	460a      	mov	r2, r1
 8001ca0:	80fb      	strh	r3, [r7, #6]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001ca6:	797a      	ldrb	r2, [r7, #5]
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f000 fba7 	bl	8002400 <LCD_IO_ReadData>
 8001cb2:	4603      	mov	r3, r0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001cc0:	23f0      	movs	r3, #240	; 0xf0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001cd0:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001cec:	f000 fbc6 	bl	800247c <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001cf6:	f107 030f 	add.w	r3, r7, #15
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	2120      	movs	r1, #32
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f000 fc08 	bl	8002514 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	0a1b      	lsrs	r3, r3, #8
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8001d0e:	f107 030f 	add.w	r3, r7, #15
 8001d12:	2201      	movs	r2, #1
 8001d14:	2123      	movs	r1, #35	; 0x23
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 fbfc 	bl	8002514 <GYRO_IO_Write>
}
 8001d1c:	bf00      	nop
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001d38:	f000 fba0 	bl	800247c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001d3c:	1dfb      	adds	r3, r7, #7
 8001d3e:	2201      	movs	r2, #1
 8001d40:	210f      	movs	r1, #15
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 fc18 	bl	8002578 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001d48:	79fb      	ldrb	r3, [r7, #7]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001d58:	1dfb      	adds	r3, r7, #7
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	2124      	movs	r1, #36	; 0x24
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 fc0a 	bl	8002578 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001d6e:	1dfb      	adds	r3, r7, #7
 8001d70:	2201      	movs	r2, #1
 8001d72:	2124      	movs	r1, #36	; 0x24
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 fbcd 	bl	8002514 <GYRO_IO_Write>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001d96:	f107 030f 	add.w	r3, r7, #15
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2120      	movs	r1, #32
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 fbb8 	bl	8002514 <GYRO_IO_Write>
}
 8001da4:	bf00      	nop
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001db6:	2300      	movs	r3, #0
 8001db8:	73fb      	strb	r3, [r7, #15]
 8001dba:	2300      	movs	r3, #0
 8001dbc:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001dbe:	f107 030f 	add.w	r3, r7, #15
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	2130      	movs	r1, #48	; 0x30
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 fbd6 	bl	8002578 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001dcc:	f107 030e 	add.w	r3, r7, #14
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	2122      	movs	r1, #34	; 0x22
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 fbcf 	bl	8002578 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001de4:	88fb      	ldrh	r3, [r7, #6]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	121b      	asrs	r3, r3, #8
 8001dea:	b25a      	sxtb	r2, r3
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	b25b      	sxtb	r3, r3
 8001df0:	4313      	orrs	r3, r2
 8001df2:	b25b      	sxtb	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8001df8:	7bbb      	ldrb	r3, [r7, #14]
 8001dfa:	f023 0320 	bic.w	r3, r3, #32
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	7bbb      	ldrb	r3, [r7, #14]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001e0e:	f107 030f 	add.w	r3, r7, #15
 8001e12:	2201      	movs	r2, #1
 8001e14:	2130      	movs	r1, #48	; 0x30
 8001e16:	4618      	mov	r0, r3
 8001e18:	f000 fb7c 	bl	8002514 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001e1c:	f107 030e 	add.w	r3, r7, #14
 8001e20:	2201      	movs	r2, #1
 8001e22:	2122      	movs	r1, #34	; 0x22
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 fb75 	bl	8002514 <GYRO_IO_Write>
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b084      	sub	sp, #16
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001e3c:	f107 030f 	add.w	r3, r7, #15
 8001e40:	2201      	movs	r2, #1
 8001e42:	2122      	movs	r1, #34	; 0x22
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fb97 	bl	8002578 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10a      	bne.n	8001e66 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	73fb      	strb	r3, [r7, #15]
 8001e64:	e00c      	b.n	8001e80 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d109      	bne.n	8001e80 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	f023 0308 	bic.w	r3, r3, #8
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	f043 0308 	orr.w	r3, r3, #8
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001e80:	f107 030f 	add.w	r3, r7, #15
 8001e84:	2201      	movs	r2, #1
 8001e86:	2122      	movs	r1, #34	; 0x22
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f000 fb43 	bl	8002514 <GYRO_IO_Write>
}
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b084      	sub	sp, #16
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001ea0:	f107 030f 	add.w	r3, r7, #15
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	2122      	movs	r1, #34	; 0x22
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 fb65 	bl	8002578 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	e009      	b.n	8001ed8 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d106      	bne.n	8001ed8 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	f023 0308 	bic.w	r3, r3, #8
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001ed8:	f107 030f 	add.w	r3, r7, #15
 8001edc:	2201      	movs	r2, #1
 8001ede:	2122      	movs	r1, #34	; 0x22
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 fb17 	bl	8002514 <GYRO_IO_Write>
}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b084      	sub	sp, #16
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001ef8:	f107 030f 	add.w	r3, r7, #15
 8001efc:	2201      	movs	r2, #1
 8001efe:	2121      	movs	r1, #33	; 0x21
 8001f00:	4618      	mov	r0, r3
 8001f02:	f000 fb39 	bl	8002578 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001f10:	7bfa      	ldrb	r2, [r7, #15]
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001f1a:	f107 030f 	add.w	r3, r7, #15
 8001f1e:	2201      	movs	r2, #1
 8001f20:	2121      	movs	r1, #33	; 0x21
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 faf6 	bl	8002514 <GYRO_IO_Write>
}
 8001f28:	bf00      	nop
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001f3a:	f107 030f 	add.w	r3, r7, #15
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2124      	movs	r1, #36	; 0x24
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 fb18 	bl	8002578 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	f023 0310 	bic.w	r3, r3, #16
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001f52:	7bfa      	ldrb	r2, [r7, #15]
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001f5c:	f107 030f 	add.w	r3, r7, #15
 8001f60:	2201      	movs	r2, #1
 8001f62:	2124      	movs	r1, #36	; 0x24
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 fad5 	bl	8002514 <GYRO_IO_Write>
}
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
 8001f80:	2300      	movs	r3, #0
 8001f82:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001f84:	f107 0310 	add.w	r3, r7, #16
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001f9c:	f107 030f 	add.w	r3, r7, #15
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	2123      	movs	r1, #35	; 0x23
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 fae7 	bl	8002578 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001faa:	f107 0318 	add.w	r3, r7, #24
 8001fae:	2206      	movs	r2, #6
 8001fb0:	2128      	movs	r1, #40	; 0x28
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fae0 	bl	8002578 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001fb8:	7bfb      	ldrb	r3, [r7, #15]
 8001fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d123      	bne.n	800200a <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
 8001fc6:	e01c      	b.n	8002002 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	3301      	adds	r3, #1
 8001fce:	3328      	adds	r3, #40	; 0x28
 8001fd0:	443b      	add	r3, r7
 8001fd2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	6a3b      	ldr	r3, [r7, #32]
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	3328      	adds	r3, #40	; 0x28
 8001fe2:	443b      	add	r3, r7
 8001fe4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	b21a      	sxth	r2, r3
 8001ff0:	6a3b      	ldr	r3, [r7, #32]
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	3328      	adds	r3, #40	; 0x28
 8001ff6:	443b      	add	r3, r7
 8001ff8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001ffc:	6a3b      	ldr	r3, [r7, #32]
 8001ffe:	3301      	adds	r3, #1
 8002000:	623b      	str	r3, [r7, #32]
 8002002:	6a3b      	ldr	r3, [r7, #32]
 8002004:	2b02      	cmp	r3, #2
 8002006:	dddf      	ble.n	8001fc8 <L3GD20_ReadXYZAngRate+0x54>
 8002008:	e022      	b.n	8002050 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 800200a:	2300      	movs	r3, #0
 800200c:	623b      	str	r3, [r7, #32]
 800200e:	e01c      	b.n	800204a <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8002010:	6a3b      	ldr	r3, [r7, #32]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	3328      	adds	r3, #40	; 0x28
 8002016:	443b      	add	r3, r7
 8002018:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800201c:	b29b      	uxth	r3, r3
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b29a      	uxth	r2, r3
 8002022:	6a3b      	ldr	r3, [r7, #32]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	3301      	adds	r3, #1
 8002028:	3328      	adds	r3, #40	; 0x28
 800202a:	443b      	add	r3, r7
 800202c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002030:	b29b      	uxth	r3, r3
 8002032:	4413      	add	r3, r2
 8002034:	b29b      	uxth	r3, r3
 8002036:	b21a      	sxth	r2, r3
 8002038:	6a3b      	ldr	r3, [r7, #32]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	3328      	adds	r3, #40	; 0x28
 800203e:	443b      	add	r3, r7
 8002040:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	3301      	adds	r3, #1
 8002048:	623b      	str	r3, [r7, #32]
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	2b02      	cmp	r3, #2
 800204e:	dddf      	ble.n	8002010 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002056:	2b20      	cmp	r3, #32
 8002058:	d00c      	beq.n	8002074 <L3GD20_ReadXYZAngRate+0x100>
 800205a:	2b20      	cmp	r3, #32
 800205c:	dc0d      	bgt.n	800207a <L3GD20_ReadXYZAngRate+0x106>
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <L3GD20_ReadXYZAngRate+0xf4>
 8002062:	2b10      	cmp	r3, #16
 8002064:	d003      	beq.n	800206e <L3GD20_ReadXYZAngRate+0xfa>
 8002066:	e008      	b.n	800207a <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8002068:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <L3GD20_ReadXYZAngRate+0x14c>)
 800206a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800206c:	e005      	b.n	800207a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800206e:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <L3GD20_ReadXYZAngRate+0x150>)
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002072:	e002      	b.n	800207a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8002074:	4b14      	ldr	r3, [pc, #80]	; (80020c8 <L3GD20_ReadXYZAngRate+0x154>)
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002078:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
 800207e:	e016      	b.n	80020ae <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8002080:	6a3b      	ldr	r3, [r7, #32]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	3328      	adds	r3, #40	; 0x28
 8002086:	443b      	add	r3, r7
 8002088:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800208c:	ee07 3a90 	vmov	s15, r3
 8002090:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002094:	6a3b      	ldr	r3, [r7, #32]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80020a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a4:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80020a8:	6a3b      	ldr	r3, [r7, #32]
 80020aa:	3301      	adds	r3, #1
 80020ac:	623b      	str	r3, [r7, #32]
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	dde5      	ble.n	8002080 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	3728      	adds	r7, #40	; 0x28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	410c0000 	.word	0x410c0000
 80020c4:	418c0000 	.word	0x418c0000
 80020c8:	428c0000 	.word	0x428c0000

080020cc <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80020d0:	4819      	ldr	r0, [pc, #100]	; (8002138 <SPIx_Init+0x6c>)
 80020d2:	f005 f982 	bl	80073da <HAL_SPI_GetState>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d12b      	bne.n	8002134 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80020dc:	4b16      	ldr	r3, [pc, #88]	; (8002138 <SPIx_Init+0x6c>)
 80020de:	4a17      	ldr	r2, [pc, #92]	; (800213c <SPIx_Init+0x70>)
 80020e0:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <SPIx_Init+0x6c>)
 80020e4:	2218      	movs	r2, #24
 80020e6:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80020e8:	4b13      	ldr	r3, [pc, #76]	; (8002138 <SPIx_Init+0x6c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80020ee:	4b12      	ldr	r3, [pc, #72]	; (8002138 <SPIx_Init+0x6c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80020f4:	4b10      	ldr	r3, [pc, #64]	; (8002138 <SPIx_Init+0x6c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80020fa:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <SPIx_Init+0x6c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002100:	4b0d      	ldr	r3, [pc, #52]	; (8002138 <SPIx_Init+0x6c>)
 8002102:	2207      	movs	r2, #7
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002106:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <SPIx_Init+0x6c>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800210c:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <SPIx_Init+0x6c>)
 800210e:	2200      	movs	r2, #0
 8002110:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <SPIx_Init+0x6c>)
 8002114:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002118:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <SPIx_Init+0x6c>)
 800211c:	2200      	movs	r2, #0
 800211e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002120:	4b05      	ldr	r3, [pc, #20]	; (8002138 <SPIx_Init+0x6c>)
 8002122:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002126:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002128:	4803      	ldr	r0, [pc, #12]	; (8002138 <SPIx_Init+0x6c>)
 800212a:	f000 f873 	bl	8002214 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800212e:	4802      	ldr	r0, [pc, #8]	; (8002138 <SPIx_Init+0x6c>)
 8002130:	f004 fc9f 	bl	8006a72 <HAL_SPI_Init>
  } 
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000654 	.word	0x20000654
 800213c:	40015000 	.word	0x40015000

08002140 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	b29a      	uxth	r2, r3
 8002152:	4b09      	ldr	r3, [pc, #36]	; (8002178 <SPIx_Read+0x38>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f107 0108 	add.w	r1, r7, #8
 800215a:	4808      	ldr	r0, [pc, #32]	; (800217c <SPIx_Read+0x3c>)
 800215c:	f004 fe8a 	bl	8006e74 <HAL_SPI_Receive>
 8002160:	4603      	mov	r3, r0
 8002162:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800216a:	f000 f847 	bl	80021fc <SPIx_Error>
  }
  
  return readvalue;
 800216e:	68bb      	ldr	r3, [r7, #8]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000070 	.word	0x20000070
 800217c:	20000654 	.word	0x20000654

08002180 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800218e:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <SPIx_Write+0x34>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	1db9      	adds	r1, r7, #6
 8002194:	2201      	movs	r2, #1
 8002196:	4808      	ldr	r0, [pc, #32]	; (80021b8 <SPIx_Write+0x38>)
 8002198:	f004 fd30 	bl	8006bfc <HAL_SPI_Transmit>
 800219c:	4603      	mov	r3, r0
 800219e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80021a6:	f000 f829 	bl	80021fc <SPIx_Error>
  }
}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000070 	.word	0x20000070
 80021b8:	20000654 	.word	0x20000654

080021bc <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <SPIx_WriteRead+0x38>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f107 020f 	add.w	r2, r7, #15
 80021d2:	1df9      	adds	r1, r7, #7
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	2301      	movs	r3, #1
 80021d8:	4807      	ldr	r0, [pc, #28]	; (80021f8 <SPIx_WriteRead+0x3c>)
 80021da:	f004 ff5c 	bl	8007096 <HAL_SPI_TransmitReceive>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 80021e4:	f000 f80a 	bl	80021fc <SPIx_Error>
  }
  
  return receivedbyte;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000070 	.word	0x20000070
 80021f8:	20000654 	.word	0x20000654

080021fc <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002200:	4803      	ldr	r0, [pc, #12]	; (8002210 <SPIx_Error+0x14>)
 8002202:	f004 fcbf 	bl	8006b84 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002206:	f7ff ff61 	bl	80020cc <SPIx_Init>
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000654 	.word	0x20000654

08002214 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	; 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	4b17      	ldr	r3, [pc, #92]	; (8002280 <SPIx_MspInit+0x6c>)
 8002222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002224:	4a16      	ldr	r2, [pc, #88]	; (8002280 <SPIx_MspInit+0x6c>)
 8002226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800222a:	6453      	str	r3, [r2, #68]	; 0x44
 800222c:	4b14      	ldr	r3, [pc, #80]	; (8002280 <SPIx_MspInit+0x6c>)
 800222e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	4b10      	ldr	r3, [pc, #64]	; (8002280 <SPIx_MspInit+0x6c>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <SPIx_MspInit+0x6c>)
 8002242:	f043 0320 	orr.w	r3, r3, #32
 8002246:	6313      	str	r3, [r2, #48]	; 0x30
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <SPIx_MspInit+0x6c>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	f003 0320 	and.w	r3, r3, #32
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002254:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002258:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800225e:	2302      	movs	r3, #2
 8002260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002262:	2301      	movs	r3, #1
 8002264:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002266:	2305      	movs	r3, #5
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	4804      	ldr	r0, [pc, #16]	; (8002284 <SPIx_MspInit+0x70>)
 8002272:	f001 fdd1 	bl	8003e18 <HAL_GPIO_Init>
}
 8002276:	bf00      	nop
 8002278:	3728      	adds	r7, #40	; 0x28
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40023800 	.word	0x40023800
 8002284:	40021400 	.word	0x40021400

08002288 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800228e:	4b36      	ldr	r3, [pc, #216]	; (8002368 <LCD_IO_Init+0xe0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d164      	bne.n	8002360 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002296:	4b34      	ldr	r3, [pc, #208]	; (8002368 <LCD_IO_Init+0xe0>)
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	4b32      	ldr	r3, [pc, #200]	; (800236c <LCD_IO_Init+0xe4>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a4:	4a31      	ldr	r2, [pc, #196]	; (800236c <LCD_IO_Init+0xe4>)
 80022a6:	f043 0308 	orr.w	r3, r3, #8
 80022aa:	6313      	str	r3, [r2, #48]	; 0x30
 80022ac:	4b2f      	ldr	r3, [pc, #188]	; (800236c <LCD_IO_Init+0xe4>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80022b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022be:	2301      	movs	r3, #1
 80022c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80022c6:	2302      	movs	r3, #2
 80022c8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80022ca:	f107 030c 	add.w	r3, r7, #12
 80022ce:	4619      	mov	r1, r3
 80022d0:	4827      	ldr	r0, [pc, #156]	; (8002370 <LCD_IO_Init+0xe8>)
 80022d2:	f001 fda1 	bl	8003e18 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <LCD_IO_Init+0xe4>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	4a23      	ldr	r2, [pc, #140]	; (800236c <LCD_IO_Init+0xe4>)
 80022e0:	f043 0308 	orr.w	r3, r3, #8
 80022e4:	6313      	str	r3, [r2, #48]	; 0x30
 80022e6:	4b21      	ldr	r3, [pc, #132]	; (800236c <LCD_IO_Init+0xe4>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80022f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022f8:	2301      	movs	r3, #1
 80022fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002300:	2302      	movs	r3, #2
 8002302:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	4619      	mov	r1, r3
 800230a:	4819      	ldr	r0, [pc, #100]	; (8002370 <LCD_IO_Init+0xe8>)
 800230c:	f001 fd84 	bl	8003e18 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <LCD_IO_Init+0xe4>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	4a14      	ldr	r2, [pc, #80]	; (800236c <LCD_IO_Init+0xe4>)
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	6313      	str	r3, [r2, #48]	; 0x30
 8002320:	4b12      	ldr	r3, [pc, #72]	; (800236c <LCD_IO_Init+0xe4>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800232c:	2304      	movs	r3, #4
 800232e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002330:	2301      	movs	r3, #1
 8002332:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002338:	2302      	movs	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800233c:	f107 030c 	add.w	r3, r7, #12
 8002340:	4619      	mov	r1, r3
 8002342:	480c      	ldr	r0, [pc, #48]	; (8002374 <LCD_IO_Init+0xec>)
 8002344:	f001 fd68 	bl	8003e18 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002348:	2200      	movs	r2, #0
 800234a:	2104      	movs	r1, #4
 800234c:	4809      	ldr	r0, [pc, #36]	; (8002374 <LCD_IO_Init+0xec>)
 800234e:	f001 ff0f 	bl	8004170 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002352:	2201      	movs	r2, #1
 8002354:	2104      	movs	r1, #4
 8002356:	4807      	ldr	r0, [pc, #28]	; (8002374 <LCD_IO_Init+0xec>)
 8002358:	f001 ff0a 	bl	8004170 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 800235c:	f7ff feb6 	bl	80020cc <SPIx_Init>
  }
}
 8002360:	bf00      	nop
 8002362:	3720      	adds	r7, #32
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	200006ac 	.word	0x200006ac
 800236c:	40023800 	.word	0x40023800
 8002370:	40020c00 	.word	0x40020c00
 8002374:	40020800 	.word	0x40020800

08002378 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002382:	2201      	movs	r2, #1
 8002384:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002388:	480a      	ldr	r0, [pc, #40]	; (80023b4 <LCD_IO_WriteData+0x3c>)
 800238a:	f001 fef1 	bl	8004170 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800238e:	2200      	movs	r2, #0
 8002390:	2104      	movs	r1, #4
 8002392:	4809      	ldr	r0, [pc, #36]	; (80023b8 <LCD_IO_WriteData+0x40>)
 8002394:	f001 feec 	bl	8004170 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fef0 	bl	8002180 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023a0:	2201      	movs	r2, #1
 80023a2:	2104      	movs	r1, #4
 80023a4:	4804      	ldr	r0, [pc, #16]	; (80023b8 <LCD_IO_WriteData+0x40>)
 80023a6:	f001 fee3 	bl	8004170 <HAL_GPIO_WritePin>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40020c00 	.word	0x40020c00
 80023b8:	40020800 	.word	0x40020800

080023bc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80023c6:	2200      	movs	r2, #0
 80023c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023cc:	480a      	ldr	r0, [pc, #40]	; (80023f8 <LCD_IO_WriteReg+0x3c>)
 80023ce:	f001 fecf 	bl	8004170 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80023d2:	2200      	movs	r2, #0
 80023d4:	2104      	movs	r1, #4
 80023d6:	4809      	ldr	r0, [pc, #36]	; (80023fc <LCD_IO_WriteReg+0x40>)
 80023d8:	f001 feca 	bl	8004170 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fecd 	bl	8002180 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023e6:	2201      	movs	r2, #1
 80023e8:	2104      	movs	r1, #4
 80023ea:	4804      	ldr	r0, [pc, #16]	; (80023fc <LCD_IO_WriteReg+0x40>)
 80023ec:	f001 fec0 	bl	8004170 <HAL_GPIO_WritePin>
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40020c00 	.word	0x40020c00
 80023fc:	40020800 	.word	0x40020800

08002400 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	460a      	mov	r2, r1
 800240a:	80fb      	strh	r3, [r7, #6]
 800240c:	4613      	mov	r3, r2
 800240e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002414:	2200      	movs	r2, #0
 8002416:	2104      	movs	r1, #4
 8002418:	4810      	ldr	r0, [pc, #64]	; (800245c <LCD_IO_ReadData+0x5c>)
 800241a:	f001 fea9 	bl	8004170 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800241e:	2200      	movs	r2, #0
 8002420:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002424:	480e      	ldr	r0, [pc, #56]	; (8002460 <LCD_IO_ReadData+0x60>)
 8002426:	f001 fea3 	bl	8004170 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fea7 	bl	8002180 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002432:	797b      	ldrb	r3, [r7, #5]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fe83 	bl	8002140 <SPIx_Read>
 800243a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800243c:	2201      	movs	r2, #1
 800243e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002442:	4807      	ldr	r0, [pc, #28]	; (8002460 <LCD_IO_ReadData+0x60>)
 8002444:	f001 fe94 	bl	8004170 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002448:	2201      	movs	r2, #1
 800244a:	2104      	movs	r1, #4
 800244c:	4803      	ldr	r0, [pc, #12]	; (800245c <LCD_IO_ReadData+0x5c>)
 800244e:	f001 fe8f 	bl	8004170 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002452:	68fb      	ldr	r3, [r7, #12]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40020800 	.word	0x40020800
 8002460:	40020c00 	.word	0x40020c00

08002464 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 ff79 	bl	8003364 <HAL_Delay>
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8002482:	2300      	movs	r3, #0
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <GYRO_IO_Init+0x8c>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	4a1f      	ldr	r2, [pc, #124]	; (8002508 <GYRO_IO_Init+0x8c>)
 800248c:	f043 0304 	orr.w	r3, r3, #4
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <GYRO_IO_Init+0x8c>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800249e:	2302      	movs	r3, #2
 80024a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 80024aa:	2301      	movs	r3, #1
 80024ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80024ae:	f107 030c 	add.w	r3, r7, #12
 80024b2:	4619      	mov	r1, r3
 80024b4:	4815      	ldr	r0, [pc, #84]	; (800250c <GYRO_IO_Init+0x90>)
 80024b6:	f001 fcaf 	bl	8003e18 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 80024ba:	2201      	movs	r2, #1
 80024bc:	2102      	movs	r1, #2
 80024be:	4813      	ldr	r0, [pc, #76]	; (800250c <GYRO_IO_Init+0x90>)
 80024c0:	f001 fe56 	bl	8004170 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	607b      	str	r3, [r7, #4]
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <GYRO_IO_Init+0x8c>)
 80024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024cc:	4a0e      	ldr	r2, [pc, #56]	; (8002508 <GYRO_IO_Init+0x8c>)
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	6313      	str	r3, [r2, #48]	; 0x30
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <GYRO_IO_Init+0x8c>)
 80024d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80024e0:	2306      	movs	r3, #6
 80024e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80024e8:	2302      	movs	r3, #2
 80024ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80024f0:	f107 030c 	add.w	r3, r7, #12
 80024f4:	4619      	mov	r1, r3
 80024f6:	4806      	ldr	r0, [pc, #24]	; (8002510 <GYRO_IO_Init+0x94>)
 80024f8:	f001 fc8e 	bl	8003e18 <HAL_GPIO_Init>

  SPIx_Init();
 80024fc:	f7ff fde6 	bl	80020cc <SPIx_Init>
}
 8002500:	bf00      	nop
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40023800 	.word	0x40023800
 800250c:	40020800 	.word	0x40020800
 8002510:	40020000 	.word	0x40020000

08002514 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	70fb      	strb	r3, [r7, #3]
 8002520:	4613      	mov	r3, r2
 8002522:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002524:	883b      	ldrh	r3, [r7, #0]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d903      	bls.n	8002532 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002530:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002532:	2200      	movs	r2, #0
 8002534:	2102      	movs	r1, #2
 8002536:	480f      	ldr	r0, [pc, #60]	; (8002574 <GYRO_IO_Write+0x60>)
 8002538:	f001 fe1a 	bl	8004170 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fe3c 	bl	80021bc <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002544:	e00a      	b.n	800255c <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fe36 	bl	80021bc <SPIx_WriteRead>
    NumByteToWrite--;
 8002550:	883b      	ldrh	r3, [r7, #0]
 8002552:	3b01      	subs	r3, #1
 8002554:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3301      	adds	r3, #1
 800255a:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 800255c:	883b      	ldrh	r3, [r7, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f1      	bne.n	8002546 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8002562:	2201      	movs	r2, #1
 8002564:	2102      	movs	r1, #2
 8002566:	4803      	ldr	r0, [pc, #12]	; (8002574 <GYRO_IO_Write+0x60>)
 8002568:	f001 fe02 	bl	8004170 <HAL_GPIO_WritePin>
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	40020800 	.word	0x40020800

08002578 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	70fb      	strb	r3, [r7, #3]
 8002584:	4613      	mov	r3, r2
 8002586:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002588:	883b      	ldrh	r3, [r7, #0]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d904      	bls.n	8002598 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800258e:	78fb      	ldrb	r3, [r7, #3]
 8002590:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002594:	70fb      	strb	r3, [r7, #3]
 8002596:	e003      	b.n	80025a0 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8002598:	78fb      	ldrb	r3, [r7, #3]
 800259a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800259e:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80025a0:	2200      	movs	r2, #0
 80025a2:	2102      	movs	r1, #2
 80025a4:	4810      	ldr	r0, [pc, #64]	; (80025e8 <GYRO_IO_Read+0x70>)
 80025a6:	f001 fde3 	bl	8004170 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80025aa:	78fb      	ldrb	r3, [r7, #3]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fe05 	bl	80021bc <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80025b2:	e00c      	b.n	80025ce <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80025b4:	2000      	movs	r0, #0
 80025b6:	f7ff fe01 	bl	80021bc <SPIx_WriteRead>
 80025ba:	4603      	mov	r3, r0
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80025c2:	883b      	ldrh	r3, [r7, #0]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3301      	adds	r3, #1
 80025cc:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80025ce:	883b      	ldrh	r3, [r7, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1ef      	bne.n	80025b4 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80025d4:	2201      	movs	r2, #1
 80025d6:	2102      	movs	r1, #2
 80025d8:	4803      	ldr	r0, [pc, #12]	; (80025e8 <GYRO_IO_Read+0x70>)
 80025da:	f001 fdc9 	bl	8004170 <HAL_GPIO_WritePin>
}  
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40020800 	.word	0x40020800

080025ec <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80025f6:	2300      	movs	r3, #0
 80025f8:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 80025fa:	2300      	movs	r3, #0
 80025fc:	703b      	strb	r3, [r7, #0]
 80025fe:	2300      	movs	r3, #0
 8002600:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8002602:	4b2b      	ldr	r3, [pc, #172]	; (80026b0 <BSP_GYRO_Init+0xc4>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	4798      	blx	r3
 8002608:	4603      	mov	r3, r0
 800260a:	2bd4      	cmp	r3, #212	; 0xd4
 800260c:	d005      	beq.n	800261a <BSP_GYRO_Init+0x2e>
 800260e:	4b28      	ldr	r3, [pc, #160]	; (80026b0 <BSP_GYRO_Init+0xc4>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	4798      	blx	r3
 8002614:	4603      	mov	r3, r0
 8002616:	2bd5      	cmp	r3, #213	; 0xd5
 8002618:	d145      	bne.n	80026a6 <BSP_GYRO_Init+0xba>
  {	
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800261a:	4b26      	ldr	r3, [pc, #152]	; (80026b4 <BSP_GYRO_Init+0xc8>)
 800261c:	4a24      	ldr	r2, [pc, #144]	; (80026b0 <BSP_GYRO_Init+0xc4>)
 800261e:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8002620:	2308      	movs	r3, #8
 8002622:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002624:	2300      	movs	r3, #0
 8002626:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8002628:	2307      	movs	r3, #7
 800262a:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 800262c:	2330      	movs	r3, #48	; 0x30
 800262e:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8002630:	2300      	movs	r3, #0
 8002632:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8002634:	2300      	movs	r3, #0
 8002636:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8002638:	2310      	movs	r3, #16
 800263a:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800263c:	793a      	ldrb	r2, [r7, #4]
 800263e:	797b      	ldrb	r3, [r7, #5]
 8002640:	4313      	orrs	r3, r2
 8002642:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002644:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002646:	4313      	orrs	r3, r2
 8002648:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800264a:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800264c:	4313      	orrs	r3, r2
 800264e:	b2db      	uxtb	r3, r3
 8002650:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8002652:	7a3a      	ldrb	r2, [r7, #8]
 8002654:	7a7b      	ldrb	r3, [r7, #9]
 8002656:	4313      	orrs	r3, r2
 8002658:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 800265a:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800265c:	4313      	orrs	r3, r2
 800265e:	b2db      	uxtb	r3, r3
 8002660:	b29b      	uxth	r3, r3
 8002662:	021b      	lsls	r3, r3, #8
 8002664:	b29a      	uxth	r2, r3
 8002666:	89bb      	ldrh	r3, [r7, #12]
 8002668:	4313      	orrs	r3, r2
 800266a:	81bb      	strh	r3, [r7, #12]
    
    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <BSP_GYRO_Init+0xc8>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	89ba      	ldrh	r2, [r7, #12]
 8002674:	4610      	mov	r0, r2
 8002676:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 8002678:	2300      	movs	r3, #0
 800267a:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 800267c:	2300      	movs	r3, #0
 800267e:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002680:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002682:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8002684:	4313      	orrs	r3, r2
 8002686:	b2db      	uxtb	r3, r3
 8002688:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <BSP_GYRO_Init+0xc8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	89ba      	ldrh	r2, [r7, #12]
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	4610      	mov	r0, r2
 8002696:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002698:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <BSP_GYRO_Init+0xc8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269e:	2010      	movs	r0, #16
 80026a0:	4798      	blx	r3

    ret = GYRO_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	2000003c 	.word	0x2000003c
 80026b4:	200006b0 	.word	0x200006b0

080026b8 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <BSP_GYRO_GetXYZ+0x24>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d004      	beq.n	80026d4 <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 80026ca:	4b04      	ldr	r3, [pc, #16]	; (80026dc <BSP_GYRO_GetXYZ+0x24>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	4798      	blx	r3
  }
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	200006b0 	.word	0x200006b0

080026e0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80026e4:	4b2d      	ldr	r3, [pc, #180]	; (800279c <BSP_LCD_Init+0xbc>)
 80026e6:	4a2e      	ldr	r2, [pc, #184]	; (80027a0 <BSP_LCD_Init+0xc0>)
 80026e8:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80026ea:	4b2c      	ldr	r3, [pc, #176]	; (800279c <BSP_LCD_Init+0xbc>)
 80026ec:	2209      	movs	r2, #9
 80026ee:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80026f0:	4b2a      	ldr	r3, [pc, #168]	; (800279c <BSP_LCD_Init+0xbc>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80026f6:	4b29      	ldr	r3, [pc, #164]	; (800279c <BSP_LCD_Init+0xbc>)
 80026f8:	221d      	movs	r2, #29
 80026fa:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80026fc:	4b27      	ldr	r3, [pc, #156]	; (800279c <BSP_LCD_Init+0xbc>)
 80026fe:	2203      	movs	r2, #3
 8002700:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002702:	4b26      	ldr	r3, [pc, #152]	; (800279c <BSP_LCD_Init+0xbc>)
 8002704:	f240 120d 	movw	r2, #269	; 0x10d
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <BSP_LCD_Init+0xbc>)
 800270c:	f240 1243 	movw	r2, #323	; 0x143
 8002710:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002712:	4b22      	ldr	r3, [pc, #136]	; (800279c <BSP_LCD_Init+0xbc>)
 8002714:	f240 1217 	movw	r2, #279	; 0x117
 8002718:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800271a:	4b20      	ldr	r3, [pc, #128]	; (800279c <BSP_LCD_Init+0xbc>)
 800271c:	f240 1247 	movw	r2, #327	; 0x147
 8002720:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002722:	4b1e      	ldr	r3, [pc, #120]	; (800279c <BSP_LCD_Init+0xbc>)
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800272a:	4b1c      	ldr	r3, [pc, #112]	; (800279c <BSP_LCD_Init+0xbc>)
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <BSP_LCD_Init+0xbc>)
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <BSP_LCD_Init+0xc4>)
 800273c:	2208      	movs	r2, #8
 800273e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002740:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <BSP_LCD_Init+0xc4>)
 8002742:	22c0      	movs	r2, #192	; 0xc0
 8002744:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002746:	4b17      	ldr	r3, [pc, #92]	; (80027a4 <BSP_LCD_Init+0xc4>)
 8002748:	2204      	movs	r2, #4
 800274a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800274c:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <BSP_LCD_Init+0xc4>)
 800274e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002754:	4813      	ldr	r0, [pc, #76]	; (80027a4 <BSP_LCD_Init+0xc4>)
 8002756:	f003 ff31 	bl	80065bc <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <BSP_LCD_Init+0xbc>)
 800275c:	2200      	movs	r2, #0
 800275e:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002760:	4b0e      	ldr	r3, [pc, #56]	; (800279c <BSP_LCD_Init+0xbc>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002766:	4b0d      	ldr	r3, [pc, #52]	; (800279c <BSP_LCD_Init+0xbc>)
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <BSP_LCD_Init+0xbc>)
 800276e:	2200      	movs	r2, #0
 8002770:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002772:	f000 fab7 	bl	8002ce4 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002776:	4809      	ldr	r0, [pc, #36]	; (800279c <BSP_LCD_Init+0xbc>)
 8002778:	f001 fd14 	bl	80041a4 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <BSP_LCD_Init+0xc8>)
 800277e:	4a0b      	ldr	r2, [pc, #44]	; (80027ac <BSP_LCD_Init+0xcc>)
 8002780:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <BSP_LCD_Init+0xc8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 800278a:	f000 fbdf 	bl	8002f4c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800278e:	4808      	ldr	r0, [pc, #32]	; (80027b0 <BSP_LCD_Init+0xd0>)
 8002790:	f000 f8ce 	bl	8002930 <BSP_LCD_SetFont>

  return LCD_OK;
 8002794:	2300      	movs	r3, #0
}  
 8002796:	4618      	mov	r0, r3
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	200006b4 	.word	0x200006b4
 80027a0:	40016800 	.word	0x40016800
 80027a4:	2000079c 	.word	0x2000079c
 80027a8:	200007e8 	.word	0x200007e8
 80027ac:	20000004 	.word	0x20000004
 80027b0:	20000074 	.word	0x20000074

080027b4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <BSP_LCD_GetXSize+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027be:	4798      	blx	r3
 80027c0:	4603      	mov	r3, r0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200007e8 	.word	0x200007e8

080027cc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80027d0:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <BSP_LCD_GetYSize+0x14>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d6:	4798      	blx	r3
 80027d8:	4603      	mov	r3, r0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200007e8 	.word	0x200007e8

080027e4 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b090      	sub	sp, #64	; 0x40
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	6039      	str	r1, [r7, #0]
 80027ee:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80027f4:	f7ff ffde 	bl	80027b4 <BSP_LCD_GetXSize>
 80027f8:	4603      	mov	r3, r0
 80027fa:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002800:	f7ff ffe4 	bl	80027cc <BSP_LCD_GetYSize>
 8002804:	4603      	mov	r3, r0
 8002806:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002808:	2300      	movs	r3, #0
 800280a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002810:	23ff      	movs	r3, #255	; 0xff
 8002812:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002824:	2300      	movs	r3, #0
 8002826:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800282a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800282e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002830:	2307      	movs	r3, #7
 8002832:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002834:	f7ff ffbe 	bl	80027b4 <BSP_LCD_GetXSize>
 8002838:	4603      	mov	r3, r0
 800283a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800283c:	f7ff ffc6 	bl	80027cc <BSP_LCD_GetYSize>
 8002840:	4603      	mov	r3, r0
 8002842:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002844:	88fa      	ldrh	r2, [r7, #6]
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	4619      	mov	r1, r3
 800284c:	4814      	ldr	r0, [pc, #80]	; (80028a0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800284e:	f001 fd83 	bl	8004358 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002852:	88fa      	ldrh	r2, [r7, #6]
 8002854:	4913      	ldr	r1, [pc, #76]	; (80028a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002856:	4613      	mov	r3, r2
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	3304      	adds	r3, #4
 8002862:	f04f 32ff 	mov.w	r2, #4294967295
 8002866:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002868:	88fa      	ldrh	r2, [r7, #6]
 800286a:	490e      	ldr	r1, [pc, #56]	; (80028a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 800286c:	4613      	mov	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	4413      	add	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	3308      	adds	r3, #8
 8002878:	4a0b      	ldr	r2, [pc, #44]	; (80028a8 <BSP_LCD_LayerDefaultInit+0xc4>)
 800287a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800287c:	88fa      	ldrh	r2, [r7, #6]
 800287e:	4909      	ldr	r1, [pc, #36]	; (80028a4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800288e:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002890:	4803      	ldr	r0, [pc, #12]	; (80028a0 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002892:	f001 fd9f 	bl	80043d4 <HAL_LTDC_EnableDither>
}
 8002896:	bf00      	nop
 8002898:	3740      	adds	r7, #64	; 0x40
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	200006b4 	.word	0x200006b4
 80028a4:	200007d0 	.word	0x200007d0
 80028a8:	20000074 	.word	0x20000074

080028ac <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80028b4:	4a04      	ldr	r2, [pc, #16]	; (80028c8 <BSP_LCD_SelectLayer+0x1c>)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6013      	str	r3, [r2, #0]
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	200007cc 	.word	0x200007cc

080028cc <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80028d4:	4b07      	ldr	r3, [pc, #28]	; (80028f4 <BSP_LCD_SetTextColor+0x28>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4907      	ldr	r1, [pc, #28]	; (80028f8 <BSP_LCD_SetTextColor+0x2c>)
 80028da:	4613      	mov	r3, r2
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	601a      	str	r2, [r3, #0]
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	200007cc 	.word	0x200007cc
 80028f8:	200007d0 	.word	0x200007d0

080028fc <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <BSP_LCD_SetBackColor+0x2c>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4908      	ldr	r1, [pc, #32]	; (800292c <BSP_LCD_SetBackColor+0x30>)
 800290a:	4613      	mov	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	3304      	adds	r3, #4
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	601a      	str	r2, [r3, #0]
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	200007cc 	.word	0x200007cc
 800292c:	200007d0 	.word	0x200007d0

08002930 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002938:	4b08      	ldr	r3, [pc, #32]	; (800295c <BSP_LCD_SetFont+0x2c>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4908      	ldr	r1, [pc, #32]	; (8002960 <BSP_LCD_SetFont+0x30>)
 800293e:	4613      	mov	r3, r2
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	3308      	adds	r3, #8
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	601a      	str	r2, [r3, #0]
}
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	200007cc 	.word	0x200007cc
 8002960:	200007d0 	.word	0x200007d0

08002964 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002966:	b085      	sub	sp, #20
 8002968:	af02      	add	r7, sp, #8
 800296a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <BSP_LCD_Clear+0x48>)
 800296e:	681c      	ldr	r4, [r3, #0]
 8002970:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <BSP_LCD_Clear+0x48>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a0e      	ldr	r2, [pc, #56]	; (80029b0 <BSP_LCD_Clear+0x4c>)
 8002976:	2134      	movs	r1, #52	; 0x34
 8002978:	fb01 f303 	mul.w	r3, r1, r3
 800297c:	4413      	add	r3, r2
 800297e:	335c      	adds	r3, #92	; 0x5c
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	461e      	mov	r6, r3
 8002984:	f7ff ff16 	bl	80027b4 <BSP_LCD_GetXSize>
 8002988:	4605      	mov	r5, r0
 800298a:	f7ff ff1f 	bl	80027cc <BSP_LCD_GetYSize>
 800298e:	4602      	mov	r2, r0
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	2300      	movs	r3, #0
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	4613      	mov	r3, r2
 800299a:	462a      	mov	r2, r5
 800299c:	4631      	mov	r1, r6
 800299e:	4620      	mov	r0, r4
 80029a0:	f000 fa9c 	bl	8002edc <FillBuffer>
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029ac:	200007cc 	.word	0x200007cc
 80029b0:	200006b4 	.word	0x200006b4

080029b4 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80029b4:	b590      	push	{r4, r7, lr}
 80029b6:	b08b      	sub	sp, #44	; 0x2c
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4604      	mov	r4, r0
 80029bc:	4608      	mov	r0, r1
 80029be:	4611      	mov	r1, r2
 80029c0:	461a      	mov	r2, r3
 80029c2:	4623      	mov	r3, r4
 80029c4:	80fb      	strh	r3, [r7, #6]
 80029c6:	4603      	mov	r3, r0
 80029c8:	80bb      	strh	r3, [r7, #4]
 80029ca:	460b      	mov	r3, r1
 80029cc:	807b      	strh	r3, [r7, #2]
 80029ce:	4613      	mov	r3, r2
 80029d0:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80029d2:	2300      	movs	r3, #0
 80029d4:	823b      	strh	r3, [r7, #16]
 80029d6:	2300      	movs	r3, #0
 80029d8:	81fb      	strh	r3, [r7, #14]
 80029da:	2300      	movs	r3, #0
 80029dc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80029de:	2300      	movs	r3, #0
 80029e0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80029e2:	2300      	movs	r3, #0
 80029e4:	847b      	strh	r3, [r7, #34]	; 0x22
 80029e6:	2300      	movs	r3, #0
 80029e8:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80029ea:	2300      	movs	r3, #0
 80029ec:	83fb      	strh	r3, [r7, #30]
 80029ee:	2300      	movs	r3, #0
 80029f0:	83bb      	strh	r3, [r7, #28]
 80029f2:	2300      	movs	r3, #0
 80029f4:	837b      	strh	r3, [r7, #26]
 80029f6:	2300      	movs	r3, #0
 80029f8:	833b      	strh	r3, [r7, #24]
 80029fa:	2300      	movs	r3, #0
 80029fc:	82fb      	strh	r3, [r7, #22]
 80029fe:	2300      	movs	r3, #0
 8002a00:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002a02:	2300      	movs	r3, #0
 8002a04:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8002a06:	887a      	ldrh	r2, [r7, #2]
 8002a08:	88fb      	ldrh	r3, [r7, #6]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	bfb8      	it	lt
 8002a10:	425b      	neglt	r3, r3
 8002a12:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8002a14:	883a      	ldrh	r2, [r7, #0]
 8002a16:	88bb      	ldrh	r3, [r7, #4]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	bfb8      	it	lt
 8002a1e:	425b      	neglt	r3, r3
 8002a20:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8002a22:	88fb      	ldrh	r3, [r7, #6]
 8002a24:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8002a26:	88bb      	ldrh	r3, [r7, #4]
 8002a28:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8002a2a:	887a      	ldrh	r2, [r7, #2]
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d304      	bcc.n	8002a3c <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002a32:	2301      	movs	r3, #1
 8002a34:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002a36:	2301      	movs	r3, #1
 8002a38:	843b      	strh	r3, [r7, #32]
 8002a3a:	e005      	b.n	8002a48 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002a3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a40:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a46:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8002a48:	883a      	ldrh	r2, [r7, #0]
 8002a4a:	88bb      	ldrh	r3, [r7, #4]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d304      	bcc.n	8002a5a <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002a50:	2301      	movs	r3, #1
 8002a52:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002a54:	2301      	movs	r3, #1
 8002a56:	83bb      	strh	r3, [r7, #28]
 8002a58:	e005      	b.n	8002a66 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002a5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a5e:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002a60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a64:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002a66:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002a6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	db10      	blt.n	8002a94 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002a72:	2300      	movs	r3, #0
 8002a74:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002a76:	2300      	movs	r3, #0
 8002a78:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002a7a:	8a3b      	ldrh	r3, [r7, #16]
 8002a7c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002a7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002a82:	0fda      	lsrs	r2, r3, #31
 8002a84:	4413      	add	r3, r2
 8002a86:	105b      	asrs	r3, r3, #1
 8002a88:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8002a8a:	89fb      	ldrh	r3, [r7, #14]
 8002a8c:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8002a8e:	8a3b      	ldrh	r3, [r7, #16]
 8002a90:	82bb      	strh	r3, [r7, #20]
 8002a92:	e00f      	b.n	8002ab4 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002a94:	2300      	movs	r3, #0
 8002a96:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002a98:	2300      	movs	r3, #0
 8002a9a:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002a9c:	89fb      	ldrh	r3, [r7, #14]
 8002a9e:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002aa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aa4:	0fda      	lsrs	r2, r3, #31
 8002aa6:	4413      	add	r3, r2
 8002aa8:	105b      	asrs	r3, r3, #1
 8002aaa:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002aac:	8a3b      	ldrh	r3, [r7, #16]
 8002aae:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8002ab0:	89fb      	ldrh	r3, [r7, #14]
 8002ab2:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	827b      	strh	r3, [r7, #18]
 8002ab8:	e037      	b.n	8002b2a <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8002aba:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002abc:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <BSP_LCD_DrawLine+0x18c>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4c20      	ldr	r4, [pc, #128]	; (8002b44 <BSP_LCD_DrawLine+0x190>)
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4423      	add	r3, r4
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	f000 f9dd 	bl	8002e90 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8002ad6:	8b3a      	ldrh	r2, [r7, #24]
 8002ad8:	8afb      	ldrh	r3, [r7, #22]
 8002ada:	4413      	add	r3, r2
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002ae0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002ae4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	db0e      	blt.n	8002b0a <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8002aec:	8b3a      	ldrh	r2, [r7, #24]
 8002aee:	8b7b      	ldrh	r3, [r7, #26]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002af6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002af8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002afa:	4413      	add	r3, r2
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002b00:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b02:	8bfb      	ldrh	r3, [r7, #30]
 8002b04:	4413      	add	r3, r2
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8002b0a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002b0c:	8c3b      	ldrh	r3, [r7, #32]
 8002b0e:	4413      	add	r3, r2
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002b14:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b16:	8bbb      	ldrh	r3, [r7, #28]
 8002b18:	4413      	add	r3, r2
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002b1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	827b      	strh	r3, [r7, #18]
 8002b2a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002b2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	ddc1      	ble.n	8002aba <BSP_LCD_DrawLine+0x106>
  }
}
 8002b36:	bf00      	nop
 8002b38:	bf00      	nop
 8002b3a:	372c      	adds	r7, #44	; 0x2c
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd90      	pop	{r4, r7, pc}
 8002b40:	200007cc 	.word	0x200007cc
 8002b44:	200007d0 	.word	0x200007d0

08002b48 <BSP_LCD_FillTriangle>:
  * @param  Y2: the point 2 y position
  * @param  X3: the point 3 x position
  * @param  Y3: the point 3 y position
  */
void BSP_LCD_FillTriangle(uint16_t X1, uint16_t X2, uint16_t X3, uint16_t Y1, uint16_t Y2, uint16_t Y3)
{ 
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b08b      	sub	sp, #44	; 0x2c
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4604      	mov	r4, r0
 8002b50:	4608      	mov	r0, r1
 8002b52:	4611      	mov	r1, r2
 8002b54:	461a      	mov	r2, r3
 8002b56:	4623      	mov	r3, r4
 8002b58:	80fb      	strh	r3, [r7, #6]
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	80bb      	strh	r3, [r7, #4]
 8002b5e:	460b      	mov	r3, r1
 8002b60:	807b      	strh	r3, [r7, #2]
 8002b62:	4613      	mov	r3, r2
 8002b64:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8002b66:	2300      	movs	r3, #0
 8002b68:	823b      	strh	r3, [r7, #16]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	81fb      	strh	r3, [r7, #14]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002b72:	2300      	movs	r3, #0
 8002b74:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002b76:	2300      	movs	r3, #0
 8002b78:	847b      	strh	r3, [r7, #34]	; 0x22
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8002b7e:	2300      	movs	r3, #0
 8002b80:	83fb      	strh	r3, [r7, #30]
 8002b82:	2300      	movs	r3, #0
 8002b84:	83bb      	strh	r3, [r7, #28]
 8002b86:	2300      	movs	r3, #0
 8002b88:	837b      	strh	r3, [r7, #26]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	833b      	strh	r3, [r7, #24]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	82fb      	strh	r3, [r7, #22]
 8002b92:	2300      	movs	r3, #0
 8002b94:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8002b9a:	88ba      	ldrh	r2, [r7, #4]
 8002b9c:	88fb      	ldrh	r3, [r7, #6]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	bfb8      	it	lt
 8002ba4:	425b      	neglt	r3, r3
 8002ba6:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8002ba8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002baa:	883b      	ldrh	r3, [r7, #0]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	bfb8      	it	lt
 8002bb2:	425b      	neglt	r3, r3
 8002bb4:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8002bb6:	88fb      	ldrh	r3, [r7, #6]
 8002bb8:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8002bba:	883b      	ldrh	r3, [r7, #0]
 8002bbc:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8002bbe:	88ba      	ldrh	r2, [r7, #4]
 8002bc0:	88fb      	ldrh	r3, [r7, #6]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d304      	bcc.n	8002bd0 <BSP_LCD_FillTriangle+0x88>
  {
    xinc1 = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	843b      	strh	r3, [r7, #32]
 8002bce:	e005      	b.n	8002bdc <BSP_LCD_FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bd4:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002bd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bda:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8002bdc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002bde:	883b      	ldrh	r3, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d304      	bcc.n	8002bee <BSP_LCD_FillTriangle+0xa6>
  {
    yinc1 = 1;
 8002be4:	2301      	movs	r3, #1
 8002be6:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002be8:	2301      	movs	r3, #1
 8002bea:	83bb      	strh	r3, [r7, #28]
 8002bec:	e005      	b.n	8002bfa <BSP_LCD_FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf2:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002bf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf8:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002bfa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002bfe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	db10      	blt.n	8002c28 <BSP_LCD_FillTriangle+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002c06:	2300      	movs	r3, #0
 8002c08:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002c0e:	8a3b      	ldrh	r3, [r7, #16]
 8002c10:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002c12:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c16:	0fda      	lsrs	r2, r3, #31
 8002c18:	4413      	add	r3, r2
 8002c1a:	105b      	asrs	r3, r3, #1
 8002c1c:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8002c1e:	89fb      	ldrh	r3, [r7, #14]
 8002c20:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8002c22:	8a3b      	ldrh	r3, [r7, #16]
 8002c24:	82bb      	strh	r3, [r7, #20]
 8002c26:	e00f      	b.n	8002c48 <BSP_LCD_FillTriangle+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002c28:	2300      	movs	r3, #0
 8002c2a:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002c30:	89fb      	ldrh	r3, [r7, #14]
 8002c32:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002c34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c38:	0fda      	lsrs	r2, r3, #31
 8002c3a:	4413      	add	r3, r2
 8002c3c:	105b      	asrs	r3, r3, #1
 8002c3e:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002c40:	8a3b      	ldrh	r3, [r7, #16]
 8002c42:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8002c44:	89fb      	ldrh	r3, [r7, #14]
 8002c46:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002c48:	2300      	movs	r3, #0
 8002c4a:	827b      	strh	r3, [r7, #18]
 8002c4c:	e02f      	b.n	8002cae <BSP_LCD_FillTriangle+0x166>
  {
    BSP_LCD_DrawLine(x, y, X3, Y3);
 8002c4e:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002c50:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002c52:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002c54:	887a      	ldrh	r2, [r7, #2]
 8002c56:	f7ff fead 	bl	80029b4 <BSP_LCD_DrawLine>
    
    num += numadd;              /* Increase the numerator by the top of the fraction */
 8002c5a:	8b3a      	ldrh	r2, [r7, #24]
 8002c5c:	8afb      	ldrh	r3, [r7, #22]
 8002c5e:	4413      	add	r3, r2
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 8002c64:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002c68:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	db0e      	blt.n	8002c8e <BSP_LCD_FillTriangle+0x146>
    {
      num -= den;               /* Calculate the new numerator value */
 8002c70:	8b3a      	ldrh	r2, [r7, #24]
 8002c72:	8b7b      	ldrh	r3, [r7, #26]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8002c7a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c7c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002c7e:	4413      	add	r3, r2
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 8002c84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c86:	8bfb      	ldrh	r3, [r7, #30]
 8002c88:	4413      	add	r3, r2
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8002c8e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c90:	8c3b      	ldrh	r3, [r7, #32]
 8002c92:	4413      	add	r3, r2
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8002c98:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c9a:	8bbb      	ldrh	r3, [r7, #28]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002ca2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3301      	adds	r3, #1
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	827b      	strh	r3, [r7, #18]
 8002cae:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002cb2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	ddc9      	ble.n	8002c4e <BSP_LCD_FillTriangle+0x106>
  } 
}
 8002cba:	bf00      	nop
 8002cbc:	bf00      	nop
 8002cbe:	372c      	adds	r7, #44	; 0x2c
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd90      	pop	{r4, r7, pc}

08002cc4 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8002cc8:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <BSP_LCD_DisplayOn+0x1c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002cd2:	4b03      	ldr	r3, [pc, #12]	; (8002ce0 <BSP_LCD_DisplayOn+0x1c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	4798      	blx	r3
  }
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200007e8 	.word	0x200007e8

08002ce4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08e      	sub	sp, #56	; 0x38
 8002ce8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	623b      	str	r3, [r7, #32]
 8002cee:	4b61      	ldr	r3, [pc, #388]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	4a60      	ldr	r2, [pc, #384]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002cf4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cfa:	4b5e      	ldr	r3, [pc, #376]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d02:	623b      	str	r3, [r7, #32]
 8002d04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	4b5a      	ldr	r3, [pc, #360]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a59      	ldr	r2, [pc, #356]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b57      	ldr	r3, [pc, #348]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	4b53      	ldr	r3, [pc, #332]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a52      	ldr	r2, [pc, #328]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b50      	ldr	r3, [pc, #320]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	4b4c      	ldr	r3, [pc, #304]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a4b      	ldr	r2, [pc, #300]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d48:	f043 0302 	orr.w	r3, r3, #2
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b49      	ldr	r3, [pc, #292]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	4b45      	ldr	r3, [pc, #276]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	4a44      	ldr	r2, [pc, #272]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d64:	f043 0304 	orr.w	r3, r3, #4
 8002d68:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6a:	4b42      	ldr	r3, [pc, #264]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f003 0304 	and.w	r3, r3, #4
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b3e      	ldr	r3, [pc, #248]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a3d      	ldr	r2, [pc, #244]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d80:	f043 0308 	orr.w	r3, r3, #8
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b3b      	ldr	r3, [pc, #236]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	60bb      	str	r3, [r7, #8]
 8002d96:	4b37      	ldr	r3, [pc, #220]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a36      	ldr	r2, [pc, #216]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002d9c:	f043 0320 	orr.w	r3, r3, #32
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b34      	ldr	r3, [pc, #208]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0320 	and.w	r3, r3, #32
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	607b      	str	r3, [r7, #4]
 8002db2:	4b30      	ldr	r3, [pc, #192]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	4a2f      	ldr	r2, [pc, #188]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002db8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dbe:	4b2d      	ldr	r3, [pc, #180]	; (8002e74 <BSP_LCD_MspInit+0x190>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc6:	607b      	str	r3, [r7, #4]
 8002dc8:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002dca:	f641 0358 	movw	r3, #6232	; 0x1858
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002ddc:	230e      	movs	r3, #14
 8002dde:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002de4:	4619      	mov	r1, r3
 8002de6:	4824      	ldr	r0, [pc, #144]	; (8002e78 <BSP_LCD_MspInit+0x194>)
 8002de8:	f001 f816 	bl	8003e18 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002dec:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002df2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002df6:	4619      	mov	r1, r3
 8002df8:	4820      	ldr	r0, [pc, #128]	; (8002e7c <BSP_LCD_MspInit+0x198>)
 8002dfa:	f001 f80d 	bl	8003e18 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002dfe:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002e02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002e04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e08:	4619      	mov	r1, r3
 8002e0a:	481d      	ldr	r0, [pc, #116]	; (8002e80 <BSP_LCD_MspInit+0x19c>)
 8002e0c:	f001 f804 	bl	8003e18 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002e10:	2348      	movs	r3, #72	; 0x48
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e18:	4619      	mov	r1, r3
 8002e1a:	481a      	ldr	r0, [pc, #104]	; (8002e84 <BSP_LCD_MspInit+0x1a0>)
 8002e1c:	f000 fffc 	bl	8003e18 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8002e26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4816      	ldr	r0, [pc, #88]	; (8002e88 <BSP_LCD_MspInit+0x1a4>)
 8002e2e:	f000 fff3 	bl	8003e18 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002e32:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002e38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4813      	ldr	r0, [pc, #76]	; (8002e8c <BSP_LCD_MspInit+0x1a8>)
 8002e40:	f000 ffea 	bl	8003e18 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002e44:	2303      	movs	r3, #3
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8002e48:	2309      	movs	r3, #9
 8002e4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e50:	4619      	mov	r1, r3
 8002e52:	480a      	ldr	r0, [pc, #40]	; (8002e7c <BSP_LCD_MspInit+0x198>)
 8002e54:	f000 ffe0 	bl	8003e18 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002e58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e62:	4619      	mov	r1, r3
 8002e64:	4809      	ldr	r0, [pc, #36]	; (8002e8c <BSP_LCD_MspInit+0x1a8>)
 8002e66:	f000 ffd7 	bl	8003e18 <HAL_GPIO_Init>
}
 8002e6a:	bf00      	nop
 8002e6c:	3738      	adds	r7, #56	; 0x38
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	40020400 	.word	0x40020400
 8002e80:	40020800 	.word	0x40020800
 8002e84:	40020c00 	.word	0x40020c00
 8002e88:	40021400 	.word	0x40021400
 8002e8c:	40021800 	.word	0x40021800

08002e90 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002e90:	b5b0      	push	{r4, r5, r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	603a      	str	r2, [r7, #0]
 8002e9a:	80fb      	strh	r3, [r7, #6]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002ea0:	4b0c      	ldr	r3, [pc, #48]	; (8002ed4 <BSP_LCD_DrawPixel+0x44>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0c      	ldr	r2, [pc, #48]	; (8002ed8 <BSP_LCD_DrawPixel+0x48>)
 8002ea6:	2134      	movs	r1, #52	; 0x34
 8002ea8:	fb01 f303 	mul.w	r3, r1, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	335c      	adds	r3, #92	; 0x5c
 8002eb0:	681c      	ldr	r4, [r3, #0]
 8002eb2:	88bd      	ldrh	r5, [r7, #4]
 8002eb4:	f7ff fc7e 	bl	80027b4 <BSP_LCD_GetXSize>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	fb03 f205 	mul.w	r2, r3, r5
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4423      	add	r3, r4
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	6013      	str	r3, [r2, #0]
}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ed4:	200007cc 	.word	0x200007cc
 8002ed8:	200006b4 	.word	0x200006b4

08002edc <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af02      	add	r7, sp, #8
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002eea:	4b16      	ldr	r3, [pc, #88]	; (8002f44 <FillBuffer+0x68>)
 8002eec:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002ef0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002ef2:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <FillBuffer+0x68>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002ef8:	4a12      	ldr	r2, [pc, #72]	; (8002f44 <FillBuffer+0x68>)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002efe:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <FillBuffer+0x68>)
 8002f00:	4a11      	ldr	r2, [pc, #68]	; (8002f48 <FillBuffer+0x6c>)
 8002f02:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002f04:	480f      	ldr	r0, [pc, #60]	; (8002f44 <FillBuffer+0x68>)
 8002f06:	f000 fcf1 	bl	80038ec <HAL_DMA2D_Init>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d115      	bne.n	8002f3c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002f10:	68f9      	ldr	r1, [r7, #12]
 8002f12:	480c      	ldr	r0, [pc, #48]	; (8002f44 <FillBuffer+0x68>)
 8002f14:	f000 fe52 	bl	8003bbc <HAL_DMA2D_ConfigLayer>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10e      	bne.n	8002f3c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69f9      	ldr	r1, [r7, #28]
 8002f28:	4806      	ldr	r0, [pc, #24]	; (8002f44 <FillBuffer+0x68>)
 8002f2a:	f000 fd32 	bl	8003992 <HAL_DMA2D_Start>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d103      	bne.n	8002f3c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002f34:	210a      	movs	r1, #10
 8002f36:	4803      	ldr	r0, [pc, #12]	; (8002f44 <FillBuffer+0x68>)
 8002f38:	f000 fd56 	bl	80039e8 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002f3c:	bf00      	nop
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	2000075c 	.word	0x2000075c
 8002f48:	4002b000 	.word	0x4002b000

08002f4c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002f50:	4b29      	ldr	r3, [pc, #164]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f52:	4a2a      	ldr	r2, [pc, #168]	; (8002ffc <BSP_SDRAM_Init+0xb0>)
 8002f54:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002f56:	4b2a      	ldr	r3, [pc, #168]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f58:	2202      	movs	r2, #2
 8002f5a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002f5c:	4b28      	ldr	r3, [pc, #160]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f5e:	2207      	movs	r2, #7
 8002f60:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002f62:	4b27      	ldr	r3, [pc, #156]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f64:	2204      	movs	r2, #4
 8002f66:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002f68:	4b25      	ldr	r3, [pc, #148]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f6a:	2207      	movs	r2, #7
 8002f6c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002f6e:	4b24      	ldr	r3, [pc, #144]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f70:	2202      	movs	r2, #2
 8002f72:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002f74:	4b22      	ldr	r3, [pc, #136]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f76:	2202      	movs	r2, #2
 8002f78:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002f7a:	4b21      	ldr	r3, [pc, #132]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002f80:	4b1d      	ldr	r3, [pc, #116]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002f86:	4b1c      	ldr	r3, [pc, #112]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002f8c:	4b1a      	ldr	r3, [pc, #104]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f8e:	2204      	movs	r2, #4
 8002f90:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002f92:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f94:	2210      	movs	r2, #16
 8002f96:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002f98:	4b17      	ldr	r3, [pc, #92]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002f9a:	2240      	movs	r2, #64	; 0x40
 8002f9c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002f9e:	4b16      	ldr	r3, [pc, #88]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fa0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002fa4:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002fa6:	4b14      	ldr	r3, [pc, #80]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002fac:	4b12      	ldr	r3, [pc, #72]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fb2:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002fb4:	4b10      	ldr	r3, [pc, #64]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002fba:	4b0f      	ldr	r3, [pc, #60]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fc0:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	480c      	ldr	r0, [pc, #48]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fc6:	f000 f87f 	bl	80030c8 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002fca:	490d      	ldr	r1, [pc, #52]	; (8003000 <BSP_SDRAM_Init+0xb4>)
 8002fcc:	480a      	ldr	r0, [pc, #40]	; (8002ff8 <BSP_SDRAM_Init+0xac>)
 8002fce:	f003 fcb5 	bl	800693c <HAL_SDRAM_Init>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002fd8:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <BSP_SDRAM_Init+0xb8>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	e002      	b.n	8002fe6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002fe0:	4b08      	ldr	r3, [pc, #32]	; (8003004 <BSP_SDRAM_Init+0xb8>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002fe6:	f240 506a 	movw	r0, #1386	; 0x56a
 8002fea:	f000 f80d 	bl	8003008 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002fee:	4b05      	ldr	r3, [pc, #20]	; (8003004 <BSP_SDRAM_Init+0xb8>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	200007ec 	.word	0x200007ec
 8002ffc:	a0000140 	.word	0xa0000140
 8003000:	20000820 	.word	0x20000820
 8003004:	2000007c 	.word	0x2000007c

08003008 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003014:	4b2a      	ldr	r3, [pc, #168]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800301c:	2208      	movs	r2, #8
 800301e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003020:	4b27      	ldr	r3, [pc, #156]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003022:	2201      	movs	r2, #1
 8003024:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003026:	4b26      	ldr	r3, [pc, #152]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003028:	2200      	movs	r2, #0
 800302a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800302c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003030:	4923      	ldr	r1, [pc, #140]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003032:	4824      	ldr	r0, [pc, #144]	; (80030c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003034:	f003 fcc0 	bl	80069b8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003038:	2001      	movs	r0, #1
 800303a:	f000 f993 	bl	8003364 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800303e:	4b20      	ldr	r3, [pc, #128]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003040:	2202      	movs	r2, #2
 8003042:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003044:	4b1e      	ldr	r3, [pc, #120]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003046:	2208      	movs	r2, #8
 8003048:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800304a:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800304c:	2201      	movs	r2, #1
 800304e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003050:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003052:	2200      	movs	r2, #0
 8003054:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003056:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800305a:	4919      	ldr	r1, [pc, #100]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800305c:	4819      	ldr	r0, [pc, #100]	; (80030c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800305e:	f003 fcab 	bl	80069b8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003062:	4b17      	ldr	r3, [pc, #92]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003064:	2203      	movs	r2, #3
 8003066:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003068:	4b15      	ldr	r3, [pc, #84]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800306a:	2208      	movs	r2, #8
 800306c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800306e:	4b14      	ldr	r3, [pc, #80]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003070:	2204      	movs	r2, #4
 8003072:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003074:	4b12      	ldr	r3, [pc, #72]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003076:	2200      	movs	r2, #0
 8003078:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800307a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800307e:	4910      	ldr	r1, [pc, #64]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003080:	4810      	ldr	r0, [pc, #64]	; (80030c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003082:	f003 fc99 	bl	80069b8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003086:	f44f 730c 	mov.w	r3, #560	; 0x230
 800308a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800308e:	2204      	movs	r2, #4
 8003090:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003092:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003094:	2208      	movs	r2, #8
 8003096:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003098:	4b09      	ldr	r3, [pc, #36]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800309a:	2201      	movs	r2, #1
 800309c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a07      	ldr	r2, [pc, #28]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80030a2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80030a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030a8:	4905      	ldr	r1, [pc, #20]	; (80030c0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80030aa:	4806      	ldr	r0, [pc, #24]	; (80030c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80030ac:	f003 fc84 	bl	80069b8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4804      	ldr	r0, [pc, #16]	; (80030c4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80030b4:	f003 fcb5 	bl	8006a22 <HAL_SDRAM_ProgramRefreshRate>
}
 80030b8:	bf00      	nop
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	2000083c 	.word	0x2000083c
 80030c4:	200007ec 	.word	0x200007ec

080030c8 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b090      	sub	sp, #64	; 0x40
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80ec 	beq.w	80032b2 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80030de:	4b77      	ldr	r3, [pc, #476]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80030e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e2:	4a76      	ldr	r2, [pc, #472]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80030e4:	f043 0301 	orr.w	r3, r3, #1
 80030e8:	6393      	str	r3, [r2, #56]	; 0x38
 80030ea:	4b74      	ldr	r3, [pc, #464]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80030f4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
 80030fa:	4b70      	ldr	r3, [pc, #448]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	4a6f      	ldr	r2, [pc, #444]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003100:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003104:	6313      	str	r3, [r2, #48]	; 0x30
 8003106:	4b6d      	ldr	r3, [pc, #436]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	623b      	str	r3, [r7, #32]
 8003116:	4b69      	ldr	r3, [pc, #420]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	4a68      	ldr	r2, [pc, #416]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 800311c:	f043 0302 	orr.w	r3, r3, #2
 8003120:	6313      	str	r3, [r2, #48]	; 0x30
 8003122:	4b66      	ldr	r3, [pc, #408]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	623b      	str	r3, [r7, #32]
 800312c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
 8003132:	4b62      	ldr	r3, [pc, #392]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	4a61      	ldr	r2, [pc, #388]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	6313      	str	r3, [r2, #48]	; 0x30
 800313e:	4b5f      	ldr	r3, [pc, #380]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
 800314e:	4b5b      	ldr	r3, [pc, #364]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a5a      	ldr	r2, [pc, #360]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003154:	f043 0308 	orr.w	r3, r3, #8
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	4b58      	ldr	r3, [pc, #352]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	61bb      	str	r3, [r7, #24]
 8003164:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	4b54      	ldr	r3, [pc, #336]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	4a53      	ldr	r2, [pc, #332]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003170:	f043 0310 	orr.w	r3, r3, #16
 8003174:	6313      	str	r3, [r2, #48]	; 0x30
 8003176:	4b51      	ldr	r3, [pc, #324]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	f003 0310 	and.w	r3, r3, #16
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	4b4d      	ldr	r3, [pc, #308]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	4a4c      	ldr	r2, [pc, #304]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 800318c:	f043 0320 	orr.w	r3, r3, #32
 8003190:	6313      	str	r3, [r2, #48]	; 0x30
 8003192:	4b4a      	ldr	r3, [pc, #296]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	4b46      	ldr	r3, [pc, #280]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a6:	4a45      	ldr	r2, [pc, #276]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80031a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ac:	6313      	str	r3, [r2, #48]	; 0x30
 80031ae:	4b43      	ldr	r3, [pc, #268]	; (80032bc <BSP_SDRAM_MspInit+0x1f4>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80031ba:	2302      	movs	r3, #2
 80031bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80031be:	2302      	movs	r3, #2
 80031c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80031c2:	2300      	movs	r3, #0
 80031c4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80031c6:	230c      	movs	r3, #12
 80031c8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80031ca:	2360      	movs	r3, #96	; 0x60
 80031cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80031ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031d2:	4619      	mov	r1, r3
 80031d4:	483a      	ldr	r0, [pc, #232]	; (80032c0 <BSP_SDRAM_MspInit+0x1f8>)
 80031d6:	f000 fe1f 	bl	8003e18 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80031da:	2301      	movs	r3, #1
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80031de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031e2:	4619      	mov	r1, r3
 80031e4:	4837      	ldr	r0, [pc, #220]	; (80032c4 <BSP_SDRAM_MspInit+0x1fc>)
 80031e6:	f000 fe17 	bl	8003e18 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80031ea:	f24c 7303 	movw	r3, #50947	; 0xc703
 80031ee:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80031f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031f4:	4619      	mov	r1, r3
 80031f6:	4834      	ldr	r0, [pc, #208]	; (80032c8 <BSP_SDRAM_MspInit+0x200>)
 80031f8:	f000 fe0e 	bl	8003e18 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80031fc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003200:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003202:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003206:	4619      	mov	r1, r3
 8003208:	4830      	ldr	r0, [pc, #192]	; (80032cc <BSP_SDRAM_MspInit+0x204>)
 800320a:	f000 fe05 	bl	8003e18 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800320e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003212:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003214:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003218:	4619      	mov	r1, r3
 800321a:	482d      	ldr	r0, [pc, #180]	; (80032d0 <BSP_SDRAM_MspInit+0x208>)
 800321c:	f000 fdfc 	bl	8003e18 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003220:	f248 1333 	movw	r3, #33075	; 0x8133
 8003224:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003226:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800322a:	4619      	mov	r1, r3
 800322c:	4829      	ldr	r0, [pc, #164]	; (80032d4 <BSP_SDRAM_MspInit+0x20c>)
 800322e:	f000 fdf3 	bl	8003e18 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003232:	4b29      	ldr	r3, [pc, #164]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003234:	2200      	movs	r2, #0
 8003236:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003238:	4b27      	ldr	r3, [pc, #156]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 800323a:	2280      	movs	r2, #128	; 0x80
 800323c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800323e:	4b26      	ldr	r3, [pc, #152]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003240:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003244:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003248:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800324c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800324e:	4b22      	ldr	r3, [pc, #136]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003250:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003254:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003258:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800325c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800325e:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003260:	2200      	movs	r2, #0
 8003262:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003264:	4b1c      	ldr	r3, [pc, #112]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003266:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800326a:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800326c:	4b1a      	ldr	r3, [pc, #104]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 800326e:	2200      	movs	r2, #0
 8003270:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003272:	4b19      	ldr	r3, [pc, #100]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003274:	2203      	movs	r2, #3
 8003276:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003278:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 800327a:	2200      	movs	r2, #0
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800327e:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003286:	4a15      	ldr	r2, [pc, #84]	; (80032dc <BSP_SDRAM_MspInit+0x214>)
 8003288:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a12      	ldr	r2, [pc, #72]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 800328e:	631a      	str	r2, [r3, #48]	; 0x30
 8003290:	4a11      	ldr	r2, [pc, #68]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003296:	4810      	ldr	r0, [pc, #64]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 8003298:	f000 fa18 	bl	80036cc <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 800329c:	480e      	ldr	r0, [pc, #56]	; (80032d8 <BSP_SDRAM_MspInit+0x210>)
 800329e:	f000 f967 	bl	8003570 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80032a2:	2200      	movs	r2, #0
 80032a4:	210f      	movs	r1, #15
 80032a6:	2038      	movs	r0, #56	; 0x38
 80032a8:	f000 f938 	bl	800351c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80032ac:	2038      	movs	r0, #56	; 0x38
 80032ae:	f000 f951 	bl	8003554 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80032b2:	bf00      	nop
 80032b4:	3740      	adds	r7, #64	; 0x40
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800
 80032c0:	40020400 	.word	0x40020400
 80032c4:	40020800 	.word	0x40020800
 80032c8:	40020c00 	.word	0x40020c00
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40021400 	.word	0x40021400
 80032d4:	40021800 	.word	0x40021800
 80032d8:	2000084c 	.word	0x2000084c
 80032dc:	40026410 	.word	0x40026410

080032e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032e4:	4b0e      	ldr	r3, [pc, #56]	; (8003320 <HAL_Init+0x40>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0d      	ldr	r2, [pc, #52]	; (8003320 <HAL_Init+0x40>)
 80032ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_Init+0x40>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a0a      	ldr	r2, [pc, #40]	; (8003320 <HAL_Init+0x40>)
 80032f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032fc:	4b08      	ldr	r3, [pc, #32]	; (8003320 <HAL_Init+0x40>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a07      	ldr	r2, [pc, #28]	; (8003320 <HAL_Init+0x40>)
 8003302:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003306:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003308:	2003      	movs	r0, #3
 800330a:	f000 f8fc 	bl	8003506 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800330e:	200f      	movs	r0, #15
 8003310:	f7fe f99c 	bl	800164c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003314:	f7fe f96e 	bl	80015f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	40023c00 	.word	0x40023c00

08003324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003328:	4b06      	ldr	r3, [pc, #24]	; (8003344 <HAL_IncTick+0x20>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	461a      	mov	r2, r3
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_IncTick+0x24>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4413      	add	r3, r2
 8003334:	4a04      	ldr	r2, [pc, #16]	; (8003348 <HAL_IncTick+0x24>)
 8003336:	6013      	str	r3, [r2, #0]
}
 8003338:	bf00      	nop
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000084 	.word	0x20000084
 8003348:	200008ac 	.word	0x200008ac

0800334c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return uwTick;
 8003350:	4b03      	ldr	r3, [pc, #12]	; (8003360 <HAL_GetTick+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	200008ac 	.word	0x200008ac

08003364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800336c:	f7ff ffee 	bl	800334c <HAL_GetTick>
 8003370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337c:	d005      	beq.n	800338a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <HAL_Delay+0x44>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800338a:	bf00      	nop
 800338c:	f7ff ffde 	bl	800334c <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	429a      	cmp	r2, r3
 800339a:	d8f7      	bhi.n	800338c <HAL_Delay+0x28>
  {
  }
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000084 	.word	0x20000084

080033ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033bc:	4b0c      	ldr	r3, [pc, #48]	; (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033c8:	4013      	ands	r3, r2
 80033ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033de:	4a04      	ldr	r2, [pc, #16]	; (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	60d3      	str	r3, [r2, #12]
}
 80033e4:	bf00      	nop
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f8:	4b04      	ldr	r3, [pc, #16]	; (800340c <__NVIC_GetPriorityGrouping+0x18>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 0307 	and.w	r3, r3, #7
}
 8003402:	4618      	mov	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	2b00      	cmp	r3, #0
 8003420:	db0b      	blt.n	800343a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	f003 021f 	and.w	r2, r3, #31
 8003428:	4907      	ldr	r1, [pc, #28]	; (8003448 <__NVIC_EnableIRQ+0x38>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	2001      	movs	r0, #1
 8003432:	fa00 f202 	lsl.w	r2, r0, r2
 8003436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	e000e100 	.word	0xe000e100

0800344c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	; (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	; (800349c <__NVIC_SetPriority+0x50>)
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	; 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
         );
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	; 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ff4c 	bl	80033ac <__NVIC_SetPriorityGrouping>
}
 8003514:	bf00      	nop
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800352e:	f7ff ff61 	bl	80033f4 <__NVIC_GetPriorityGrouping>
 8003532:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	68b9      	ldr	r1, [r7, #8]
 8003538:	6978      	ldr	r0, [r7, #20]
 800353a:	f7ff ffb1 	bl	80034a0 <NVIC_EncodePriority>
 800353e:	4602      	mov	r2, r0
 8003540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003544:	4611      	mov	r1, r2
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff ff80 	bl	800344c <__NVIC_SetPriority>
}
 800354c:	bf00      	nop
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff ff54 	bl	8003410 <__NVIC_EnableIRQ>
}
 8003568:	bf00      	nop
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800357c:	f7ff fee6 	bl	800334c <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e099      	b.n	80036c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2202      	movs	r2, #2
 8003590:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0201 	bic.w	r2, r2, #1
 80035aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ac:	e00f      	b.n	80035ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ae:	f7ff fecd 	bl	800334c <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b05      	cmp	r3, #5
 80035ba:	d908      	bls.n	80035ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2203      	movs	r2, #3
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e078      	b.n	80036c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1e8      	bne.n	80035ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4b38      	ldr	r3, [pc, #224]	; (80036c8 <HAL_DMA_Init+0x158>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003606:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003612:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	4313      	orrs	r3, r2
 800361e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	2b04      	cmp	r3, #4
 8003626:	d107      	bne.n	8003638 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003630:	4313      	orrs	r3, r2
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	697a      	ldr	r2, [r7, #20]
 800363e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f023 0307 	bic.w	r3, r3, #7
 800364e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	4313      	orrs	r3, r2
 8003658:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	2b04      	cmp	r3, #4
 8003660:	d117      	bne.n	8003692 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	4313      	orrs	r3, r2
 800366a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00e      	beq.n	8003692 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f8bd 	bl	80037f4 <DMA_CheckFifoParam>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2240      	movs	r2, #64	; 0x40
 8003684:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800368e:	2301      	movs	r3, #1
 8003690:	e016      	b.n	80036c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f874 	bl	8003788 <DMA_CalcBaseAndBitshift>
 80036a0:	4603      	mov	r3, r0
 80036a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a8:	223f      	movs	r2, #63	; 0x3f
 80036aa:	409a      	lsls	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	f010803f 	.word	0xf010803f

080036cc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e050      	b.n	8003780 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d101      	bne.n	80036ee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80036ea:	2302      	movs	r3, #2
 80036ec:	e048      	b.n	8003780 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0201 	bic.w	r2, r2, #1
 80036fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2200      	movs	r2, #0
 800370c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2200      	movs	r2, #0
 800371c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2200      	movs	r2, #0
 8003724:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2221      	movs	r2, #33	; 0x21
 800372c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f82a 	bl	8003788 <DMA_CalcBaseAndBitshift>
 8003734:	4603      	mov	r3, r0
 8003736:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	223f      	movs	r2, #63	; 0x3f
 8003762:	409a      	lsls	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	3b10      	subs	r3, #16
 8003798:	4a14      	ldr	r2, [pc, #80]	; (80037ec <DMA_CalcBaseAndBitshift+0x64>)
 800379a:	fba2 2303 	umull	r2, r3, r2, r3
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037a2:	4a13      	ldr	r2, [pc, #76]	; (80037f0 <DMA_CalcBaseAndBitshift+0x68>)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4413      	add	r3, r2
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d909      	bls.n	80037ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037be:	f023 0303 	bic.w	r3, r3, #3
 80037c2:	1d1a      	adds	r2, r3, #4
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	659a      	str	r2, [r3, #88]	; 0x58
 80037c8:	e007      	b.n	80037da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037d2:	f023 0303 	bic.w	r3, r3, #3
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	aaaaaaab 	.word	0xaaaaaaab
 80037f0:	080133f4 	.word	0x080133f4

080037f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11f      	bne.n	800384e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d856      	bhi.n	80038c2 <DMA_CheckFifoParam+0xce>
 8003814:	a201      	add	r2, pc, #4	; (adr r2, 800381c <DMA_CheckFifoParam+0x28>)
 8003816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381a:	bf00      	nop
 800381c:	0800382d 	.word	0x0800382d
 8003820:	0800383f 	.word	0x0800383f
 8003824:	0800382d 	.word	0x0800382d
 8003828:	080038c3 	.word	0x080038c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003830:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d046      	beq.n	80038c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800383c:	e043      	b.n	80038c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003846:	d140      	bne.n	80038ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800384c:	e03d      	b.n	80038ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003856:	d121      	bne.n	800389c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b03      	cmp	r3, #3
 800385c:	d837      	bhi.n	80038ce <DMA_CheckFifoParam+0xda>
 800385e:	a201      	add	r2, pc, #4	; (adr r2, 8003864 <DMA_CheckFifoParam+0x70>)
 8003860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003864:	08003875 	.word	0x08003875
 8003868:	0800387b 	.word	0x0800387b
 800386c:	08003875 	.word	0x08003875
 8003870:	0800388d 	.word	0x0800388d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
      break;
 8003878:	e030      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d025      	beq.n	80038d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388a:	e022      	b.n	80038d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003890:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003894:	d11f      	bne.n	80038d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800389a:	e01c      	b.n	80038d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d903      	bls.n	80038aa <DMA_CheckFifoParam+0xb6>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d003      	beq.n	80038b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038a8:	e018      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	73fb      	strb	r3, [r7, #15]
      break;
 80038ae:	e015      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00e      	beq.n	80038da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	73fb      	strb	r3, [r7, #15]
      break;
 80038c0:	e00b      	b.n	80038da <DMA_CheckFifoParam+0xe6>
      break;
 80038c2:	bf00      	nop
 80038c4:	e00a      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038c6:	bf00      	nop
 80038c8:	e008      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038ca:	bf00      	nop
 80038cc:	e006      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038ce:	bf00      	nop
 80038d0:	e004      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038d2:	bf00      	nop
 80038d4:	e002      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;   
 80038d6:	bf00      	nop
 80038d8:	e000      	b.n	80038dc <DMA_CheckFifoParam+0xe8>
      break;
 80038da:	bf00      	nop
    }
  } 
  
  return status; 
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop

080038ec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e03b      	b.n	8003976 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f833 	bl	800397e <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393c:	f023 0107 	bic.w	r1, r3, #7
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003956:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68d1      	ldr	r1, [r2, #12]
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	430b      	orrs	r3, r1
 8003964:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af02      	add	r7, sp, #8
 8003998:	60f8      	str	r0, [r7, #12]
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	607a      	str	r2, [r7, #4]
 800399e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_DMA2D_Start+0x1c>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e018      	b.n	80039e0 <HAL_DMA2D_Start+0x4e>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2202      	movs	r2, #2
 80039ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	68b9      	ldr	r1, [r7, #8]
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 f989 	bl	8003ce0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f042 0201 	orr.w	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d056      	beq.n	8003ab2 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a04:	f7ff fca2 	bl	800334c <HAL_GetTick>
 8003a08:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003a0a:	e04b      	b.n	8003aa4 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d023      	beq.n	8003a66 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f003 0320 	and.w	r3, r3, #32
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a2c:	f043 0202 	orr.w	r2, r3, #2
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a42:	f043 0201 	orr.w	r2, r3, #1
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2221      	movs	r2, #33	; 0x21
 8003a50:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2204      	movs	r2, #4
 8003a56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e0a5      	b.n	8003bb2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6c:	d01a      	beq.n	8003aa4 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a6e:	f7ff fc6d 	bl	800334c <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d302      	bcc.n	8003a84 <HAL_DMA2D_PollForTransfer+0x9c>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10f      	bne.n	8003aa4 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e086      	b.n	8003bb2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d0ac      	beq.n	8003a0c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	f003 0320 	and.w	r3, r3, #32
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d061      	beq.n	8003b98 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ad4:	f7ff fc3a 	bl	800334c <HAL_GetTick>
 8003ad8:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003ada:	e056      	b.n	8003b8a <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d02e      	beq.n	8003b4c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afc:	f043 0204 	orr.w	r2, r3, #4
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b12:	f043 0202 	orr.w	r2, r3, #2
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d005      	beq.n	8003b30 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b28:	f043 0201 	orr.w	r2, r3, #1
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2229      	movs	r2, #41	; 0x29
 8003b36:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e032      	b.n	8003bb2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b52:	d01a      	beq.n	8003b8a <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b54:	f7ff fbfa 	bl	800334c <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d302      	bcc.n	8003b6a <HAL_DMA2D_PollForTransfer+0x182>
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10f      	bne.n	8003b8a <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6e:	f043 0220 	orr.w	r2, r3, #32
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e013      	b.n	8003bb2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 0310 	and.w	r3, r3, #16
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0a1      	beq.n	8003adc <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2212      	movs	r2, #18
 8003b9e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_DMA2D_ConfigLayer+0x20>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e079      	b.n	8003cd0 <HAL_DMA2D_ConfigLayer+0x114>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	3318      	adds	r3, #24
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	041b      	lsls	r3, r3, #16
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003c06:	4b35      	ldr	r3, [pc, #212]	; (8003cdc <HAL_DMA2D_ConfigLayer+0x120>)
 8003c08:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b0a      	cmp	r3, #10
 8003c10:	d003      	beq.n	8003c1a <HAL_DMA2D_ConfigLayer+0x5e>
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b09      	cmp	r3, #9
 8003c18:	d107      	bne.n	8003c2a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	e005      	b.n	8003c36 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	061b      	lsls	r3, r3, #24
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d120      	bne.n	8003c7e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	43db      	mvns	r3, r3
 8003c46:	ea02 0103 	and.w	r1, r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	430a      	orrs	r2, r1
 8003c52:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	6812      	ldr	r2, [r2, #0]
 8003c5c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b0a      	cmp	r3, #10
 8003c64:	d003      	beq.n	8003c6e <HAL_DMA2D_ConfigLayer+0xb2>
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2b09      	cmp	r3, #9
 8003c6c:	d127      	bne.n	8003cbe <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003c7a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c7c:	e01f      	b.n	8003cbe <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69da      	ldr	r2, [r3, #28]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	43db      	mvns	r3, r3
 8003c88:	ea02 0103 	and.w	r1, r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	6812      	ldr	r2, [r2, #0]
 8003c9e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b0a      	cmp	r3, #10
 8003ca6:	d003      	beq.n	8003cb0 <HAL_DMA2D_ConfigLayer+0xf4>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b09      	cmp	r3, #9
 8003cae:	d106      	bne.n	8003cbe <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003cbc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	371c      	adds	r7, #28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	ff03000f 	.word	0xff03000f

08003ce0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b08b      	sub	sp, #44	; 0x2c
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	041a      	lsls	r2, r3, #16
 8003cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d18:	d174      	bne.n	8003e04 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003d20:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003d28:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003d30:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d108      	bne.n	8003d52 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	431a      	orrs	r2, r3
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003d50:	e053      	b.n	8003dfa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d106      	bne.n	8003d68 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	627b      	str	r3, [r7, #36]	; 0x24
 8003d66:	e048      	b.n	8003dfa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d111      	bne.n	8003d94 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	0cdb      	lsrs	r3, r3, #19
 8003d74:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	0a9b      	lsrs	r3, r3, #10
 8003d7a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	08db      	lsrs	r3, r3, #3
 8003d80:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	02db      	lsls	r3, r3, #11
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
 8003d92:	e032      	b.n	8003dfa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	2b03      	cmp	r3, #3
 8003d9a:	d117      	bne.n	8003dcc <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	0fdb      	lsrs	r3, r3, #31
 8003da0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	0cdb      	lsrs	r3, r3, #19
 8003da6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	0adb      	lsrs	r3, r3, #11
 8003dac:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	08db      	lsrs	r3, r3, #3
 8003db2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	029b      	lsls	r3, r3, #10
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	6a3b      	ldr	r3, [r7, #32]
 8003dc0:	03db      	lsls	r3, r3, #15
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dca:	e016      	b.n	8003dfa <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	0f1b      	lsrs	r3, r3, #28
 8003dd0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	0d1b      	lsrs	r3, r3, #20
 8003dd6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	0b1b      	lsrs	r3, r3, #12
 8003ddc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	091b      	lsrs	r3, r3, #4
 8003de2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	011a      	lsls	r2, r3, #4
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	021b      	lsls	r3, r3, #8
 8003dec:	431a      	orrs	r2, r3
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	031b      	lsls	r3, r3, #12
 8003df2:	4313      	orrs	r3, r2
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e00:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003e02:	e003      	b.n	8003e0c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	60da      	str	r2, [r3, #12]
}
 8003e0c:	bf00      	nop
 8003e0e:	372c      	adds	r7, #44	; 0x2c
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61fb      	str	r3, [r7, #28]
 8003e32:	e177      	b.n	8004124 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e34:	2201      	movs	r2, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	f040 8166 	bne.w	800411e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d005      	beq.n	8003e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d130      	bne.n	8003ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	2203      	movs	r2, #3
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	f003 0201 	and.w	r2, r3, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d017      	beq.n	8003f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d123      	bne.n	8003f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	08da      	lsrs	r2, r3, #3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3208      	adds	r2, #8
 8003f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	220f      	movs	r2, #15
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4013      	ands	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	08da      	lsrs	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3208      	adds	r2, #8
 8003f56:	69b9      	ldr	r1, [r7, #24]
 8003f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0203 	and.w	r2, r3, #3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80c0 	beq.w	800411e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	4b66      	ldr	r3, [pc, #408]	; (800413c <HAL_GPIO_Init+0x324>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	4a65      	ldr	r2, [pc, #404]	; (800413c <HAL_GPIO_Init+0x324>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	; 0x44
 8003fae:	4b63      	ldr	r3, [pc, #396]	; (800413c <HAL_GPIO_Init+0x324>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fba:	4a61      	ldr	r2, [pc, #388]	; (8004140 <HAL_GPIO_Init+0x328>)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a58      	ldr	r2, [pc, #352]	; (8004144 <HAL_GPIO_Init+0x32c>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d037      	beq.n	8004056 <HAL_GPIO_Init+0x23e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a57      	ldr	r2, [pc, #348]	; (8004148 <HAL_GPIO_Init+0x330>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d031      	beq.n	8004052 <HAL_GPIO_Init+0x23a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a56      	ldr	r2, [pc, #344]	; (800414c <HAL_GPIO_Init+0x334>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d02b      	beq.n	800404e <HAL_GPIO_Init+0x236>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a55      	ldr	r2, [pc, #340]	; (8004150 <HAL_GPIO_Init+0x338>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d025      	beq.n	800404a <HAL_GPIO_Init+0x232>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a54      	ldr	r2, [pc, #336]	; (8004154 <HAL_GPIO_Init+0x33c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01f      	beq.n	8004046 <HAL_GPIO_Init+0x22e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a53      	ldr	r2, [pc, #332]	; (8004158 <HAL_GPIO_Init+0x340>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d019      	beq.n	8004042 <HAL_GPIO_Init+0x22a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a52      	ldr	r2, [pc, #328]	; (800415c <HAL_GPIO_Init+0x344>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_GPIO_Init+0x226>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a51      	ldr	r2, [pc, #324]	; (8004160 <HAL_GPIO_Init+0x348>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d00d      	beq.n	800403a <HAL_GPIO_Init+0x222>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a50      	ldr	r2, [pc, #320]	; (8004164 <HAL_GPIO_Init+0x34c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d007      	beq.n	8004036 <HAL_GPIO_Init+0x21e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a4f      	ldr	r2, [pc, #316]	; (8004168 <HAL_GPIO_Init+0x350>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d101      	bne.n	8004032 <HAL_GPIO_Init+0x21a>
 800402e:	2309      	movs	r3, #9
 8004030:	e012      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004032:	230a      	movs	r3, #10
 8004034:	e010      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004036:	2308      	movs	r3, #8
 8004038:	e00e      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800403a:	2307      	movs	r3, #7
 800403c:	e00c      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800403e:	2306      	movs	r3, #6
 8004040:	e00a      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004042:	2305      	movs	r3, #5
 8004044:	e008      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004046:	2304      	movs	r3, #4
 8004048:	e006      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800404a:	2303      	movs	r3, #3
 800404c:	e004      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800404e:	2302      	movs	r3, #2
 8004050:	e002      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004056:	2300      	movs	r3, #0
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	f002 0203 	and.w	r2, r2, #3
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	4093      	lsls	r3, r2
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004068:	4935      	ldr	r1, [pc, #212]	; (8004140 <HAL_GPIO_Init+0x328>)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	3302      	adds	r3, #2
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004076:	4b3d      	ldr	r3, [pc, #244]	; (800416c <HAL_GPIO_Init+0x354>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	43db      	mvns	r3, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4013      	ands	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409a:	4a34      	ldr	r2, [pc, #208]	; (800416c <HAL_GPIO_Init+0x354>)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a0:	4b32      	ldr	r3, [pc, #200]	; (800416c <HAL_GPIO_Init+0x354>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	43db      	mvns	r3, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4013      	ands	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c4:	4a29      	ldr	r2, [pc, #164]	; (800416c <HAL_GPIO_Init+0x354>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040ca:	4b28      	ldr	r3, [pc, #160]	; (800416c <HAL_GPIO_Init+0x354>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4013      	ands	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ee:	4a1f      	ldr	r2, [pc, #124]	; (800416c <HAL_GPIO_Init+0x354>)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f4:	4b1d      	ldr	r3, [pc, #116]	; (800416c <HAL_GPIO_Init+0x354>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	43db      	mvns	r3, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004118:	4a14      	ldr	r2, [pc, #80]	; (800416c <HAL_GPIO_Init+0x354>)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	3301      	adds	r3, #1
 8004122:	61fb      	str	r3, [r7, #28]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b0f      	cmp	r3, #15
 8004128:	f67f ae84 	bls.w	8003e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3724      	adds	r7, #36	; 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40013800 	.word	0x40013800
 8004144:	40020000 	.word	0x40020000
 8004148:	40020400 	.word	0x40020400
 800414c:	40020800 	.word	0x40020800
 8004150:	40020c00 	.word	0x40020c00
 8004154:	40021000 	.word	0x40021000
 8004158:	40021400 	.word	0x40021400
 800415c:	40021800 	.word	0x40021800
 8004160:	40021c00 	.word	0x40021c00
 8004164:	40022000 	.word	0x40022000
 8004168:	40022400 	.word	0x40022400
 800416c:	40013c00 	.word	0x40013c00

08004170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]
 800417c:	4613      	mov	r3, r2
 800417e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004180:	787b      	ldrb	r3, [r7, #1]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004186:	887a      	ldrh	r2, [r7, #2]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800418c:	e003      	b.n	8004196 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	041a      	lsls	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	619a      	str	r2, [r3, #24]
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
	...

080041a4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d101      	bne.n	80041b6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e0bf      	b.n	8004336 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f8ba 	bl	8004344 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80041e6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	6999      	ldr	r1, [r3, #24]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80041fc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6899      	ldr	r1, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	4b4a      	ldr	r3, [pc, #296]	; (8004340 <HAL_LTDC_Init+0x19c>)
 8004218:	400b      	ands	r3, r1
 800421a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	041b      	lsls	r3, r3, #16
 8004222:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6899      	ldr	r1, [r3, #8]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699a      	ldr	r2, [r3, #24]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68d9      	ldr	r1, [r3, #12]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4b3e      	ldr	r3, [pc, #248]	; (8004340 <HAL_LTDC_Init+0x19c>)
 8004246:	400b      	ands	r3, r1
 8004248:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	041b      	lsls	r3, r3, #16
 8004250:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68d9      	ldr	r1, [r3, #12]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1a      	ldr	r2, [r3, #32]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6919      	ldr	r1, [r3, #16]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4b33      	ldr	r3, [pc, #204]	; (8004340 <HAL_LTDC_Init+0x19c>)
 8004274:	400b      	ands	r3, r1
 8004276:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	041b      	lsls	r3, r3, #16
 800427e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6919      	ldr	r1, [r3, #16]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	431a      	orrs	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6959      	ldr	r1, [r3, #20]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4b27      	ldr	r3, [pc, #156]	; (8004340 <HAL_LTDC_Init+0x19c>)
 80042a2:	400b      	ands	r3, r1
 80042a4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042aa:	041b      	lsls	r3, r3, #16
 80042ac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6959      	ldr	r1, [r3, #20]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042ca:	021b      	lsls	r3, r3, #8
 80042cc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80042d4:	041b      	lsls	r3, r3, #16
 80042d6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80042e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0206 	orr.w	r2, r2, #6
 8004312:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699a      	ldr	r2, [r3, #24]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0201 	orr.w	r2, r2, #1
 8004322:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	f000f800 	.word	0xf000f800

08004344 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004358:	b5b0      	push	{r4, r5, r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_LTDC_ConfigLayer+0x1a>
 800436e:	2302      	movs	r3, #2
 8004370:	e02c      	b.n	80043cc <HAL_LTDC_ConfigLayer+0x74>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2202      	movs	r2, #2
 800437e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2134      	movs	r1, #52	; 0x34
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	4413      	add	r3, r2
 800438e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4614      	mov	r4, r2
 8004396:	461d      	mov	r5, r3
 8004398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800439a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800439c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800439e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043a4:	682b      	ldr	r3, [r5, #0]
 80043a6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	68b9      	ldr	r1, [r7, #8]
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f000 f83b 	bl	8004428 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2201      	movs	r2, #1
 80043b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bdb0      	pop	{r4, r5, r7, pc}

080043d4 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d101      	bne.n	80043ea <HAL_LTDC_EnableDither+0x16>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e016      	b.n	8004418 <HAL_LTDC_EnableDither+0x44>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2202      	movs	r2, #2
 80043f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <HAL_LTDC_EnableDither+0x50>)
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	4a09      	ldr	r2, [pc, #36]	; (8004424 <HAL_LTDC_EnableDither+0x50>)
 8004400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004404:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	40016800 	.word	0x40016800

08004428 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004428:	b480      	push	{r7}
 800442a:	b089      	sub	sp, #36	; 0x24
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	0c1b      	lsrs	r3, r3, #16
 8004440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004444:	4413      	add	r3, r2
 8004446:	041b      	lsls	r3, r3, #16
 8004448:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	461a      	mov	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	01db      	lsls	r3, r3, #7
 8004454:	4413      	add	r3, r2
 8004456:	3384      	adds	r3, #132	; 0x84
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	6812      	ldr	r2, [r2, #0]
 800445e:	4611      	mov	r1, r2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	01d2      	lsls	r2, r2, #7
 8004464:	440a      	add	r2, r1
 8004466:	3284      	adds	r2, #132	; 0x84
 8004468:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800446c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	0c1b      	lsrs	r3, r3, #16
 800447a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800447e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004480:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4619      	mov	r1, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	01db      	lsls	r3, r3, #7
 800448c:	440b      	add	r3, r1
 800448e:	3384      	adds	r3, #132	; 0x84
 8004490:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004496:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	68da      	ldr	r2, [r3, #12]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044a6:	4413      	add	r3, r2
 80044a8:	041b      	lsls	r3, r3, #16
 80044aa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	461a      	mov	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	01db      	lsls	r3, r3, #7
 80044b6:	4413      	add	r3, r2
 80044b8:	3384      	adds	r3, #132	; 0x84
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	4611      	mov	r1, r2
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	01d2      	lsls	r2, r2, #7
 80044c6:	440a      	add	r2, r1
 80044c8:	3284      	adds	r2, #132	; 0x84
 80044ca:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80044ce:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044de:	4413      	add	r3, r2
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4619      	mov	r1, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	01db      	lsls	r3, r3, #7
 80044ec:	440b      	add	r3, r1
 80044ee:	3384      	adds	r3, #132	; 0x84
 80044f0:	4619      	mov	r1, r3
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	461a      	mov	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	01db      	lsls	r3, r3, #7
 8004502:	4413      	add	r3, r2
 8004504:	3384      	adds	r3, #132	; 0x84
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	6812      	ldr	r2, [r2, #0]
 800450c:	4611      	mov	r1, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	01d2      	lsls	r2, r2, #7
 8004512:	440a      	add	r2, r1
 8004514:	3284      	adds	r2, #132	; 0x84
 8004516:	f023 0307 	bic.w	r3, r3, #7
 800451a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	01db      	lsls	r3, r3, #7
 8004526:	4413      	add	r3, r2
 8004528:	3384      	adds	r3, #132	; 0x84
 800452a:	461a      	mov	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004538:	021b      	lsls	r3, r3, #8
 800453a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004542:	041b      	lsls	r3, r3, #16
 8004544:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	061b      	lsls	r3, r3, #24
 800454c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	01db      	lsls	r3, r3, #7
 8004558:	4413      	add	r3, r2
 800455a:	3384      	adds	r3, #132	; 0x84
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	461a      	mov	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	01db      	lsls	r3, r3, #7
 8004568:	4413      	add	r3, r2
 800456a:	3384      	adds	r3, #132	; 0x84
 800456c:	461a      	mov	r2, r3
 800456e:	2300      	movs	r3, #0
 8004570:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004578:	461a      	mov	r2, r3
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	431a      	orrs	r2, r3
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	431a      	orrs	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4619      	mov	r1, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	01db      	lsls	r3, r3, #7
 800458c:	440b      	add	r3, r1
 800458e:	3384      	adds	r3, #132	; 0x84
 8004590:	4619      	mov	r1, r3
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	461a      	mov	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	01db      	lsls	r3, r3, #7
 80045a2:	4413      	add	r3, r2
 80045a4:	3384      	adds	r3, #132	; 0x84
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	4611      	mov	r1, r2
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	01d2      	lsls	r2, r2, #7
 80045b2:	440a      	add	r2, r1
 80045b4:	3284      	adds	r2, #132	; 0x84
 80045b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045ba:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	01db      	lsls	r3, r3, #7
 80045c6:	4413      	add	r3, r2
 80045c8:	3384      	adds	r3, #132	; 0x84
 80045ca:	461a      	mov	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	01db      	lsls	r3, r3, #7
 80045dc:	4413      	add	r3, r2
 80045de:	3384      	adds	r3, #132	; 0x84
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	6812      	ldr	r2, [r2, #0]
 80045e6:	4611      	mov	r1, r2
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	01d2      	lsls	r2, r2, #7
 80045ec:	440a      	add	r2, r1
 80045ee:	3284      	adds	r2, #132	; 0x84
 80045f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80045f4:	f023 0307 	bic.w	r3, r3, #7
 80045f8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	69da      	ldr	r2, [r3, #28]
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	68f9      	ldr	r1, [r7, #12]
 8004604:	6809      	ldr	r1, [r1, #0]
 8004606:	4608      	mov	r0, r1
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	01c9      	lsls	r1, r1, #7
 800460c:	4401      	add	r1, r0
 800460e:	3184      	adds	r1, #132	; 0x84
 8004610:	4313      	orrs	r3, r2
 8004612:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	461a      	mov	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	01db      	lsls	r3, r3, #7
 800461e:	4413      	add	r3, r2
 8004620:	3384      	adds	r3, #132	; 0x84
 8004622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	461a      	mov	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	01db      	lsls	r3, r3, #7
 800462e:	4413      	add	r3, r2
 8004630:	3384      	adds	r3, #132	; 0x84
 8004632:	461a      	mov	r2, r3
 8004634:	2300      	movs	r3, #0
 8004636:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	461a      	mov	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	01db      	lsls	r3, r3, #7
 8004642:	4413      	add	r3, r2
 8004644:	3384      	adds	r3, #132	; 0x84
 8004646:	461a      	mov	r2, r3
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d102      	bne.n	800465c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004656:	2304      	movs	r3, #4
 8004658:	61fb      	str	r3, [r7, #28]
 800465a:	e01b      	b.n	8004694 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d102      	bne.n	800466a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004664:	2303      	movs	r3, #3
 8004666:	61fb      	str	r3, [r7, #28]
 8004668:	e014      	b.n	8004694 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b04      	cmp	r3, #4
 8004670:	d00b      	beq.n	800468a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004676:	2b02      	cmp	r3, #2
 8004678:	d007      	beq.n	800468a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800467e:	2b03      	cmp	r3, #3
 8004680:	d003      	beq.n	800468a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004686:	2b07      	cmp	r3, #7
 8004688:	d102      	bne.n	8004690 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800468a:	2302      	movs	r3, #2
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	e001      	b.n	8004694 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004690:	2301      	movs	r3, #1
 8004692:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	01db      	lsls	r3, r3, #7
 800469e:	4413      	add	r3, r2
 80046a0:	3384      	adds	r3, #132	; 0x84
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	4611      	mov	r1, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	01d2      	lsls	r2, r2, #7
 80046ae:	440a      	add	r2, r1
 80046b0:	3284      	adds	r2, #132	; 0x84
 80046b2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80046b6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046bc:	69fa      	ldr	r2, [r7, #28]
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	6859      	ldr	r1, [r3, #4]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	1acb      	subs	r3, r1, r3
 80046ce:	69f9      	ldr	r1, [r7, #28]
 80046d0:	fb01 f303 	mul.w	r3, r1, r3
 80046d4:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80046d6:	68f9      	ldr	r1, [r7, #12]
 80046d8:	6809      	ldr	r1, [r1, #0]
 80046da:	4608      	mov	r0, r1
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	01c9      	lsls	r1, r1, #7
 80046e0:	4401      	add	r1, r0
 80046e2:	3184      	adds	r1, #132	; 0x84
 80046e4:	4313      	orrs	r3, r2
 80046e6:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	461a      	mov	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	01db      	lsls	r3, r3, #7
 80046f2:	4413      	add	r3, r2
 80046f4:	3384      	adds	r3, #132	; 0x84
 80046f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	6812      	ldr	r2, [r2, #0]
 80046fc:	4611      	mov	r1, r2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	01d2      	lsls	r2, r2, #7
 8004702:	440a      	add	r2, r1
 8004704:	3284      	adds	r2, #132	; 0x84
 8004706:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800470a:	f023 0307 	bic.w	r3, r3, #7
 800470e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	461a      	mov	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	01db      	lsls	r3, r3, #7
 800471a:	4413      	add	r3, r2
 800471c:	3384      	adds	r3, #132	; 0x84
 800471e:	461a      	mov	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004724:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	01db      	lsls	r3, r3, #7
 8004730:	4413      	add	r3, r2
 8004732:	3384      	adds	r3, #132	; 0x84
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	6812      	ldr	r2, [r2, #0]
 800473a:	4611      	mov	r1, r2
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	01d2      	lsls	r2, r2, #7
 8004740:	440a      	add	r2, r1
 8004742:	3284      	adds	r2, #132	; 0x84
 8004744:	f043 0301 	orr.w	r3, r3, #1
 8004748:	6013      	str	r3, [r2, #0]
}
 800474a:	bf00      	nop
 800474c:	3724      	adds	r7, #36	; 0x24
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr

08004756 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004756:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004758:	b08f      	sub	sp, #60	; 0x3c
 800475a:	af0a      	add	r7, sp, #40	; 0x28
 800475c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e10f      	b.n	8004988 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d106      	bne.n	8004788 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f009 fe34 	bl	800e3f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2203      	movs	r2, #3
 800478c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d102      	bne.n	80047a2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f003 fc33 	bl	8008012 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	603b      	str	r3, [r7, #0]
 80047b2:	687e      	ldr	r6, [r7, #4]
 80047b4:	466d      	mov	r5, sp
 80047b6:	f106 0410 	add.w	r4, r6, #16
 80047ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80047ca:	1d33      	adds	r3, r6, #4
 80047cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047ce:	6838      	ldr	r0, [r7, #0]
 80047d0:	f003 fb0a 	bl	8007de8 <USB_CoreInit>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d005      	beq.n	80047e6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e0d0      	b.n	8004988 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2100      	movs	r1, #0
 80047ec:	4618      	mov	r0, r3
 80047ee:	f003 fc21 	bl	8008034 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047f2:	2300      	movs	r3, #0
 80047f4:	73fb      	strb	r3, [r7, #15]
 80047f6:	e04a      	b.n	800488e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80047f8:	7bfa      	ldrb	r2, [r7, #15]
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4613      	mov	r3, r2
 80047fe:	00db      	lsls	r3, r3, #3
 8004800:	4413      	add	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	440b      	add	r3, r1
 8004806:	333d      	adds	r3, #61	; 0x3d
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800480c:	7bfa      	ldrb	r2, [r7, #15]
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	4613      	mov	r3, r2
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	4413      	add	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	440b      	add	r3, r1
 800481a:	333c      	adds	r3, #60	; 0x3c
 800481c:	7bfa      	ldrb	r2, [r7, #15]
 800481e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004820:	7bfa      	ldrb	r2, [r7, #15]
 8004822:	7bfb      	ldrb	r3, [r7, #15]
 8004824:	b298      	uxth	r0, r3
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	4613      	mov	r3, r2
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	4413      	add	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	3344      	adds	r3, #68	; 0x44
 8004834:	4602      	mov	r2, r0
 8004836:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004838:	7bfa      	ldrb	r2, [r7, #15]
 800483a:	6879      	ldr	r1, [r7, #4]
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	3340      	adds	r3, #64	; 0x40
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800484c:	7bfa      	ldrb	r2, [r7, #15]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	3348      	adds	r3, #72	; 0x48
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004860:	7bfa      	ldrb	r2, [r7, #15]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	4413      	add	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	334c      	adds	r3, #76	; 0x4c
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004874:	7bfa      	ldrb	r2, [r7, #15]
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	4413      	add	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	3354      	adds	r3, #84	; 0x54
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004888:	7bfb      	ldrb	r3, [r7, #15]
 800488a:	3301      	adds	r3, #1
 800488c:	73fb      	strb	r3, [r7, #15]
 800488e:	7bfa      	ldrb	r2, [r7, #15]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	429a      	cmp	r2, r3
 8004896:	d3af      	bcc.n	80047f8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004898:	2300      	movs	r3, #0
 800489a:	73fb      	strb	r3, [r7, #15]
 800489c:	e044      	b.n	8004928 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800489e:	7bfa      	ldrb	r2, [r7, #15]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	4413      	add	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80048b0:	2200      	movs	r2, #0
 80048b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80048b4:	7bfa      	ldrb	r2, [r7, #15]
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80048c6:	7bfa      	ldrb	r2, [r7, #15]
 80048c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048ca:	7bfa      	ldrb	r2, [r7, #15]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80048dc:	2200      	movs	r2, #0
 80048de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80048e0:	7bfa      	ldrb	r2, [r7, #15]
 80048e2:	6879      	ldr	r1, [r7, #4]
 80048e4:	4613      	mov	r3, r2
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	4413      	add	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80048f6:	7bfa      	ldrb	r2, [r7, #15]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004908:	2200      	movs	r2, #0
 800490a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800490c:	7bfa      	ldrb	r2, [r7, #15]
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	4613      	mov	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	4413      	add	r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	440b      	add	r3, r1
 800491a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	3301      	adds	r3, #1
 8004926:	73fb      	strb	r3, [r7, #15]
 8004928:	7bfa      	ldrb	r2, [r7, #15]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	429a      	cmp	r2, r3
 8004930:	d3b5      	bcc.n	800489e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	687e      	ldr	r6, [r7, #4]
 800493a:	466d      	mov	r5, sp
 800493c:	f106 0410 	add.w	r4, r6, #16
 8004940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004942:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004944:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004946:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004948:	e894 0003 	ldmia.w	r4, {r0, r1}
 800494c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004950:	1d33      	adds	r3, r6, #4
 8004952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004954:	6838      	ldr	r0, [r7, #0]
 8004956:	f003 fbb9 	bl	80080cc <USB_DevInit>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e00d      	b.n	8004988 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4618      	mov	r0, r3
 8004982:	f004 fd08 	bl	8009396 <USB_DevDisconnect>

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3714      	adds	r7, #20
 800498c:	46bd      	mov	sp, r7
 800498e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004990 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_PCD_Start+0x1c>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e020      	b.n	80049ee <HAL_PCD_Start+0x5e>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d109      	bne.n	80049d0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d005      	beq.n	80049d0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f003 fb0b 	bl	8007ff0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4618      	mov	r0, r3
 80049e0:	f004 fcb8 	bl	8009354 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80049f6:	b590      	push	{r4, r7, lr}
 80049f8:	b08d      	sub	sp, #52	; 0x34
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f004 fd76 	bl	80094fe <USB_GetMode>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f040 848a 	bne.w	800532e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f004 fcda 	bl	80093d8 <USB_ReadInterrupts>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 8480 	beq.w	800532c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	0a1b      	lsrs	r3, r3, #8
 8004a36:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f004 fcc7 	bl	80093d8 <USB_ReadInterrupts>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d107      	bne.n	8004a64 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695a      	ldr	r2, [r3, #20]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f002 0202 	and.w	r2, r2, #2
 8004a62:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f004 fcb5 	bl	80093d8 <USB_ReadInterrupts>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f003 0310 	and.w	r3, r3, #16
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d161      	bne.n	8004b3c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0210 	bic.w	r2, r2, #16
 8004a86:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004a88:	6a3b      	ldr	r3, [r7, #32]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	f003 020f 	and.w	r2, r3, #15
 8004a94:	4613      	mov	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	0c5b      	lsrs	r3, r3, #17
 8004aac:	f003 030f 	and.w	r3, r3, #15
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d124      	bne.n	8004afe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004aba:	4013      	ands	r3, r2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d035      	beq.n	8004b2c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	091b      	lsrs	r3, r3, #4
 8004ac8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004aca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	6a38      	ldr	r0, [r7, #32]
 8004ad4:	f004 faec 	bl	80090b0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ae4:	441a      	add	r2, r3
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	6a1a      	ldr	r2, [r3, #32]
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004af6:	441a      	add	r2, r3
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	621a      	str	r2, [r3, #32]
 8004afc:	e016      	b.n	8004b2c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	0c5b      	lsrs	r3, r3, #17
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	2b06      	cmp	r3, #6
 8004b08:	d110      	bne.n	8004b2c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b10:	2208      	movs	r2, #8
 8004b12:	4619      	mov	r1, r3
 8004b14:	6a38      	ldr	r0, [r7, #32]
 8004b16:	f004 facb 	bl	80090b0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	6a1a      	ldr	r2, [r3, #32]
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	091b      	lsrs	r3, r3, #4
 8004b22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b26:	441a      	add	r2, r3
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0210 	orr.w	r2, r2, #16
 8004b3a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f004 fc49 	bl	80093d8 <USB_ReadInterrupts>
 8004b46:	4603      	mov	r3, r0
 8004b48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004b50:	f040 80a7 	bne.w	8004ca2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f004 fc4e 	bl	80093fe <USB_ReadDevAllOutEpInterrupt>
 8004b62:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004b64:	e099      	b.n	8004c9a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 808e 	beq.w	8004c8e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	4611      	mov	r1, r2
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f004 fc72 	bl	8009466 <USB_ReadDevOutEPInterrupt>
 8004b82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00c      	beq.n	8004ba8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004ba0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 fec2 	bl	800592c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00c      	beq.n	8004bcc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb4:	015a      	lsls	r2, r3, #5
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	4413      	add	r3, r2
 8004bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	2308      	movs	r3, #8
 8004bc2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004bc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 ff98 	bl	8005afc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f003 0310 	and.w	r3, r3, #16
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d008      	beq.n	8004be8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	015a      	lsls	r2, r3, #5
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	4413      	add	r3, r2
 8004bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004be2:	461a      	mov	r2, r3
 8004be4:	2310      	movs	r3, #16
 8004be6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d030      	beq.n	8004c54 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfa:	2b80      	cmp	r3, #128	; 0x80
 8004bfc:	d109      	bne.n	8004c12 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	69fa      	ldr	r2, [r7, #28]
 8004c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c10:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	4413      	add	r3, r2
 8004c24:	3304      	adds	r3, #4
 8004c26:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	78db      	ldrb	r3, [r3, #3]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d108      	bne.n	8004c42 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2200      	movs	r2, #0
 8004c34:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f009 fcd9 	bl	800e5f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	015a      	lsls	r2, r3, #5
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	4413      	add	r3, r2
 8004c4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c4e:	461a      	mov	r2, r3
 8004c50:	2302      	movs	r3, #2
 8004c52:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	f003 0320 	and.w	r3, r3, #32
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d008      	beq.n	8004c70 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	015a      	lsls	r2, r3, #5
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	4413      	add	r3, r2
 8004c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	2320      	movs	r3, #32
 8004c6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d009      	beq.n	8004c8e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	015a      	lsls	r2, r3, #5
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	4413      	add	r3, r2
 8004c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c86:	461a      	mov	r2, r3
 8004c88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c8c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c90:	3301      	adds	r3, #1
 8004c92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c96:	085b      	lsrs	r3, r3, #1
 8004c98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f47f af62 	bne.w	8004b66 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f004 fb96 	bl	80093d8 <USB_ReadInterrupts>
 8004cac:	4603      	mov	r3, r0
 8004cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cb2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cb6:	f040 80db 	bne.w	8004e70 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f004 fbb7 	bl	8009432 <USB_ReadDevAllInEpInterrupt>
 8004cc4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004cca:	e0cd      	b.n	8004e68 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 80c2 	beq.w	8004e5c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f004 fbdd 	bl	80094a2 <USB_ReadDevInEPInterrupt>
 8004ce8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d057      	beq.n	8004da4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	69f9      	ldr	r1, [r7, #28]
 8004d10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d14:	4013      	ands	r3, r2
 8004d16:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	015a      	lsls	r2, r3, #5
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	4413      	add	r3, r2
 8004d20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d24:	461a      	mov	r2, r3
 8004d26:	2301      	movs	r3, #1
 8004d28:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d132      	bne.n	8004d98 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004d32:	6879      	ldr	r1, [r7, #4]
 8004d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d36:	4613      	mov	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	4413      	add	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	334c      	adds	r3, #76	; 0x4c
 8004d42:	6819      	ldr	r1, [r3, #0]
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d48:	4613      	mov	r3, r2
 8004d4a:	00db      	lsls	r3, r3, #3
 8004d4c:	4413      	add	r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	4403      	add	r3, r0
 8004d52:	3348      	adds	r3, #72	; 0x48
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4419      	add	r1, r3
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	4413      	add	r3, r2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4403      	add	r3, r0
 8004d66:	334c      	adds	r3, #76	; 0x4c
 8004d68:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d113      	bne.n	8004d98 <HAL_PCD_IRQHandler+0x3a2>
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d74:	4613      	mov	r3, r2
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	4413      	add	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	3354      	adds	r3, #84	; 0x54
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d108      	bne.n	8004d98 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d90:	461a      	mov	r2, r3
 8004d92:	2101      	movs	r1, #1
 8004d94:	f004 fbe4 	bl	8009560 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f009 fba3 	bl	800e4ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f003 0308 	and.w	r3, r3, #8
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d008      	beq.n	8004dc0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dba:	461a      	mov	r2, r3
 8004dbc:	2308      	movs	r3, #8
 8004dbe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d008      	beq.n	8004ddc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	2310      	movs	r3, #16
 8004dda:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de8:	015a      	lsls	r2, r3, #5
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004df2:	461a      	mov	r2, r3
 8004df4:	2340      	movs	r3, #64	; 0x40
 8004df6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d023      	beq.n	8004e4a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004e02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e04:	6a38      	ldr	r0, [r7, #32]
 8004e06:	f003 fac5 	bl	8008394 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	4413      	add	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	3338      	adds	r3, #56	; 0x38
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	4413      	add	r3, r2
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	78db      	ldrb	r3, [r3, #3]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d108      	bne.n	8004e38 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	4619      	mov	r1, r3
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f009 fbf0 	bl	800e618 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3a:	015a      	lsls	r2, r3, #5
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	4413      	add	r3, r2
 8004e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e44:	461a      	mov	r2, r3
 8004e46:	2302      	movs	r3, #2
 8004e48:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004e54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fcdb 	bl	8005812 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5e:	3301      	adds	r3, #1
 8004e60:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e64:	085b      	lsrs	r3, r3, #1
 8004e66:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f47f af2e 	bne.w	8004ccc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f004 faaf 	bl	80093d8 <USB_ReadInterrupts>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e84:	d122      	bne.n	8004ecc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	69fa      	ldr	r2, [r7, #28]
 8004e90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e94:	f023 0301 	bic.w	r3, r3, #1
 8004e98:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d108      	bne.n	8004eb6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004eac:	2100      	movs	r1, #0
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 fec2 	bl	8005c38 <HAL_PCDEx_LPM_Callback>
 8004eb4:	e002      	b.n	8004ebc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f009 fb8e 	bl	800e5d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695a      	ldr	r2, [r3, #20]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004eca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f004 fa81 	bl	80093d8 <USB_ReadInterrupts>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004edc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ee0:	d112      	bne.n	8004f08 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d102      	bne.n	8004ef8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f009 fb4a 	bl	800e58c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004f06:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f004 fa63 	bl	80093d8 <USB_ReadInterrupts>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f1c:	f040 80b7 	bne.w	800508e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	69fa      	ldr	r2, [r7, #28]
 8004f2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f2e:	f023 0301 	bic.w	r3, r3, #1
 8004f32:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2110      	movs	r1, #16
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f003 fa2a 	bl	8008394 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f40:	2300      	movs	r3, #0
 8004f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f44:	e046      	b.n	8004fd4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f48:	015a      	lsls	r2, r3, #5
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f52:	461a      	mov	r2, r3
 8004f54:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004f58:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5c:	015a      	lsls	r2, r3, #5
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	4413      	add	r3, r2
 8004f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f6a:	0151      	lsls	r1, r2, #5
 8004f6c:	69fa      	ldr	r2, [r7, #28]
 8004f6e:	440a      	add	r2, r1
 8004f70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f74:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f78:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f86:	461a      	mov	r2, r3
 8004f88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004f8c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f90:	015a      	lsls	r2, r3, #5
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	4413      	add	r3, r2
 8004f96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f9e:	0151      	lsls	r1, r2, #5
 8004fa0:	69fa      	ldr	r2, [r7, #28]
 8004fa2:	440a      	add	r2, r1
 8004fa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004fac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb0:	015a      	lsls	r2, r3, #5
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fbe:	0151      	lsls	r1, r2, #5
 8004fc0:	69fa      	ldr	r2, [r7, #28]
 8004fc2:	440a      	add	r2, r1
 8004fc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fc8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004fcc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d3b3      	bcc.n	8004f46 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004ff0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d016      	beq.n	8005028 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005000:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005004:	69fa      	ldr	r2, [r7, #28]
 8005006:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800500a:	f043 030b 	orr.w	r3, r3, #11
 800500e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800501a:	69fa      	ldr	r2, [r7, #28]
 800501c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005020:	f043 030b 	orr.w	r3, r3, #11
 8005024:	6453      	str	r3, [r2, #68]	; 0x44
 8005026:	e015      	b.n	8005054 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800502e:	695b      	ldr	r3, [r3, #20]
 8005030:	69fa      	ldr	r2, [r7, #28]
 8005032:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005036:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800503a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800503e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	69fa      	ldr	r2, [r7, #28]
 800504a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800504e:	f043 030b 	orr.w	r3, r3, #11
 8005052:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	69fa      	ldr	r2, [r7, #28]
 800505e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005062:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005066:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005078:	461a      	mov	r2, r3
 800507a:	f004 fa71 	bl	8009560 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	695a      	ldr	r2, [r3, #20]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800508c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4618      	mov	r0, r3
 8005094:	f004 f9a0 	bl	80093d8 <USB_ReadInterrupts>
 8005098:	4603      	mov	r3, r0
 800509a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800509e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050a2:	d124      	bne.n	80050ee <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f004 fa36 	bl	800951a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f003 f9eb 	bl	800848e <USB_GetDevSpeed>
 80050b8:	4603      	mov	r3, r0
 80050ba:	461a      	mov	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681c      	ldr	r4, [r3, #0]
 80050c4:	f001 fa28 	bl	8006518 <HAL_RCC_GetHCLKFreq>
 80050c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	461a      	mov	r2, r3
 80050d2:	4620      	mov	r0, r4
 80050d4:	f002 feea 	bl	8007eac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f009 fa2e 	bl	800e53a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695a      	ldr	r2, [r3, #20]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80050ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4618      	mov	r0, r3
 80050f4:	f004 f970 	bl	80093d8 <USB_ReadInterrupts>
 80050f8:	4603      	mov	r3, r0
 80050fa:	f003 0308 	and.w	r3, r3, #8
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d10a      	bne.n	8005118 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f009 fa0b 	bl	800e51e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695a      	ldr	r2, [r3, #20]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f002 0208 	and.w	r2, r2, #8
 8005116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f004 f95b 	bl	80093d8 <USB_ReadInterrupts>
 8005122:	4603      	mov	r3, r0
 8005124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005128:	2b80      	cmp	r3, #128	; 0x80
 800512a:	d122      	bne.n	8005172 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005138:	2301      	movs	r3, #1
 800513a:	627b      	str	r3, [r7, #36]	; 0x24
 800513c:	e014      	b.n	8005168 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005142:	4613      	mov	r3, r2
 8005144:	00db      	lsls	r3, r3, #3
 8005146:	4413      	add	r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d105      	bne.n	8005162 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005158:	b2db      	uxtb	r3, r3
 800515a:	4619      	mov	r1, r3
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 fb27 	bl	80057b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	3301      	adds	r3, #1
 8005166:	627b      	str	r3, [r7, #36]	; 0x24
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800516e:	429a      	cmp	r2, r3
 8005170:	d3e5      	bcc.n	800513e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f004 f92e 	bl	80093d8 <USB_ReadInterrupts>
 800517c:	4603      	mov	r3, r0
 800517e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005182:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005186:	d13b      	bne.n	8005200 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005188:	2301      	movs	r3, #1
 800518a:	627b      	str	r3, [r7, #36]	; 0x24
 800518c:	e02b      	b.n	80051e6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a2:	4613      	mov	r3, r2
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	4413      	add	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	3340      	adds	r3, #64	; 0x40
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d115      	bne.n	80051e0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80051b4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	da12      	bge.n	80051e0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051be:	4613      	mov	r3, r2
 80051c0:	00db      	lsls	r3, r3, #3
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	333f      	adds	r3, #63	; 0x3f
 80051ca:	2201      	movs	r2, #1
 80051cc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	4619      	mov	r1, r3
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fae8 	bl	80057b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	3301      	adds	r3, #1
 80051e4:	627b      	str	r3, [r7, #36]	; 0x24
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d3ce      	bcc.n	800518e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80051fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4618      	mov	r0, r3
 8005206:	f004 f8e7 	bl	80093d8 <USB_ReadInterrupts>
 800520a:	4603      	mov	r3, r0
 800520c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005210:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005214:	d155      	bne.n	80052c2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005216:	2301      	movs	r3, #1
 8005218:	627b      	str	r3, [r7, #36]	; 0x24
 800521a:	e045      	b.n	80052a8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800521c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521e:	015a      	lsls	r2, r3, #5
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	4413      	add	r3, r2
 8005224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800522c:	6879      	ldr	r1, [r7, #4]
 800522e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005230:	4613      	mov	r3, r2
 8005232:	00db      	lsls	r3, r3, #3
 8005234:	4413      	add	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	440b      	add	r3, r1
 800523a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d12e      	bne.n	80052a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005244:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005246:	2b00      	cmp	r3, #0
 8005248:	da2b      	bge.n	80052a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005256:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800525a:	429a      	cmp	r2, r3
 800525c:	d121      	bne.n	80052a2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005262:	4613      	mov	r3, r2
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005270:	2201      	movs	r2, #1
 8005272:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10a      	bne.n	80052a2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	69fa      	ldr	r2, [r7, #28]
 8005296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800529a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800529e:	6053      	str	r3, [r2, #4]
            break;
 80052a0:	e007      	b.n	80052b2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	3301      	adds	r3, #1
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d3b4      	bcc.n	800521c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695a      	ldr	r2, [r3, #20]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80052c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f004 f886 	bl	80093d8 <USB_ReadInterrupts>
 80052cc:	4603      	mov	r3, r0
 80052ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d6:	d10a      	bne.n	80052ee <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f009 f9af 	bl	800e63c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695a      	ldr	r2, [r3, #20]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80052ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f004 f870 	bl	80093d8 <USB_ReadInterrupts>
 80052f8:	4603      	mov	r3, r0
 80052fa:	f003 0304 	and.w	r3, r3, #4
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d115      	bne.n	800532e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f009 f99f 	bl	800e658 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6859      	ldr	r1, [r3, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
 800532a:	e000      	b.n	800532e <HAL_PCD_IRQHandler+0x938>
      return;
 800532c:	bf00      	nop
    }
  }
}
 800532e:	3734      	adds	r7, #52	; 0x34
 8005330:	46bd      	mov	sp, r7
 8005332:	bd90      	pop	{r4, r7, pc}

08005334 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005346:	2b01      	cmp	r3, #1
 8005348:	d101      	bne.n	800534e <HAL_PCD_SetAddress+0x1a>
 800534a:	2302      	movs	r3, #2
 800534c:	e013      	b.n	8005376 <HAL_PCD_SetAddress+0x42>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	78fa      	ldrb	r2, [r7, #3]
 800535a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	78fa      	ldrb	r2, [r7, #3]
 8005364:	4611      	mov	r1, r2
 8005366:	4618      	mov	r0, r3
 8005368:	f003 ffce 	bl	8009308 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
 8005386:	4608      	mov	r0, r1
 8005388:	4611      	mov	r1, r2
 800538a:	461a      	mov	r2, r3
 800538c:	4603      	mov	r3, r0
 800538e:	70fb      	strb	r3, [r7, #3]
 8005390:	460b      	mov	r3, r1
 8005392:	803b      	strh	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800539c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	da0f      	bge.n	80053c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053a4:	78fb      	ldrb	r3, [r7, #3]
 80053a6:	f003 020f 	and.w	r2, r3, #15
 80053aa:	4613      	mov	r3, r2
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	4413      	add	r3, r2
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	3338      	adds	r3, #56	; 0x38
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	4413      	add	r3, r2
 80053b8:	3304      	adds	r3, #4
 80053ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2201      	movs	r2, #1
 80053c0:	705a      	strb	r2, [r3, #1]
 80053c2:	e00f      	b.n	80053e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053c4:	78fb      	ldrb	r3, [r7, #3]
 80053c6:	f003 020f 	and.w	r2, r3, #15
 80053ca:	4613      	mov	r3, r2
 80053cc:	00db      	lsls	r3, r3, #3
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4413      	add	r3, r2
 80053da:	3304      	adds	r3, #4
 80053dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80053e4:	78fb      	ldrb	r3, [r7, #3]
 80053e6:	f003 030f 	and.w	r3, r3, #15
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80053f0:	883a      	ldrh	r2, [r7, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	78ba      	ldrb	r2, [r7, #2]
 80053fa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	785b      	ldrb	r3, [r3, #1]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	b29a      	uxth	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800540e:	78bb      	ldrb	r3, [r7, #2]
 8005410:	2b02      	cmp	r3, #2
 8005412:	d102      	bne.n	800541a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <HAL_PCD_EP_Open+0xaa>
 8005424:	2302      	movs	r3, #2
 8005426:	e00e      	b.n	8005446 <HAL_PCD_EP_Open+0xc8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68f9      	ldr	r1, [r7, #12]
 8005436:	4618      	mov	r0, r3
 8005438:	f003 f84e 	bl	80084d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005444:	7afb      	ldrb	r3, [r7, #11]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b084      	sub	sp, #16
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
 8005456:	460b      	mov	r3, r1
 8005458:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800545a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800545e:	2b00      	cmp	r3, #0
 8005460:	da0f      	bge.n	8005482 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005462:	78fb      	ldrb	r3, [r7, #3]
 8005464:	f003 020f 	and.w	r2, r3, #15
 8005468:	4613      	mov	r3, r2
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	4413      	add	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	3338      	adds	r3, #56	; 0x38
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	4413      	add	r3, r2
 8005476:	3304      	adds	r3, #4
 8005478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2201      	movs	r2, #1
 800547e:	705a      	strb	r2, [r3, #1]
 8005480:	e00f      	b.n	80054a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005482:	78fb      	ldrb	r3, [r7, #3]
 8005484:	f003 020f 	and.w	r2, r3, #15
 8005488:	4613      	mov	r3, r2
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	4413      	add	r3, r2
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	4413      	add	r3, r2
 8005498:	3304      	adds	r3, #4
 800549a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80054a2:	78fb      	ldrb	r3, [r7, #3]
 80054a4:	f003 030f 	and.w	r3, r3, #15
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_PCD_EP_Close+0x6e>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e00e      	b.n	80054da <HAL_PCD_EP_Close+0x8c>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68f9      	ldr	r1, [r7, #12]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f003 f88c 	bl	80085e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b086      	sub	sp, #24
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
 80054ee:	460b      	mov	r3, r1
 80054f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054f2:	7afb      	ldrb	r3, [r7, #11]
 80054f4:	f003 020f 	and.w	r2, r3, #15
 80054f8:	4613      	mov	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	4413      	add	r3, r2
 8005508:	3304      	adds	r3, #4
 800550a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	2200      	movs	r2, #0
 800551c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	2200      	movs	r2, #0
 8005522:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005524:	7afb      	ldrb	r3, [r7, #11]
 8005526:	f003 030f 	and.w	r3, r3, #15
 800552a:	b2da      	uxtb	r2, r3
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d102      	bne.n	800553e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800553e:	7afb      	ldrb	r3, [r7, #11]
 8005540:	f003 030f 	and.w	r3, r3, #15
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	6979      	ldr	r1, [r7, #20]
 8005556:	f003 fb6b 	bl	8008c30 <USB_EP0StartXfer>
 800555a:	e008      	b.n	800556e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6818      	ldr	r0, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	b2db      	uxtb	r3, r3
 8005566:	461a      	mov	r2, r3
 8005568:	6979      	ldr	r1, [r7, #20]
 800556a:	f003 f919 	bl	80087a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005584:	78fb      	ldrb	r3, [r7, #3]
 8005586:	f003 020f 	and.w	r2, r3, #15
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	4613      	mov	r3, r2
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	4413      	add	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	440b      	add	r3, r1
 8005596:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800559a:	681b      	ldr	r3, [r3, #0]
}
 800559c:	4618      	mov	r0, r3
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	607a      	str	r2, [r7, #4]
 80055b2:	603b      	str	r3, [r7, #0]
 80055b4:	460b      	mov	r3, r1
 80055b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055b8:	7afb      	ldrb	r3, [r7, #11]
 80055ba:	f003 020f 	and.w	r2, r3, #15
 80055be:	4613      	mov	r3, r2
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	4413      	add	r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	3338      	adds	r3, #56	; 0x38
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4413      	add	r3, r2
 80055cc:	3304      	adds	r3, #4
 80055ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2200      	movs	r2, #0
 80055e0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2201      	movs	r2, #1
 80055e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055e8:	7afb      	ldrb	r3, [r7, #11]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d102      	bne.n	8005602 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005602:	7afb      	ldrb	r3, [r7, #11]
 8005604:	f003 030f 	and.w	r3, r3, #15
 8005608:	2b00      	cmp	r3, #0
 800560a:	d109      	bne.n	8005620 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6818      	ldr	r0, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	b2db      	uxtb	r3, r3
 8005616:	461a      	mov	r2, r3
 8005618:	6979      	ldr	r1, [r7, #20]
 800561a:	f003 fb09 	bl	8008c30 <USB_EP0StartXfer>
 800561e:	e008      	b.n	8005632 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6818      	ldr	r0, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	6979      	ldr	r1, [r7, #20]
 800562e:	f003 f8b7 	bl	80087a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	460b      	mov	r3, r1
 8005646:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005648:	78fb      	ldrb	r3, [r7, #3]
 800564a:	f003 020f 	and.w	r2, r3, #15
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	429a      	cmp	r2, r3
 8005654:	d901      	bls.n	800565a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e050      	b.n	80056fc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800565a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800565e:	2b00      	cmp	r3, #0
 8005660:	da0f      	bge.n	8005682 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005662:	78fb      	ldrb	r3, [r7, #3]
 8005664:	f003 020f 	and.w	r2, r3, #15
 8005668:	4613      	mov	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	4413      	add	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	3338      	adds	r3, #56	; 0x38
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	4413      	add	r3, r2
 8005676:	3304      	adds	r3, #4
 8005678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	705a      	strb	r2, [r3, #1]
 8005680:	e00d      	b.n	800569e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005682:	78fa      	ldrb	r2, [r7, #3]
 8005684:	4613      	mov	r3, r2
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	4413      	add	r3, r2
 8005694:	3304      	adds	r3, #4
 8005696:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2201      	movs	r2, #1
 80056a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_PCD_EP_SetStall+0x82>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e01e      	b.n	80056fc <HAL_PCD_EP_SetStall+0xc0>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68f9      	ldr	r1, [r7, #12]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f003 fd47 	bl	8009160 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056d2:	78fb      	ldrb	r3, [r7, #3]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10a      	bne.n	80056f2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6818      	ldr	r0, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	b2d9      	uxtb	r1, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80056ec:	461a      	mov	r2, r3
 80056ee:	f003 ff37 	bl	8009560 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	f003 020f 	and.w	r2, r3, #15
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	429a      	cmp	r2, r3
 800571c:	d901      	bls.n	8005722 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e042      	b.n	80057a8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005726:	2b00      	cmp	r3, #0
 8005728:	da0f      	bge.n	800574a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800572a:	78fb      	ldrb	r3, [r7, #3]
 800572c:	f003 020f 	and.w	r2, r3, #15
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	3338      	adds	r3, #56	; 0x38
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	705a      	strb	r2, [r3, #1]
 8005748:	e00f      	b.n	800576a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	4413      	add	r3, r2
 8005760:	3304      	adds	r3, #4
 8005762:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005770:	78fb      	ldrb	r3, [r7, #3]
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	b2da      	uxtb	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <HAL_PCD_EP_ClrStall+0x86>
 8005786:	2302      	movs	r3, #2
 8005788:	e00e      	b.n	80057a8 <HAL_PCD_EP_ClrStall+0xa4>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68f9      	ldr	r1, [r7, #12]
 8005798:	4618      	mov	r0, r3
 800579a:	f003 fd4f 	bl	800923c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80057bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	da0c      	bge.n	80057de <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057c4:	78fb      	ldrb	r3, [r7, #3]
 80057c6:	f003 020f 	and.w	r2, r3, #15
 80057ca:	4613      	mov	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	3338      	adds	r3, #56	; 0x38
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	4413      	add	r3, r2
 80057d8:	3304      	adds	r3, #4
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	e00c      	b.n	80057f8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057de:	78fb      	ldrb	r3, [r7, #3]
 80057e0:	f003 020f 	and.w	r2, r3, #15
 80057e4:	4613      	mov	r3, r2
 80057e6:	00db      	lsls	r3, r3, #3
 80057e8:	4413      	add	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	4413      	add	r3, r2
 80057f4:	3304      	adds	r3, #4
 80057f6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68f9      	ldr	r1, [r7, #12]
 80057fe:	4618      	mov	r0, r3
 8005800:	f003 fb6e 	bl	8008ee0 <USB_EPStopXfer>
 8005804:	4603      	mov	r3, r0
 8005806:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005808:	7afb      	ldrb	r3, [r7, #11]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3710      	adds	r7, #16
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b08a      	sub	sp, #40	; 0x28
 8005816:	af02      	add	r7, sp, #8
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005826:	683a      	ldr	r2, [r7, #0]
 8005828:	4613      	mov	r3, r2
 800582a:	00db      	lsls	r3, r3, #3
 800582c:	4413      	add	r3, r2
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	3338      	adds	r3, #56	; 0x38
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	4413      	add	r3, r2
 8005836:	3304      	adds	r3, #4
 8005838:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	429a      	cmp	r2, r3
 8005844:	d901      	bls.n	800584a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e06c      	b.n	8005924 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	699a      	ldr	r2, [r3, #24]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	69fa      	ldr	r2, [r7, #28]
 800585c:	429a      	cmp	r2, r3
 800585e:	d902      	bls.n	8005866 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	3303      	adds	r3, #3
 800586a:	089b      	lsrs	r3, r3, #2
 800586c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800586e:	e02b      	b.n	80058c8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	699a      	ldr	r2, [r3, #24]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	69fa      	ldr	r2, [r7, #28]
 8005882:	429a      	cmp	r2, r3
 8005884:	d902      	bls.n	800588c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	3303      	adds	r3, #3
 8005890:	089b      	lsrs	r3, r3, #2
 8005892:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6919      	ldr	r1, [r3, #16]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	b2da      	uxtb	r2, r3
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	4603      	mov	r3, r0
 80058aa:	6978      	ldr	r0, [r7, #20]
 80058ac:	f003 fbc2 	bl	8009034 <USB_WritePacket>

    ep->xfer_buff  += len;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	691a      	ldr	r2, [r3, #16]
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	441a      	add	r2, r3
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6a1a      	ldr	r2, [r3, #32]
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	441a      	add	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	015a      	lsls	r2, r3, #5
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	4413      	add	r3, r2
 80058d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d809      	bhi.n	80058f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a1a      	ldr	r2, [r3, #32]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d203      	bcs.n	80058f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1be      	bne.n	8005870 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	699a      	ldr	r2, [r3, #24]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d811      	bhi.n	8005922 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	f003 030f 	and.w	r3, r3, #15
 8005904:	2201      	movs	r2, #1
 8005906:	fa02 f303 	lsl.w	r3, r2, r3
 800590a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005912:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	43db      	mvns	r3, r3
 8005918:	6939      	ldr	r1, [r7, #16]
 800591a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800591e:	4013      	ands	r3, r2
 8005920:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3720      	adds	r7, #32
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	333c      	adds	r3, #60	; 0x3c
 8005944:	3304      	adds	r3, #4
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	4413      	add	r3, r2
 8005952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d17b      	bne.n	8005a5a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f003 0308 	and.w	r3, r3, #8
 8005968:	2b00      	cmp	r3, #0
 800596a:	d015      	beq.n	8005998 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	4a61      	ldr	r2, [pc, #388]	; (8005af4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	f240 80b9 	bls.w	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 80b3 	beq.w	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	015a      	lsls	r2, r3, #5
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	4413      	add	r3, r2
 800598a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800598e:	461a      	mov	r2, r3
 8005990:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005994:	6093      	str	r3, [r2, #8]
 8005996:	e0a7      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	f003 0320 	and.w	r3, r3, #32
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d009      	beq.n	80059b6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	015a      	lsls	r2, r3, #5
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	4413      	add	r3, r2
 80059aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059ae:	461a      	mov	r2, r3
 80059b0:	2320      	movs	r3, #32
 80059b2:	6093      	str	r3, [r2, #8]
 80059b4:	e098      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f040 8093 	bne.w	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	4a4b      	ldr	r2, [pc, #300]	; (8005af4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d90f      	bls.n	80059ea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00a      	beq.n	80059ea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	015a      	lsls	r2, r3, #5
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	4413      	add	r3, r2
 80059dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059e0:	461a      	mov	r2, r3
 80059e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059e6:	6093      	str	r3, [r2, #8]
 80059e8:	e07e      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	4613      	mov	r3, r2
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4413      	add	r3, r2
 80059fc:	3304      	adds	r3, #4
 80059fe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	69da      	ldr	r2, [r3, #28]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	0159      	lsls	r1, r3, #5
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	440b      	add	r3, r1
 8005a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a16:	1ad2      	subs	r2, r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d114      	bne.n	8005a4c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d109      	bne.n	8005a3e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6818      	ldr	r0, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005a34:	461a      	mov	r2, r3
 8005a36:	2101      	movs	r1, #1
 8005a38:	f003 fd92 	bl	8009560 <USB_EP0_OutStart>
 8005a3c:	e006      	b.n	8005a4c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	691a      	ldr	r2, [r3, #16]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	441a      	add	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	4619      	mov	r1, r3
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f008 fd2e 	bl	800e4b4 <HAL_PCD_DataOutStageCallback>
 8005a58:	e046      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	4a26      	ldr	r2, [pc, #152]	; (8005af8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d124      	bne.n	8005aac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00a      	beq.n	8005a82 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a78:	461a      	mov	r2, r3
 8005a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a7e:	6093      	str	r3, [r2, #8]
 8005a80:	e032      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	f003 0320 	and.w	r3, r3, #32
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d008      	beq.n	8005a9e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	015a      	lsls	r2, r3, #5
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	4413      	add	r3, r2
 8005a94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a98:	461a      	mov	r2, r3
 8005a9a:	2320      	movs	r3, #32
 8005a9c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f008 fd05 	bl	800e4b4 <HAL_PCD_DataOutStageCallback>
 8005aaa:	e01d      	b.n	8005ae8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d114      	bne.n	8005adc <PCD_EP_OutXfrComplete_int+0x1b0>
 8005ab2:	6879      	ldr	r1, [r7, #4]
 8005ab4:	683a      	ldr	r2, [r7, #0]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	00db      	lsls	r3, r3, #3
 8005aba:	4413      	add	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	440b      	add	r3, r1
 8005ac0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d108      	bne.n	8005adc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	2100      	movs	r1, #0
 8005ad8:	f003 fd42 	bl	8009560 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f008 fce6 	bl	800e4b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3720      	adds	r7, #32
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	4f54300a 	.word	0x4f54300a
 8005af8:	4f54310a 	.word	0x4f54310a

08005afc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	333c      	adds	r3, #60	; 0x3c
 8005b14:	3304      	adds	r3, #4
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	015a      	lsls	r2, r3, #5
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	4413      	add	r3, r2
 8005b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4a15      	ldr	r2, [pc, #84]	; (8005b84 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d90e      	bls.n	8005b50 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d009      	beq.n	8005b50 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	015a      	lsls	r2, r3, #5
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	4413      	add	r3, r2
 8005b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b4e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f008 fc9d 	bl	800e490 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4a0a      	ldr	r2, [pc, #40]	; (8005b84 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d90c      	bls.n	8005b78 <PCD_EP_OutSetupPacket_int+0x7c>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d108      	bne.n	8005b78 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6818      	ldr	r0, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005b70:	461a      	mov	r2, r3
 8005b72:	2101      	movs	r1, #1
 8005b74:	f003 fcf4 	bl	8009560 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	4f54300a 	.word	0x4f54300a

08005b88 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	460b      	mov	r3, r1
 8005b92:	70fb      	strb	r3, [r7, #3]
 8005b94:	4613      	mov	r3, r2
 8005b96:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d107      	bne.n	8005bb6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005ba6:	883b      	ldrh	r3, [r7, #0]
 8005ba8:	0419      	lsls	r1, r3, #16
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	629a      	str	r2, [r3, #40]	; 0x28
 8005bb4:	e028      	b.n	8005c08 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbc:	0c1b      	lsrs	r3, r3, #16
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	73fb      	strb	r3, [r7, #15]
 8005bc8:	e00d      	b.n	8005be6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
 8005bd0:	3340      	adds	r3, #64	; 0x40
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	0c1b      	lsrs	r3, r3, #16
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	4413      	add	r3, r2
 8005bde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	3301      	adds	r3, #1
 8005be4:	73fb      	strb	r3, [r7, #15]
 8005be6:	7bfa      	ldrb	r2, [r7, #15]
 8005be8:	78fb      	ldrb	r3, [r7, #3]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d3ec      	bcc.n	8005bca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005bf0:	883b      	ldrh	r3, [r7, #0]
 8005bf2:	0418      	lsls	r0, r3, #16
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6819      	ldr	r1, [r3, #0]
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	4302      	orrs	r2, r0
 8005c00:	3340      	adds	r3, #64	; 0x40
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	440b      	add	r3, r1
 8005c06:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	887a      	ldrh	r2, [r7, #2]
 8005c28:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	460b      	mov	r3, r1
 8005c42:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e267      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d075      	beq.n	8005d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c6e:	4b88      	ldr	r3, [pc, #544]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 030c 	and.w	r3, r3, #12
 8005c76:	2b04      	cmp	r3, #4
 8005c78:	d00c      	beq.n	8005c94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c7a:	4b85      	ldr	r3, [pc, #532]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	d112      	bne.n	8005cac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c86:	4b82      	ldr	r3, [pc, #520]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c92:	d10b      	bne.n	8005cac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c94:	4b7e      	ldr	r3, [pc, #504]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d05b      	beq.n	8005d58 <HAL_RCC_OscConfig+0x108>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d157      	bne.n	8005d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e242      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cb4:	d106      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x74>
 8005cb6:	4b76      	ldr	r3, [pc, #472]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a75      	ldr	r2, [pc, #468]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	e01d      	b.n	8005d00 <HAL_RCC_OscConfig+0xb0>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x98>
 8005cce:	4b70      	ldr	r3, [pc, #448]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a6f      	ldr	r2, [pc, #444]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	4b6d      	ldr	r3, [pc, #436]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a6c      	ldr	r2, [pc, #432]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	e00b      	b.n	8005d00 <HAL_RCC_OscConfig+0xb0>
 8005ce8:	4b69      	ldr	r3, [pc, #420]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a68      	ldr	r2, [pc, #416]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	4b66      	ldr	r3, [pc, #408]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a65      	ldr	r2, [pc, #404]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d013      	beq.n	8005d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d08:	f7fd fb20 	bl	800334c <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d0e:	e008      	b.n	8005d22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d10:	f7fd fb1c 	bl	800334c <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	2b64      	cmp	r3, #100	; 0x64
 8005d1c:	d901      	bls.n	8005d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e207      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d22:	4b5b      	ldr	r3, [pc, #364]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d0f0      	beq.n	8005d10 <HAL_RCC_OscConfig+0xc0>
 8005d2e:	e014      	b.n	8005d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d30:	f7fd fb0c 	bl	800334c <HAL_GetTick>
 8005d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d36:	e008      	b.n	8005d4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d38:	f7fd fb08 	bl	800334c <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b64      	cmp	r3, #100	; 0x64
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e1f3      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d4a:	4b51      	ldr	r3, [pc, #324]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1f0      	bne.n	8005d38 <HAL_RCC_OscConfig+0xe8>
 8005d56:	e000      	b.n	8005d5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d063      	beq.n	8005e2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d66:	4b4a      	ldr	r3, [pc, #296]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00b      	beq.n	8005d8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d72:	4b47      	ldr	r3, [pc, #284]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d11c      	bne.n	8005db8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d7e:	4b44      	ldr	r3, [pc, #272]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d116      	bne.n	8005db8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d8a:	4b41      	ldr	r3, [pc, #260]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d005      	beq.n	8005da2 <HAL_RCC_OscConfig+0x152>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d001      	beq.n	8005da2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e1c7      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da2:	4b3b      	ldr	r3, [pc, #236]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	4937      	ldr	r1, [pc, #220]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005db6:	e03a      	b.n	8005e2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d020      	beq.n	8005e02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dc0:	4b34      	ldr	r3, [pc, #208]	; (8005e94 <HAL_RCC_OscConfig+0x244>)
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc6:	f7fd fac1 	bl	800334c <HAL_GetTick>
 8005dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dcc:	e008      	b.n	8005de0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dce:	f7fd fabd 	bl	800334c <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e1a8      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005de0:	4b2b      	ldr	r3, [pc, #172]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0f0      	beq.n	8005dce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dec:	4b28      	ldr	r3, [pc, #160]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	4925      	ldr	r1, [pc, #148]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	600b      	str	r3, [r1, #0]
 8005e00:	e015      	b.n	8005e2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e02:	4b24      	ldr	r3, [pc, #144]	; (8005e94 <HAL_RCC_OscConfig+0x244>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e08:	f7fd faa0 	bl	800334c <HAL_GetTick>
 8005e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e10:	f7fd fa9c 	bl	800334c <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e187      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e22:	4b1b      	ldr	r3, [pc, #108]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1f0      	bne.n	8005e10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d036      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d016      	beq.n	8005e70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e42:	4b15      	ldr	r3, [pc, #84]	; (8005e98 <HAL_RCC_OscConfig+0x248>)
 8005e44:	2201      	movs	r2, #1
 8005e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e48:	f7fd fa80 	bl	800334c <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e50:	f7fd fa7c 	bl	800334c <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e167      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e62:	4b0b      	ldr	r3, [pc, #44]	; (8005e90 <HAL_RCC_OscConfig+0x240>)
 8005e64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0x200>
 8005e6e:	e01b      	b.n	8005ea8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e70:	4b09      	ldr	r3, [pc, #36]	; (8005e98 <HAL_RCC_OscConfig+0x248>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e76:	f7fd fa69 	bl	800334c <HAL_GetTick>
 8005e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e7c:	e00e      	b.n	8005e9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e7e:	f7fd fa65 	bl	800334c <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d907      	bls.n	8005e9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e150      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
 8005e90:	40023800 	.word	0x40023800
 8005e94:	42470000 	.word	0x42470000
 8005e98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e9c:	4b88      	ldr	r3, [pc, #544]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1ea      	bne.n	8005e7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 8097 	beq.w	8005fe4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eba:	4b81      	ldr	r3, [pc, #516]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10f      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60bb      	str	r3, [r7, #8]
 8005eca:	4b7d      	ldr	r3, [pc, #500]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	4a7c      	ldr	r2, [pc, #496]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ed6:	4b7a      	ldr	r3, [pc, #488]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ede:	60bb      	str	r3, [r7, #8]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee6:	4b77      	ldr	r3, [pc, #476]	; (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d118      	bne.n	8005f24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ef2:	4b74      	ldr	r3, [pc, #464]	; (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a73      	ldr	r2, [pc, #460]	; (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005efe:	f7fd fa25 	bl	800334c <HAL_GetTick>
 8005f02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f04:	e008      	b.n	8005f18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f06:	f7fd fa21 	bl	800334c <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e10c      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f18:	4b6a      	ldr	r3, [pc, #424]	; (80060c4 <HAL_RCC_OscConfig+0x474>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f0      	beq.n	8005f06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d106      	bne.n	8005f3a <HAL_RCC_OscConfig+0x2ea>
 8005f2c:	4b64      	ldr	r3, [pc, #400]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f30:	4a63      	ldr	r2, [pc, #396]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f32:	f043 0301 	orr.w	r3, r3, #1
 8005f36:	6713      	str	r3, [r2, #112]	; 0x70
 8005f38:	e01c      	b.n	8005f74 <HAL_RCC_OscConfig+0x324>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d10c      	bne.n	8005f5c <HAL_RCC_OscConfig+0x30c>
 8005f42:	4b5f      	ldr	r3, [pc, #380]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f46:	4a5e      	ldr	r2, [pc, #376]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f48:	f043 0304 	orr.w	r3, r3, #4
 8005f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f4e:	4b5c      	ldr	r3, [pc, #368]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f52:	4a5b      	ldr	r2, [pc, #364]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f54:	f043 0301 	orr.w	r3, r3, #1
 8005f58:	6713      	str	r3, [r2, #112]	; 0x70
 8005f5a:	e00b      	b.n	8005f74 <HAL_RCC_OscConfig+0x324>
 8005f5c:	4b58      	ldr	r3, [pc, #352]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f60:	4a57      	ldr	r2, [pc, #348]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f62:	f023 0301 	bic.w	r3, r3, #1
 8005f66:	6713      	str	r3, [r2, #112]	; 0x70
 8005f68:	4b55      	ldr	r3, [pc, #340]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6c:	4a54      	ldr	r2, [pc, #336]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f6e:	f023 0304 	bic.w	r3, r3, #4
 8005f72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d015      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f7c:	f7fd f9e6 	bl	800334c <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f82:	e00a      	b.n	8005f9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f84:	f7fd f9e2 	bl	800334c <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e0cb      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f9a:	4b49      	ldr	r3, [pc, #292]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0ee      	beq.n	8005f84 <HAL_RCC_OscConfig+0x334>
 8005fa6:	e014      	b.n	8005fd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fa8:	f7fd f9d0 	bl	800334c <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fae:	e00a      	b.n	8005fc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fb0:	f7fd f9cc 	bl	800334c <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d901      	bls.n	8005fc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e0b5      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fc6:	4b3e      	ldr	r3, [pc, #248]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fca:	f003 0302 	and.w	r3, r3, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1ee      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fd2:	7dfb      	ldrb	r3, [r7, #23]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d105      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd8:	4b39      	ldr	r3, [pc, #228]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fdc:	4a38      	ldr	r2, [pc, #224]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005fde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fe2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 80a1 	beq.w	8006130 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fee:	4b34      	ldr	r3, [pc, #208]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f003 030c 	and.w	r3, r3, #12
 8005ff6:	2b08      	cmp	r3, #8
 8005ff8:	d05c      	beq.n	80060b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d141      	bne.n	8006086 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006002:	4b31      	ldr	r3, [pc, #196]	; (80060c8 <HAL_RCC_OscConfig+0x478>)
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006008:	f7fd f9a0 	bl	800334c <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006010:	f7fd f99c 	bl	800334c <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b02      	cmp	r3, #2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e087      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006022:	4b27      	ldr	r3, [pc, #156]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1f0      	bne.n	8006010 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69da      	ldr	r2, [r3, #28]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	431a      	orrs	r2, r3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603c:	019b      	lsls	r3, r3, #6
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006044:	085b      	lsrs	r3, r3, #1
 8006046:	3b01      	subs	r3, #1
 8006048:	041b      	lsls	r3, r3, #16
 800604a:	431a      	orrs	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006050:	061b      	lsls	r3, r3, #24
 8006052:	491b      	ldr	r1, [pc, #108]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 8006054:	4313      	orrs	r3, r2
 8006056:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006058:	4b1b      	ldr	r3, [pc, #108]	; (80060c8 <HAL_RCC_OscConfig+0x478>)
 800605a:	2201      	movs	r2, #1
 800605c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605e:	f7fd f975 	bl	800334c <HAL_GetTick>
 8006062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006064:	e008      	b.n	8006078 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006066:	f7fd f971 	bl	800334c <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e05c      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006078:	4b11      	ldr	r3, [pc, #68]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d0f0      	beq.n	8006066 <HAL_RCC_OscConfig+0x416>
 8006084:	e054      	b.n	8006130 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006086:	4b10      	ldr	r3, [pc, #64]	; (80060c8 <HAL_RCC_OscConfig+0x478>)
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800608c:	f7fd f95e 	bl	800334c <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006094:	f7fd f95a 	bl	800334c <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e045      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060a6:	4b06      	ldr	r3, [pc, #24]	; (80060c0 <HAL_RCC_OscConfig+0x470>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1f0      	bne.n	8006094 <HAL_RCC_OscConfig+0x444>
 80060b2:	e03d      	b.n	8006130 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d107      	bne.n	80060cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e038      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
 80060c0:	40023800 	.word	0x40023800
 80060c4:	40007000 	.word	0x40007000
 80060c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060cc:	4b1b      	ldr	r3, [pc, #108]	; (800613c <HAL_RCC_OscConfig+0x4ec>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d028      	beq.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d121      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d11a      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060fc:	4013      	ands	r3, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006102:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006104:	4293      	cmp	r3, r2
 8006106:	d111      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006112:	085b      	lsrs	r3, r3, #1
 8006114:	3b01      	subs	r3, #1
 8006116:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006118:	429a      	cmp	r2, r3
 800611a:	d107      	bne.n	800612c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006126:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006128:	429a      	cmp	r2, r3
 800612a:	d001      	beq.n	8006130 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e000      	b.n	8006132 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	40023800 	.word	0x40023800

08006140 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e0cc      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006154:	4b68      	ldr	r3, [pc, #416]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d90c      	bls.n	800617c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006162:	4b65      	ldr	r3, [pc, #404]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800616a:	4b63      	ldr	r3, [pc, #396]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 030f 	and.w	r3, r3, #15
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d001      	beq.n	800617c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e0b8      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0302 	and.w	r3, r3, #2
 8006184:	2b00      	cmp	r3, #0
 8006186:	d020      	beq.n	80061ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006194:	4b59      	ldr	r3, [pc, #356]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	4a58      	ldr	r2, [pc, #352]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 800619a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800619e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d005      	beq.n	80061b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061ac:	4b53      	ldr	r3, [pc, #332]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	4a52      	ldr	r2, [pc, #328]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061b8:	4b50      	ldr	r3, [pc, #320]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	494d      	ldr	r1, [pc, #308]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d044      	beq.n	8006260 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d107      	bne.n	80061ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061de:	4b47      	ldr	r3, [pc, #284]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d119      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e07f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d003      	beq.n	80061fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061fa:	2b03      	cmp	r3, #3
 80061fc:	d107      	bne.n	800620e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061fe:	4b3f      	ldr	r3, [pc, #252]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d109      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e06f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800620e:	4b3b      	ldr	r3, [pc, #236]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e067      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800621e:	4b37      	ldr	r3, [pc, #220]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f023 0203 	bic.w	r2, r3, #3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	4934      	ldr	r1, [pc, #208]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 800622c:	4313      	orrs	r3, r2
 800622e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006230:	f7fd f88c 	bl	800334c <HAL_GetTick>
 8006234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006236:	e00a      	b.n	800624e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006238:	f7fd f888 	bl	800334c <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	f241 3288 	movw	r2, #5000	; 0x1388
 8006246:	4293      	cmp	r3, r2
 8006248:	d901      	bls.n	800624e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e04f      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800624e:	4b2b      	ldr	r3, [pc, #172]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 020c 	and.w	r2, r3, #12
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	429a      	cmp	r2, r3
 800625e:	d1eb      	bne.n	8006238 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006260:	4b25      	ldr	r3, [pc, #148]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	429a      	cmp	r2, r3
 800626c:	d20c      	bcs.n	8006288 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800626e:	4b22      	ldr	r3, [pc, #136]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	b2d2      	uxtb	r2, r2
 8006274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006276:	4b20      	ldr	r3, [pc, #128]	; (80062f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d001      	beq.n	8006288 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e032      	b.n	80062ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b00      	cmp	r3, #0
 8006292:	d008      	beq.n	80062a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006294:	4b19      	ldr	r3, [pc, #100]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	4916      	ldr	r1, [pc, #88]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0308 	and.w	r3, r3, #8
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d009      	beq.n	80062c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062b2:	4b12      	ldr	r3, [pc, #72]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	490e      	ldr	r1, [pc, #56]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062c6:	f000 f821 	bl	800630c <HAL_RCC_GetSysClockFreq>
 80062ca:	4602      	mov	r2, r0
 80062cc:	4b0b      	ldr	r3, [pc, #44]	; (80062fc <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	091b      	lsrs	r3, r3, #4
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	490a      	ldr	r1, [pc, #40]	; (8006300 <HAL_RCC_ClockConfig+0x1c0>)
 80062d8:	5ccb      	ldrb	r3, [r1, r3]
 80062da:	fa22 f303 	lsr.w	r3, r2, r3
 80062de:	4a09      	ldr	r2, [pc, #36]	; (8006304 <HAL_RCC_ClockConfig+0x1c4>)
 80062e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062e2:	4b09      	ldr	r3, [pc, #36]	; (8006308 <HAL_RCC_ClockConfig+0x1c8>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fb f9b0 	bl	800164c <HAL_InitTick>

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3710      	adds	r7, #16
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40023c00 	.word	0x40023c00
 80062fc:	40023800 	.word	0x40023800
 8006300:	08011924 	.word	0x08011924
 8006304:	20000000 	.word	0x20000000
 8006308:	20000080 	.word	0x20000080

0800630c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800630c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006310:	b094      	sub	sp, #80	; 0x50
 8006312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	647b      	str	r3, [r7, #68]	; 0x44
 8006318:	2300      	movs	r3, #0
 800631a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800631c:	2300      	movs	r3, #0
 800631e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006320:	2300      	movs	r3, #0
 8006322:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006324:	4b79      	ldr	r3, [pc, #484]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 030c 	and.w	r3, r3, #12
 800632c:	2b08      	cmp	r3, #8
 800632e:	d00d      	beq.n	800634c <HAL_RCC_GetSysClockFreq+0x40>
 8006330:	2b08      	cmp	r3, #8
 8006332:	f200 80e1 	bhi.w	80064f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_RCC_GetSysClockFreq+0x34>
 800633a:	2b04      	cmp	r3, #4
 800633c:	d003      	beq.n	8006346 <HAL_RCC_GetSysClockFreq+0x3a>
 800633e:	e0db      	b.n	80064f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006340:	4b73      	ldr	r3, [pc, #460]	; (8006510 <HAL_RCC_GetSysClockFreq+0x204>)
 8006342:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006344:	e0db      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006346:	4b73      	ldr	r3, [pc, #460]	; (8006514 <HAL_RCC_GetSysClockFreq+0x208>)
 8006348:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800634a:	e0d8      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800634c:	4b6f      	ldr	r3, [pc, #444]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006354:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006356:	4b6d      	ldr	r3, [pc, #436]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d063      	beq.n	800642a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006362:	4b6a      	ldr	r3, [pc, #424]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	099b      	lsrs	r3, r3, #6
 8006368:	2200      	movs	r2, #0
 800636a:	63bb      	str	r3, [r7, #56]	; 0x38
 800636c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800636e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006374:	633b      	str	r3, [r7, #48]	; 0x30
 8006376:	2300      	movs	r3, #0
 8006378:	637b      	str	r3, [r7, #52]	; 0x34
 800637a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800637e:	4622      	mov	r2, r4
 8006380:	462b      	mov	r3, r5
 8006382:	f04f 0000 	mov.w	r0, #0
 8006386:	f04f 0100 	mov.w	r1, #0
 800638a:	0159      	lsls	r1, r3, #5
 800638c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006390:	0150      	lsls	r0, r2, #5
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	4621      	mov	r1, r4
 8006398:	1a51      	subs	r1, r2, r1
 800639a:	6139      	str	r1, [r7, #16]
 800639c:	4629      	mov	r1, r5
 800639e:	eb63 0301 	sbc.w	r3, r3, r1
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063b0:	4659      	mov	r1, fp
 80063b2:	018b      	lsls	r3, r1, #6
 80063b4:	4651      	mov	r1, sl
 80063b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063ba:	4651      	mov	r1, sl
 80063bc:	018a      	lsls	r2, r1, #6
 80063be:	4651      	mov	r1, sl
 80063c0:	ebb2 0801 	subs.w	r8, r2, r1
 80063c4:	4659      	mov	r1, fp
 80063c6:	eb63 0901 	sbc.w	r9, r3, r1
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	f04f 0300 	mov.w	r3, #0
 80063d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063de:	4690      	mov	r8, r2
 80063e0:	4699      	mov	r9, r3
 80063e2:	4623      	mov	r3, r4
 80063e4:	eb18 0303 	adds.w	r3, r8, r3
 80063e8:	60bb      	str	r3, [r7, #8]
 80063ea:	462b      	mov	r3, r5
 80063ec:	eb49 0303 	adc.w	r3, r9, r3
 80063f0:	60fb      	str	r3, [r7, #12]
 80063f2:	f04f 0200 	mov.w	r2, #0
 80063f6:	f04f 0300 	mov.w	r3, #0
 80063fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063fe:	4629      	mov	r1, r5
 8006400:	024b      	lsls	r3, r1, #9
 8006402:	4621      	mov	r1, r4
 8006404:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006408:	4621      	mov	r1, r4
 800640a:	024a      	lsls	r2, r1, #9
 800640c:	4610      	mov	r0, r2
 800640e:	4619      	mov	r1, r3
 8006410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006412:	2200      	movs	r2, #0
 8006414:	62bb      	str	r3, [r7, #40]	; 0x28
 8006416:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006418:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800641c:	f7fa fc24 	bl	8000c68 <__aeabi_uldivmod>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4613      	mov	r3, r2
 8006426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006428:	e058      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800642a:	4b38      	ldr	r3, [pc, #224]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	099b      	lsrs	r3, r3, #6
 8006430:	2200      	movs	r2, #0
 8006432:	4618      	mov	r0, r3
 8006434:	4611      	mov	r1, r2
 8006436:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800643a:	623b      	str	r3, [r7, #32]
 800643c:	2300      	movs	r3, #0
 800643e:	627b      	str	r3, [r7, #36]	; 0x24
 8006440:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006444:	4642      	mov	r2, r8
 8006446:	464b      	mov	r3, r9
 8006448:	f04f 0000 	mov.w	r0, #0
 800644c:	f04f 0100 	mov.w	r1, #0
 8006450:	0159      	lsls	r1, r3, #5
 8006452:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006456:	0150      	lsls	r0, r2, #5
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	4641      	mov	r1, r8
 800645e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006462:	4649      	mov	r1, r9
 8006464:	eb63 0b01 	sbc.w	fp, r3, r1
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006474:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006478:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800647c:	ebb2 040a 	subs.w	r4, r2, sl
 8006480:	eb63 050b 	sbc.w	r5, r3, fp
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	00eb      	lsls	r3, r5, #3
 800648e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006492:	00e2      	lsls	r2, r4, #3
 8006494:	4614      	mov	r4, r2
 8006496:	461d      	mov	r5, r3
 8006498:	4643      	mov	r3, r8
 800649a:	18e3      	adds	r3, r4, r3
 800649c:	603b      	str	r3, [r7, #0]
 800649e:	464b      	mov	r3, r9
 80064a0:	eb45 0303 	adc.w	r3, r5, r3
 80064a4:	607b      	str	r3, [r7, #4]
 80064a6:	f04f 0200 	mov.w	r2, #0
 80064aa:	f04f 0300 	mov.w	r3, #0
 80064ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064b2:	4629      	mov	r1, r5
 80064b4:	028b      	lsls	r3, r1, #10
 80064b6:	4621      	mov	r1, r4
 80064b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064bc:	4621      	mov	r1, r4
 80064be:	028a      	lsls	r2, r1, #10
 80064c0:	4610      	mov	r0, r2
 80064c2:	4619      	mov	r1, r3
 80064c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064c6:	2200      	movs	r2, #0
 80064c8:	61bb      	str	r3, [r7, #24]
 80064ca:	61fa      	str	r2, [r7, #28]
 80064cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064d0:	f7fa fbca 	bl	8000c68 <__aeabi_uldivmod>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4613      	mov	r3, r2
 80064da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064dc:	4b0b      	ldr	r3, [pc, #44]	; (800650c <HAL_RCC_GetSysClockFreq+0x200>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	0c1b      	lsrs	r3, r3, #16
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	3301      	adds	r3, #1
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80064ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80064f6:	e002      	b.n	80064fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064f8:	4b05      	ldr	r3, [pc, #20]	; (8006510 <HAL_RCC_GetSysClockFreq+0x204>)
 80064fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80064fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006500:	4618      	mov	r0, r3
 8006502:	3750      	adds	r7, #80	; 0x50
 8006504:	46bd      	mov	sp, r7
 8006506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800650a:	bf00      	nop
 800650c:	40023800 	.word	0x40023800
 8006510:	00f42400 	.word	0x00f42400
 8006514:	007a1200 	.word	0x007a1200

08006518 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800651c:	4b03      	ldr	r3, [pc, #12]	; (800652c <HAL_RCC_GetHCLKFreq+0x14>)
 800651e:	681b      	ldr	r3, [r3, #0]
}
 8006520:	4618      	mov	r0, r3
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	20000000 	.word	0x20000000

08006530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006534:	f7ff fff0 	bl	8006518 <HAL_RCC_GetHCLKFreq>
 8006538:	4602      	mov	r2, r0
 800653a:	4b05      	ldr	r3, [pc, #20]	; (8006550 <HAL_RCC_GetPCLK1Freq+0x20>)
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	0a9b      	lsrs	r3, r3, #10
 8006540:	f003 0307 	and.w	r3, r3, #7
 8006544:	4903      	ldr	r1, [pc, #12]	; (8006554 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006546:	5ccb      	ldrb	r3, [r1, r3]
 8006548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800654c:	4618      	mov	r0, r3
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40023800 	.word	0x40023800
 8006554:	08011934 	.word	0x08011934

08006558 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	220f      	movs	r2, #15
 8006566:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006568:	4b12      	ldr	r3, [pc, #72]	; (80065b4 <HAL_RCC_GetClockConfig+0x5c>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f003 0203 	and.w	r2, r3, #3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006574:	4b0f      	ldr	r3, [pc, #60]	; (80065b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006580:	4b0c      	ldr	r3, [pc, #48]	; (80065b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800658c:	4b09      	ldr	r3, [pc, #36]	; (80065b4 <HAL_RCC_GetClockConfig+0x5c>)
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	08db      	lsrs	r3, r3, #3
 8006592:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800659a:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <HAL_RCC_GetClockConfig+0x60>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 020f 	and.w	r2, r3, #15
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	601a      	str	r2, [r3, #0]
}
 80065a6:	bf00      	nop
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40023800 	.word	0x40023800
 80065b8:	40023c00 	.word	0x40023c00

080065bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10b      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d105      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d075      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065f0:	4b91      	ldr	r3, [pc, #580]	; (8006838 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065f6:	f7fc fea9 	bl	800334c <HAL_GetTick>
 80065fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065fc:	e008      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065fe:	f7fc fea5 	bl	800334c <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b02      	cmp	r3, #2
 800660a:	d901      	bls.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e189      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006610:	4b8a      	ldr	r3, [pc, #552]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1f0      	bne.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d009      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	019a      	lsls	r2, r3, #6
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	071b      	lsls	r3, r3, #28
 8006634:	4981      	ldr	r1, [pc, #516]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006636:	4313      	orrs	r3, r2
 8006638:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d01f      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006648:	4b7c      	ldr	r3, [pc, #496]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800664a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800664e:	0f1b      	lsrs	r3, r3, #28
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	019a      	lsls	r2, r3, #6
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	061b      	lsls	r3, r3, #24
 8006662:	431a      	orrs	r2, r3
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	071b      	lsls	r3, r3, #28
 8006668:	4974      	ldr	r1, [pc, #464]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800666a:	4313      	orrs	r3, r2
 800666c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006670:	4b72      	ldr	r3, [pc, #456]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006676:	f023 021f 	bic.w	r2, r3, #31
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	3b01      	subs	r3, #1
 8006680:	496e      	ldr	r1, [pc, #440]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00d      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	019a      	lsls	r2, r3, #6
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	061b      	lsls	r3, r3, #24
 80066a0:	431a      	orrs	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	071b      	lsls	r3, r3, #28
 80066a8:	4964      	ldr	r1, [pc, #400]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80066b0:	4b61      	ldr	r3, [pc, #388]	; (8006838 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066b2:	2201      	movs	r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066b6:	f7fc fe49 	bl	800334c <HAL_GetTick>
 80066ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066bc:	e008      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066be:	f7fc fe45 	bl	800334c <HAL_GetTick>
 80066c2:	4602      	mov	r2, r0
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d901      	bls.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e129      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066d0:	4b5a      	ldr	r3, [pc, #360]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d0f0      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0304 	and.w	r3, r3, #4
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d105      	bne.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d079      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80066f4:	4b52      	ldr	r3, [pc, #328]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066fa:	f7fc fe27 	bl	800334c <HAL_GetTick>
 80066fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006700:	e008      	b.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006702:	f7fc fe23 	bl	800334c <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d901      	bls.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e107      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006714:	4b49      	ldr	r3, [pc, #292]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800671c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006720:	d0ef      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0304 	and.w	r3, r3, #4
 800672a:	2b00      	cmp	r3, #0
 800672c:	d020      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800672e:	4b43      	ldr	r3, [pc, #268]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006734:	0f1b      	lsrs	r3, r3, #28
 8006736:	f003 0307 	and.w	r3, r3, #7
 800673a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	019a      	lsls	r2, r3, #6
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	061b      	lsls	r3, r3, #24
 8006748:	431a      	orrs	r2, r3
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	071b      	lsls	r3, r3, #28
 800674e:	493b      	ldr	r1, [pc, #236]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006750:	4313      	orrs	r3, r2
 8006752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006756:	4b39      	ldr	r3, [pc, #228]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006758:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800675c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	3b01      	subs	r3, #1
 8006766:	021b      	lsls	r3, r3, #8
 8006768:	4934      	ldr	r1, [pc, #208]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800676a:	4313      	orrs	r3, r2
 800676c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0308 	and.w	r3, r3, #8
 8006778:	2b00      	cmp	r3, #0
 800677a:	d01e      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800677c:	4b2f      	ldr	r3, [pc, #188]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006782:	0e1b      	lsrs	r3, r3, #24
 8006784:	f003 030f 	and.w	r3, r3, #15
 8006788:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	019a      	lsls	r2, r3, #6
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	061b      	lsls	r3, r3, #24
 8006794:	431a      	orrs	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	071b      	lsls	r3, r3, #28
 800679c:	4927      	ldr	r1, [pc, #156]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80067a4:	4b25      	ldr	r3, [pc, #148]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b2:	4922      	ldr	r1, [pc, #136]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80067ba:	4b21      	ldr	r3, [pc, #132]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80067bc:	2201      	movs	r2, #1
 80067be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067c0:	f7fc fdc4 	bl	800334c <HAL_GetTick>
 80067c4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067c6:	e008      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80067c8:	f7fc fdc0 	bl	800334c <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d901      	bls.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e0a4      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067da:	4b18      	ldr	r3, [pc, #96]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067e6:	d1ef      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0320 	and.w	r3, r3, #32
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 808b 	beq.w	800690c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067f6:	2300      	movs	r3, #0
 80067f8:	60fb      	str	r3, [r7, #12]
 80067fa:	4b10      	ldr	r3, [pc, #64]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	4a0f      	ldr	r2, [pc, #60]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006804:	6413      	str	r3, [r2, #64]	; 0x40
 8006806:	4b0d      	ldr	r3, [pc, #52]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006812:	4b0c      	ldr	r3, [pc, #48]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a0b      	ldr	r2, [pc, #44]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800681c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800681e:	f7fc fd95 	bl	800334c <HAL_GetTick>
 8006822:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006824:	e010      	b.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006826:	f7fc fd91 	bl	800334c <HAL_GetTick>
 800682a:	4602      	mov	r2, r0
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	2b02      	cmp	r3, #2
 8006832:	d909      	bls.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e075      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006838:	42470068 	.word	0x42470068
 800683c:	40023800 	.word	0x40023800
 8006840:	42470070 	.word	0x42470070
 8006844:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006848:	4b38      	ldr	r3, [pc, #224]	; (800692c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0e8      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006854:	4b36      	ldr	r3, [pc, #216]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006858:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800685c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d02f      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	429a      	cmp	r2, r3
 8006870:	d028      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006872:	4b2f      	ldr	r3, [pc, #188]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800687a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800687c:	4b2d      	ldr	r3, [pc, #180]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800687e:	2201      	movs	r2, #1
 8006880:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006882:	4b2c      	ldr	r3, [pc, #176]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006884:	2200      	movs	r2, #0
 8006886:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006888:	4a29      	ldr	r2, [pc, #164]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800688e:	4b28      	ldr	r3, [pc, #160]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b01      	cmp	r3, #1
 8006898:	d114      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800689a:	f7fc fd57 	bl	800334c <HAL_GetTick>
 800689e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a0:	e00a      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068a2:	f7fc fd53 	bl	800334c <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d901      	bls.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80068b4:	2303      	movs	r3, #3
 80068b6:	e035      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068b8:	4b1d      	ldr	r3, [pc, #116]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d0ee      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068d0:	d10d      	bne.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x332>
 80068d2:	4b17      	ldr	r3, [pc, #92]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80068e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068e6:	4912      	ldr	r1, [pc, #72]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	608b      	str	r3, [r1, #8]
 80068ec:	e005      	b.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80068ee:	4b10      	ldr	r3, [pc, #64]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	4a0f      	ldr	r2, [pc, #60]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80068f8:	6093      	str	r3, [r2, #8]
 80068fa:	4b0d      	ldr	r3, [pc, #52]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006906:	490a      	ldr	r1, [pc, #40]	; (8006930 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006908:	4313      	orrs	r3, r2
 800690a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0310 	and.w	r3, r3, #16
 8006914:	2b00      	cmp	r3, #0
 8006916:	d004      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800691e:	4b06      	ldr	r3, [pc, #24]	; (8006938 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006920:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40007000 	.word	0x40007000
 8006930:	40023800 	.word	0x40023800
 8006934:	42470e40 	.word	0x42470e40
 8006938:	424711e0 	.word	0x424711e0

0800693c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e025      	b.n	800699c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d106      	bne.n	800696a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 f81d 	bl	80069a4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2202      	movs	r2, #2
 800696e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3304      	adds	r3, #4
 800697a:	4619      	mov	r1, r3
 800697c:	4610      	mov	r0, r2
 800697e:	f001 f919 	bl	8007bb4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6818      	ldr	r0, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	461a      	mov	r2, r3
 800698c:	6839      	ldr	r1, [r7, #0]
 800698e:	f001 f96e 	bl	8007c6e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 80069ac:	bf00      	nop
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80069ca:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d101      	bne.n	80069d6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
 80069d4:	e021      	b.n	8006a1a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80069d6:	7dfb      	ldrb	r3, [r7, #23]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d002      	beq.n	80069e2 <HAL_SDRAM_SendCommand+0x2a>
 80069dc:	7dfb      	ldrb	r3, [r7, #23]
 80069de:	2b05      	cmp	r3, #5
 80069e0:	d118      	bne.n	8006a14 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2202      	movs	r2, #2
 80069e6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	68b9      	ldr	r1, [r7, #8]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f001 f9a4 	bl	8007d40 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d104      	bne.n	8006a0a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2205      	movs	r2, #5
 8006a04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006a08:	e006      	b.n	8006a18 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006a12:	e001      	b.n	8006a18 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e000      	b.n	8006a1a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3718      	adds	r7, #24
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b082      	sub	sp, #8
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d101      	bne.n	8006a3c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e016      	b.n	8006a6a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d10f      	bne.n	8006a68 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	4618      	mov	r0, r3
 8006a58:	f001 f9af 	bl	8007dba <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
 8006a66:	e000      	b.n	8006a6a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b082      	sub	sp, #8
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e07b      	b.n	8006b7c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d108      	bne.n	8006a9e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a94:	d009      	beq.n	8006aaa <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	61da      	str	r2, [r3, #28]
 8006a9c:	e005      	b.n	8006aaa <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d106      	bne.n	8006aca <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f885 	bl	8006bd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2202      	movs	r2, #2
 8006ace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ae0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006af2:	431a      	orrs	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006afc:	431a      	orrs	r2, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	431a      	orrs	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b24:	431a      	orrs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2e:	ea42 0103 	orr.w	r1, r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b36:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	0c1b      	lsrs	r3, r3, #16
 8006b48:	f003 0104 	and.w	r1, r3, #4
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	f003 0210 	and.w	r2, r3, #16
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	69da      	ldr	r2, [r3, #28]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e01a      	b.n	8006bcc <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f81a 	bl	8006be8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3708      	adds	r7, #8
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	603b      	str	r3, [r7, #0]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d101      	bne.n	8006c1e <HAL_SPI_Transmit+0x22>
 8006c1a:	2302      	movs	r3, #2
 8006c1c:	e126      	b.n	8006e6c <HAL_SPI_Transmit+0x270>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c26:	f7fc fb91 	bl	800334c <HAL_GetTick>
 8006c2a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c2c:	88fb      	ldrh	r3, [r7, #6]
 8006c2e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d002      	beq.n	8006c42 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c40:	e10b      	b.n	8006e5a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_SPI_Transmit+0x52>
 8006c48:	88fb      	ldrh	r3, [r7, #6]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d102      	bne.n	8006c54 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c52:	e102      	b.n	8006e5a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2203      	movs	r2, #3
 8006c58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	88fa      	ldrh	r2, [r7, #6]
 8006c6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	88fa      	ldrh	r2, [r7, #6]
 8006c72:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c9a:	d10f      	bne.n	8006cbc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006caa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc6:	2b40      	cmp	r3, #64	; 0x40
 8006cc8:	d007      	beq.n	8006cda <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cd8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ce2:	d14b      	bne.n	8006d7c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <HAL_SPI_Transmit+0xf6>
 8006cec:	8afb      	ldrh	r3, [r7, #22]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d13e      	bne.n	8006d70 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf6:	881a      	ldrh	r2, [r3, #0]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d02:	1c9a      	adds	r2, r3, #2
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d16:	e02b      	b.n	8006d70 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d112      	bne.n	8006d4c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2a:	881a      	ldrh	r2, [r3, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d36:	1c9a      	adds	r2, r3, #2
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d4a:	e011      	b.n	8006d70 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d4c:	f7fc fafe 	bl	800334c <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	683a      	ldr	r2, [r7, #0]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d803      	bhi.n	8006d64 <HAL_SPI_Transmit+0x168>
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d62:	d102      	bne.n	8006d6a <HAL_SPI_Transmit+0x16e>
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d102      	bne.n	8006d70 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d6e:	e074      	b.n	8006e5a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1ce      	bne.n	8006d18 <HAL_SPI_Transmit+0x11c>
 8006d7a:	e04c      	b.n	8006e16 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <HAL_SPI_Transmit+0x18e>
 8006d84:	8afb      	ldrh	r3, [r7, #22]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d140      	bne.n	8006e0c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	330c      	adds	r3, #12
 8006d94:	7812      	ldrb	r2, [r2, #0]
 8006d96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d9c:	1c5a      	adds	r2, r3, #1
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	3b01      	subs	r3, #1
 8006daa:	b29a      	uxth	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006db0:	e02c      	b.n	8006e0c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f003 0302 	and.w	r3, r3, #2
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d113      	bne.n	8006de8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	330c      	adds	r3, #12
 8006dca:	7812      	ldrb	r2, [r2, #0]
 8006dcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	3b01      	subs	r3, #1
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	86da      	strh	r2, [r3, #54]	; 0x36
 8006de6:	e011      	b.n	8006e0c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006de8:	f7fc fab0 	bl	800334c <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d803      	bhi.n	8006e00 <HAL_SPI_Transmit+0x204>
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfe:	d102      	bne.n	8006e06 <HAL_SPI_Transmit+0x20a>
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d102      	bne.n	8006e0c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e0a:	e026      	b.n	8006e5a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1cd      	bne.n	8006db2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	6839      	ldr	r1, [r7, #0]
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f000 fbda 	bl	80075d4 <SPI_EndRxTxTransaction>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2220      	movs	r2, #32
 8006e2a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e34:	2300      	movs	r3, #0
 8006e36:	613b      	str	r3, [r7, #16]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	613b      	str	r3, [r7, #16]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	613b      	str	r3, [r7, #16]
 8006e48:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d002      	beq.n	8006e58 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	77fb      	strb	r3, [r7, #31]
 8006e56:	e000      	b.n	8006e5a <HAL_SPI_Transmit+0x25e>
  }

error:
 8006e58:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3720      	adds	r7, #32
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b088      	sub	sp, #32
 8006e78:	af02      	add	r7, sp, #8
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	603b      	str	r3, [r7, #0]
 8006e80:	4613      	mov	r3, r2
 8006e82:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e84:	2300      	movs	r3, #0
 8006e86:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e90:	d112      	bne.n	8006eb8 <HAL_SPI_Receive+0x44>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10e      	bne.n	8006eb8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2204      	movs	r2, #4
 8006e9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ea2:	88fa      	ldrh	r2, [r7, #6]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	68ba      	ldr	r2, [r7, #8]
 8006eac:	68b9      	ldr	r1, [r7, #8]
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 f8f1 	bl	8007096 <HAL_SPI_TransmitReceive>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	e0ea      	b.n	800708e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d101      	bne.n	8006ec6 <HAL_SPI_Receive+0x52>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e0e3      	b.n	800708e <HAL_SPI_Receive+0x21a>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ece:	f7fc fa3d 	bl	800334c <HAL_GetTick>
 8006ed2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d002      	beq.n	8006ee6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ee4:	e0ca      	b.n	800707c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d002      	beq.n	8006ef2 <HAL_SPI_Receive+0x7e>
 8006eec:	88fb      	ldrh	r3, [r7, #6]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d102      	bne.n	8006ef8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ef6:	e0c1      	b.n	800707c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2204      	movs	r2, #4
 8006efc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	88fa      	ldrh	r2, [r7, #6]
 8006f10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	88fa      	ldrh	r2, [r7, #6]
 8006f16:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f3e:	d10f      	bne.n	8006f60 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006f5e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6a:	2b40      	cmp	r3, #64	; 0x40
 8006f6c:	d007      	beq.n	8006f7e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f7c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d162      	bne.n	800704c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006f86:	e02e      	b.n	8006fe6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f003 0301 	and.w	r3, r3, #1
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d115      	bne.n	8006fc2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f103 020c 	add.w	r2, r3, #12
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa2:	7812      	ldrb	r2, [r2, #0]
 8006fa4:	b2d2      	uxtb	r2, r2
 8006fa6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fac:	1c5a      	adds	r2, r3, #1
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006fc0:	e011      	b.n	8006fe6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fc2:	f7fc f9c3 	bl	800334c <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	683a      	ldr	r2, [r7, #0]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d803      	bhi.n	8006fda <HAL_SPI_Receive+0x166>
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd8:	d102      	bne.n	8006fe0 <HAL_SPI_Receive+0x16c>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d102      	bne.n	8006fe6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006fe4:	e04a      	b.n	800707c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1cb      	bne.n	8006f88 <HAL_SPI_Receive+0x114>
 8006ff0:	e031      	b.n	8007056 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d113      	bne.n	8007028 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700a:	b292      	uxth	r2, r2
 800700c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007012:	1c9a      	adds	r2, r3, #2
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800701c:	b29b      	uxth	r3, r3
 800701e:	3b01      	subs	r3, #1
 8007020:	b29a      	uxth	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007026:	e011      	b.n	800704c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007028:	f7fc f990 	bl	800334c <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	429a      	cmp	r2, r3
 8007036:	d803      	bhi.n	8007040 <HAL_SPI_Receive+0x1cc>
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703e:	d102      	bne.n	8007046 <HAL_SPI_Receive+0x1d2>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d102      	bne.n	800704c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	75fb      	strb	r3, [r7, #23]
          goto error;
 800704a:	e017      	b.n	800707c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1cd      	bne.n	8006ff2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	6839      	ldr	r1, [r7, #0]
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fa54 	bl	8007508 <SPI_EndRxTransaction>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d002      	beq.n	800706c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2220      	movs	r2, #32
 800706a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007070:	2b00      	cmp	r3, #0
 8007072:	d002      	beq.n	800707a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	75fb      	strb	r3, [r7, #23]
 8007078:	e000      	b.n	800707c <HAL_SPI_Receive+0x208>
  }

error :
 800707a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800708c:	7dfb      	ldrb	r3, [r7, #23]
}
 800708e:	4618      	mov	r0, r3
 8007090:	3718      	adds	r7, #24
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b08c      	sub	sp, #48	; 0x30
 800709a:	af00      	add	r7, sp, #0
 800709c:	60f8      	str	r0, [r7, #12]
 800709e:	60b9      	str	r1, [r7, #8]
 80070a0:	607a      	str	r2, [r7, #4]
 80070a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80070a4:	2301      	movs	r3, #1
 80070a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d101      	bne.n	80070bc <HAL_SPI_TransmitReceive+0x26>
 80070b8:	2302      	movs	r3, #2
 80070ba:	e18a      	b.n	80073d2 <HAL_SPI_TransmitReceive+0x33c>
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070c4:	f7fc f942 	bl	800334c <HAL_GetTick>
 80070c8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80070da:	887b      	ldrh	r3, [r7, #2]
 80070dc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80070de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d00f      	beq.n	8007106 <HAL_SPI_TransmitReceive+0x70>
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ec:	d107      	bne.n	80070fe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d103      	bne.n	80070fe <HAL_SPI_TransmitReceive+0x68>
 80070f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070fa:	2b04      	cmp	r3, #4
 80070fc:	d003      	beq.n	8007106 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80070fe:	2302      	movs	r3, #2
 8007100:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007104:	e15b      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d005      	beq.n	8007118 <HAL_SPI_TransmitReceive+0x82>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d002      	beq.n	8007118 <HAL_SPI_TransmitReceive+0x82>
 8007112:	887b      	ldrh	r3, [r7, #2]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d103      	bne.n	8007120 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800711e:	e14e      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b04      	cmp	r3, #4
 800712a:	d003      	beq.n	8007134 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2205      	movs	r2, #5
 8007130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	887a      	ldrh	r2, [r7, #2]
 8007144:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	887a      	ldrh	r2, [r7, #2]
 800714a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	887a      	ldrh	r2, [r7, #2]
 8007156:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	887a      	ldrh	r2, [r7, #2]
 800715c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007174:	2b40      	cmp	r3, #64	; 0x40
 8007176:	d007      	beq.n	8007188 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007186:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007190:	d178      	bne.n	8007284 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <HAL_SPI_TransmitReceive+0x10a>
 800719a:	8b7b      	ldrh	r3, [r7, #26]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d166      	bne.n	800726e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a4:	881a      	ldrh	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b0:	1c9a      	adds	r2, r3, #2
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071c4:	e053      	b.n	800726e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d11b      	bne.n	800720c <HAL_SPI_TransmitReceive+0x176>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071d8:	b29b      	uxth	r3, r3
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d016      	beq.n	800720c <HAL_SPI_TransmitReceive+0x176>
 80071de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d113      	bne.n	800720c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e8:	881a      	ldrh	r2, [r3, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f4:	1c9a      	adds	r2, r3, #2
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071fe:	b29b      	uxth	r3, r3
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007208:	2300      	movs	r3, #0
 800720a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b01      	cmp	r3, #1
 8007218:	d119      	bne.n	800724e <HAL_SPI_TransmitReceive+0x1b8>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800721e:	b29b      	uxth	r3, r3
 8007220:	2b00      	cmp	r3, #0
 8007222:	d014      	beq.n	800724e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68da      	ldr	r2, [r3, #12]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800722e:	b292      	uxth	r2, r2
 8007230:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	1c9a      	adds	r2, r3, #2
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007240:	b29b      	uxth	r3, r3
 8007242:	3b01      	subs	r3, #1
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800724a:	2301      	movs	r3, #1
 800724c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800724e:	f7fc f87d 	bl	800334c <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800725a:	429a      	cmp	r2, r3
 800725c:	d807      	bhi.n	800726e <HAL_SPI_TransmitReceive+0x1d8>
 800725e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007264:	d003      	beq.n	800726e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800726c:	e0a7      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007272:	b29b      	uxth	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1a6      	bne.n	80071c6 <HAL_SPI_TransmitReceive+0x130>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800727c:	b29b      	uxth	r3, r3
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1a1      	bne.n	80071c6 <HAL_SPI_TransmitReceive+0x130>
 8007282:	e07c      	b.n	800737e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <HAL_SPI_TransmitReceive+0x1fc>
 800728c:	8b7b      	ldrh	r3, [r7, #26]
 800728e:	2b01      	cmp	r3, #1
 8007290:	d16b      	bne.n	800736a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	330c      	adds	r3, #12
 800729c:	7812      	ldrb	r2, [r2, #0]
 800729e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a4:	1c5a      	adds	r2, r3, #1
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	3b01      	subs	r3, #1
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072b8:	e057      	b.n	800736a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d11c      	bne.n	8007302 <HAL_SPI_TransmitReceive+0x26c>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d017      	beq.n	8007302 <HAL_SPI_TransmitReceive+0x26c>
 80072d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d114      	bne.n	8007302 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	330c      	adds	r3, #12
 80072e2:	7812      	ldrb	r2, [r2, #0]
 80072e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072fe:	2300      	movs	r3, #0
 8007300:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f003 0301 	and.w	r3, r3, #1
 800730c:	2b01      	cmp	r3, #1
 800730e:	d119      	bne.n	8007344 <HAL_SPI_TransmitReceive+0x2ae>
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007314:	b29b      	uxth	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d014      	beq.n	8007344 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68da      	ldr	r2, [r3, #12]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	b2d2      	uxtb	r2, r2
 8007326:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007336:	b29b      	uxth	r3, r3
 8007338:	3b01      	subs	r3, #1
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007340:	2301      	movs	r3, #1
 8007342:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007344:	f7fc f802 	bl	800334c <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007350:	429a      	cmp	r2, r3
 8007352:	d803      	bhi.n	800735c <HAL_SPI_TransmitReceive+0x2c6>
 8007354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735a:	d102      	bne.n	8007362 <HAL_SPI_TransmitReceive+0x2cc>
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	2b00      	cmp	r3, #0
 8007360:	d103      	bne.n	800736a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007368:	e029      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800736e:	b29b      	uxth	r3, r3
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1a2      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x224>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007378:	b29b      	uxth	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	d19d      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800737e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007380:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f000 f926 	bl	80075d4 <SPI_EndRxTxTransaction>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d006      	beq.n	800739c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2220      	movs	r2, #32
 8007398:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800739a:	e010      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073a4:	2300      	movs	r3, #0
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	617b      	str	r3, [r7, #20]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	617b      	str	r3, [r7, #20]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	e000      	b.n	80073be <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80073bc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80073ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3730      	adds	r7, #48	; 0x30
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073e8:	b2db      	uxtb	r3, r3
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
	...

080073f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b088      	sub	sp, #32
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	603b      	str	r3, [r7, #0]
 8007404:	4613      	mov	r3, r2
 8007406:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007408:	f7fb ffa0 	bl	800334c <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007410:	1a9b      	subs	r3, r3, r2
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	4413      	add	r3, r2
 8007416:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007418:	f7fb ff98 	bl	800334c <HAL_GetTick>
 800741c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800741e:	4b39      	ldr	r3, [pc, #228]	; (8007504 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	015b      	lsls	r3, r3, #5
 8007424:	0d1b      	lsrs	r3, r3, #20
 8007426:	69fa      	ldr	r2, [r7, #28]
 8007428:	fb02 f303 	mul.w	r3, r2, r3
 800742c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800742e:	e054      	b.n	80074da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007436:	d050      	beq.n	80074da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007438:	f7fb ff88 	bl	800334c <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	69fa      	ldr	r2, [r7, #28]
 8007444:	429a      	cmp	r2, r3
 8007446:	d902      	bls.n	800744e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d13d      	bne.n	80074ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800745c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007466:	d111      	bne.n	800748c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007470:	d004      	beq.n	800747c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800747a:	d107      	bne.n	800748c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800748a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007494:	d10f      	bne.n	80074b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e017      	b.n	80074fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d101      	bne.n	80074d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689a      	ldr	r2, [r3, #8]
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	4013      	ands	r3, r2
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	bf0c      	ite	eq
 80074ea:	2301      	moveq	r3, #1
 80074ec:	2300      	movne	r3, #0
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	461a      	mov	r2, r3
 80074f2:	79fb      	ldrb	r3, [r7, #7]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d19b      	bne.n	8007430 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3720      	adds	r7, #32
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	20000000 	.word	0x20000000

08007508 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b086      	sub	sp, #24
 800750c:	af02      	add	r7, sp, #8
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800751c:	d111      	bne.n	8007542 <SPI_EndRxTransaction+0x3a>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007526:	d004      	beq.n	8007532 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007530:	d107      	bne.n	8007542 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007540:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800754a:	d12a      	bne.n	80075a2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007554:	d012      	beq.n	800757c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	2200      	movs	r2, #0
 800755e:	2180      	movs	r1, #128	; 0x80
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f7ff ff49 	bl	80073f8 <SPI_WaitFlagStateUntilTimeout>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d02d      	beq.n	80075c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007570:	f043 0220 	orr.w	r2, r3, #32
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e026      	b.n	80075ca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2200      	movs	r2, #0
 8007584:	2101      	movs	r1, #1
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f7ff ff36 	bl	80073f8 <SPI_WaitFlagStateUntilTimeout>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d01a      	beq.n	80075c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007596:	f043 0220 	orr.w	r2, r3, #32
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e013      	b.n	80075ca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2200      	movs	r2, #0
 80075aa:	2101      	movs	r1, #1
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7ff ff23 	bl	80073f8 <SPI_WaitFlagStateUntilTimeout>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d007      	beq.n	80075c8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075bc:	f043 0220 	orr.w	r2, r3, #32
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e000      	b.n	80075ca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
	...

080075d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b088      	sub	sp, #32
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80075e0:	4b1b      	ldr	r3, [pc, #108]	; (8007650 <SPI_EndRxTxTransaction+0x7c>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a1b      	ldr	r2, [pc, #108]	; (8007654 <SPI_EndRxTxTransaction+0x80>)
 80075e6:	fba2 2303 	umull	r2, r3, r2, r3
 80075ea:	0d5b      	lsrs	r3, r3, #21
 80075ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80075f0:	fb02 f303 	mul.w	r3, r2, r3
 80075f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075fe:	d112      	bne.n	8007626 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	2200      	movs	r2, #0
 8007608:	2180      	movs	r1, #128	; 0x80
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f7ff fef4 	bl	80073f8 <SPI_WaitFlagStateUntilTimeout>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d016      	beq.n	8007644 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800761a:	f043 0220 	orr.w	r2, r3, #32
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e00f      	b.n	8007646 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00a      	beq.n	8007642 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	3b01      	subs	r3, #1
 8007630:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800763c:	2b80      	cmp	r3, #128	; 0x80
 800763e:	d0f2      	beq.n	8007626 <SPI_EndRxTxTransaction+0x52>
 8007640:	e000      	b.n	8007644 <SPI_EndRxTxTransaction+0x70>
        break;
 8007642:	bf00      	nop
  }

  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3718      	adds	r7, #24
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20000000 	.word	0x20000000
 8007654:	165e9f81 	.word	0x165e9f81

08007658 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e041      	b.n	80076ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d106      	bne.n	8007684 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f839 	bl	80076f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3304      	adds	r3, #4
 8007694:	4619      	mov	r1, r3
 8007696:	4610      	mov	r0, r2
 8007698:	f000 f9d8 	bl	8007a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b083      	sub	sp, #12
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80076fe:	bf00      	nop
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
	...

0800770c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2b01      	cmp	r3, #1
 800771e:	d001      	beq.n	8007724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e04e      	b.n	80077c2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2202      	movs	r2, #2
 8007728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	68da      	ldr	r2, [r3, #12]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0201 	orr.w	r2, r2, #1
 800773a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a23      	ldr	r2, [pc, #140]	; (80077d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d022      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774e:	d01d      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a1f      	ldr	r2, [pc, #124]	; (80077d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d018      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a1e      	ldr	r2, [pc, #120]	; (80077d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d013      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a1c      	ldr	r2, [pc, #112]	; (80077dc <HAL_TIM_Base_Start_IT+0xd0>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d00e      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a1b      	ldr	r2, [pc, #108]	; (80077e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d009      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a19      	ldr	r2, [pc, #100]	; (80077e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d004      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x80>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a18      	ldr	r2, [pc, #96]	; (80077e8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d111      	bne.n	80077b0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f003 0307 	and.w	r3, r3, #7
 8007796:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2b06      	cmp	r3, #6
 800779c:	d010      	beq.n	80077c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f042 0201 	orr.w	r2, r2, #1
 80077ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ae:	e007      	b.n	80077c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0201 	orr.w	r2, r2, #1
 80077be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
 80077ce:	bf00      	nop
 80077d0:	40010000 	.word	0x40010000
 80077d4:	40000400 	.word	0x40000400
 80077d8:	40000800 	.word	0x40000800
 80077dc:	40000c00 	.word	0x40000c00
 80077e0:	40010400 	.word	0x40010400
 80077e4:	40014000 	.word	0x40014000
 80077e8:	40001800 	.word	0x40001800

080077ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d122      	bne.n	8007848 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f003 0302 	and.w	r3, r3, #2
 800780c:	2b02      	cmp	r3, #2
 800780e:	d11b      	bne.n	8007848 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f06f 0202 	mvn.w	r2, #2
 8007818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2201      	movs	r2, #1
 800781e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f8ee 	bl	8007a10 <HAL_TIM_IC_CaptureCallback>
 8007834:	e005      	b.n	8007842 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f8e0 	bl	80079fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f8f1 	bl	8007a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	f003 0304 	and.w	r3, r3, #4
 8007852:	2b04      	cmp	r3, #4
 8007854:	d122      	bne.n	800789c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0304 	and.w	r3, r3, #4
 8007860:	2b04      	cmp	r3, #4
 8007862:	d11b      	bne.n	800789c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0204 	mvn.w	r2, #4
 800786c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2202      	movs	r2, #2
 8007872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f8c4 	bl	8007a10 <HAL_TIM_IC_CaptureCallback>
 8007888:	e005      	b.n	8007896 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 f8b6 	bl	80079fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 f8c7 	bl	8007a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b08      	cmp	r3, #8
 80078a8:	d122      	bne.n	80078f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f003 0308 	and.w	r3, r3, #8
 80078b4:	2b08      	cmp	r3, #8
 80078b6:	d11b      	bne.n	80078f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0208 	mvn.w	r2, #8
 80078c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2204      	movs	r2, #4
 80078c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d003      	beq.n	80078de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 f89a 	bl	8007a10 <HAL_TIM_IC_CaptureCallback>
 80078dc:	e005      	b.n	80078ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f88c 	bl	80079fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f89d 	bl	8007a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	f003 0310 	and.w	r3, r3, #16
 80078fa:	2b10      	cmp	r3, #16
 80078fc:	d122      	bne.n	8007944 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	f003 0310 	and.w	r3, r3, #16
 8007908:	2b10      	cmp	r3, #16
 800790a:	d11b      	bne.n	8007944 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f06f 0210 	mvn.w	r2, #16
 8007914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2208      	movs	r2, #8
 800791a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 f870 	bl	8007a10 <HAL_TIM_IC_CaptureCallback>
 8007930:	e005      	b.n	800793e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f862 	bl	80079fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f873 	bl	8007a24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b01      	cmp	r3, #1
 8007950:	d10e      	bne.n	8007970 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	f003 0301 	and.w	r3, r3, #1
 800795c:	2b01      	cmp	r3, #1
 800795e:	d107      	bne.n	8007970 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f06f 0201 	mvn.w	r2, #1
 8007968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7f9 fe2a 	bl	80015c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800797a:	2b80      	cmp	r3, #128	; 0x80
 800797c:	d10e      	bne.n	800799c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007988:	2b80      	cmp	r3, #128	; 0x80
 800798a:	d107      	bne.n	800799c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f902 	bl	8007ba0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a6:	2b40      	cmp	r3, #64	; 0x40
 80079a8:	d10e      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b4:	2b40      	cmp	r3, #64	; 0x40
 80079b6:	d107      	bne.n	80079c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f838 	bl	8007a38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b20      	cmp	r3, #32
 80079d4:	d10e      	bne.n	80079f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	f003 0320 	and.w	r3, r3, #32
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d107      	bne.n	80079f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f06f 0220 	mvn.w	r2, #32
 80079ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f8cc 	bl	8007b8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079f4:	bf00      	nop
 80079f6:	3708      	adds	r7, #8
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a40      	ldr	r2, [pc, #256]	; (8007b60 <TIM_Base_SetConfig+0x114>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d013      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a6a:	d00f      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a3d      	ldr	r2, [pc, #244]	; (8007b64 <TIM_Base_SetConfig+0x118>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d00b      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a3c      	ldr	r2, [pc, #240]	; (8007b68 <TIM_Base_SetConfig+0x11c>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d007      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a3b      	ldr	r2, [pc, #236]	; (8007b6c <TIM_Base_SetConfig+0x120>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d003      	beq.n	8007a8c <TIM_Base_SetConfig+0x40>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a3a      	ldr	r2, [pc, #232]	; (8007b70 <TIM_Base_SetConfig+0x124>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d108      	bne.n	8007a9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a2f      	ldr	r2, [pc, #188]	; (8007b60 <TIM_Base_SetConfig+0x114>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d02b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aac:	d027      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a2c      	ldr	r2, [pc, #176]	; (8007b64 <TIM_Base_SetConfig+0x118>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d023      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a2b      	ldr	r2, [pc, #172]	; (8007b68 <TIM_Base_SetConfig+0x11c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d01f      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a2a      	ldr	r2, [pc, #168]	; (8007b6c <TIM_Base_SetConfig+0x120>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d01b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a29      	ldr	r2, [pc, #164]	; (8007b70 <TIM_Base_SetConfig+0x124>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d017      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a28      	ldr	r2, [pc, #160]	; (8007b74 <TIM_Base_SetConfig+0x128>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d013      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a27      	ldr	r2, [pc, #156]	; (8007b78 <TIM_Base_SetConfig+0x12c>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d00f      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a26      	ldr	r2, [pc, #152]	; (8007b7c <TIM_Base_SetConfig+0x130>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00b      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a25      	ldr	r2, [pc, #148]	; (8007b80 <TIM_Base_SetConfig+0x134>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d007      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a24      	ldr	r2, [pc, #144]	; (8007b84 <TIM_Base_SetConfig+0x138>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d003      	beq.n	8007afe <TIM_Base_SetConfig+0xb2>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a23      	ldr	r2, [pc, #140]	; (8007b88 <TIM_Base_SetConfig+0x13c>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d108      	bne.n	8007b10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	689a      	ldr	r2, [r3, #8]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a0a      	ldr	r2, [pc, #40]	; (8007b60 <TIM_Base_SetConfig+0x114>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d003      	beq.n	8007b44 <TIM_Base_SetConfig+0xf8>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a0c      	ldr	r2, [pc, #48]	; (8007b70 <TIM_Base_SetConfig+0x124>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d103      	bne.n	8007b4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	691a      	ldr	r2, [r3, #16]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	615a      	str	r2, [r3, #20]
}
 8007b52:	bf00      	nop
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40010400 	.word	0x40010400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40014400 	.word	0x40014400
 8007b7c:	40014800 	.word	0x40014800
 8007b80:	40001800 	.word	0x40001800
 8007b84:	40001c00 	.word	0x40001c00
 8007b88:	40002000 	.word	0x40002000

08007b8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b94:	bf00      	nop
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d123      	bne.n	8007c0e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007bce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	6851      	ldr	r1, [r2, #4]
 8007bd6:	683a      	ldr	r2, [r7, #0]
 8007bd8:	6892      	ldr	r2, [r2, #8]
 8007bda:	4311      	orrs	r1, r2
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	68d2      	ldr	r2, [r2, #12]
 8007be0:	4311      	orrs	r1, r2
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	6912      	ldr	r2, [r2, #16]
 8007be6:	4311      	orrs	r1, r2
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	6952      	ldr	r2, [r2, #20]
 8007bec:	4311      	orrs	r1, r2
 8007bee:	683a      	ldr	r2, [r7, #0]
 8007bf0:	6992      	ldr	r2, [r2, #24]
 8007bf2:	4311      	orrs	r1, r2
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	69d2      	ldr	r2, [r2, #28]
 8007bf8:	4311      	orrs	r1, r2
 8007bfa:	683a      	ldr	r2, [r7, #0]
 8007bfc:	6a12      	ldr	r2, [r2, #32]
 8007bfe:	4311      	orrs	r1, r2
 8007c00:	683a      	ldr	r2, [r7, #0]
 8007c02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c04:	430a      	orrs	r2, r1
 8007c06:	431a      	orrs	r2, r3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	e028      	b.n	8007c60 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	69d9      	ldr	r1, [r3, #28]
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	4319      	orrs	r1, r3
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c24:	430b      	orrs	r3, r1
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007c34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	6851      	ldr	r1, [r2, #4]
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	6892      	ldr	r2, [r2, #8]
 8007c40:	4311      	orrs	r1, r2
 8007c42:	683a      	ldr	r2, [r7, #0]
 8007c44:	68d2      	ldr	r2, [r2, #12]
 8007c46:	4311      	orrs	r1, r2
 8007c48:	683a      	ldr	r2, [r7, #0]
 8007c4a:	6912      	ldr	r2, [r2, #16]
 8007c4c:	4311      	orrs	r1, r2
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	6952      	ldr	r2, [r2, #20]
 8007c52:	4311      	orrs	r1, r2
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	6992      	ldr	r2, [r2, #24]
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	431a      	orrs	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b085      	sub	sp, #20
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	60f8      	str	r0, [r7, #12]
 8007c76:	60b9      	str	r1, [r7, #8]
 8007c78:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d128      	bne.n	8007cd2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	1e59      	subs	r1, r3, #1
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	011b      	lsls	r3, r3, #4
 8007c96:	4319      	orrs	r1, r3
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	021b      	lsls	r3, r3, #8
 8007ca0:	4319      	orrs	r1, r3
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	031b      	lsls	r3, r3, #12
 8007caa:	4319      	orrs	r1, r3
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	041b      	lsls	r3, r3, #16
 8007cb4:	4319      	orrs	r1, r3
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	051b      	lsls	r3, r3, #20
 8007cbe:	4319      	orrs	r1, r3
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	061b      	lsls	r3, r3, #24
 8007cc8:	430b      	orrs	r3, r1
 8007cca:	431a      	orrs	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	609a      	str	r2, [r3, #8]
 8007cd0:	e02f      	b.n	8007d32 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007cda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	68d2      	ldr	r2, [r2, #12]
 8007ce2:	3a01      	subs	r2, #1
 8007ce4:	0311      	lsls	r1, r2, #12
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	6952      	ldr	r2, [r2, #20]
 8007cea:	3a01      	subs	r2, #1
 8007cec:	0512      	lsls	r2, r2, #20
 8007cee:	430a      	orrs	r2, r1
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	1e59      	subs	r1, r3, #1
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	011b      	lsls	r3, r3, #4
 8007d0c:	4319      	orrs	r1, r3
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	3b01      	subs	r3, #1
 8007d14:	021b      	lsls	r3, r3, #8
 8007d16:	4319      	orrs	r1, r3
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	041b      	lsls	r3, r3, #16
 8007d20:	4319      	orrs	r1, r3
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	699b      	ldr	r3, [r3, #24]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	061b      	lsls	r3, r3, #24
 8007d2a:	430b      	orrs	r3, r1
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	0d9b      	lsrs	r3, r3, #22
 8007d56:	059b      	lsls	r3, r3, #22
 8007d58:	68ba      	ldr	r2, [r7, #8]
 8007d5a:	6811      	ldr	r1, [r2, #0]
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	6852      	ldr	r2, [r2, #4]
 8007d60:	4311      	orrs	r1, r2
 8007d62:	68ba      	ldr	r2, [r7, #8]
 8007d64:	6892      	ldr	r2, [r2, #8]
 8007d66:	3a01      	subs	r2, #1
 8007d68:	0152      	lsls	r2, r2, #5
 8007d6a:	4311      	orrs	r1, r2
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	68d2      	ldr	r2, [r2, #12]
 8007d70:	0252      	lsls	r2, r2, #9
 8007d72:	430a      	orrs	r2, r1
 8007d74:	431a      	orrs	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8007d7a:	f7fb fae7 	bl	800334c <HAL_GetTick>
 8007d7e:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007d80:	e010      	b.n	8007da4 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d00c      	beq.n	8007da4 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d007      	beq.n	8007da0 <FMC_SDRAM_SendCommand+0x60>
 8007d90:	f7fb fadc 	bl	800334c <HAL_GetTick>
 8007d94:	4602      	mov	r2, r0
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d201      	bcs.n	8007da4 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8007da0:	2303      	movs	r3, #3
 8007da2:	e006      	b.n	8007db2 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	2b20      	cmp	r3, #32
 8007dae:	d0e8      	beq.n	8007d82 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8007db0:	2300      	movs	r3, #0
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3718      	adds	r7, #24
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007dba:	b480      	push	{r7}
 8007dbc:	b083      	sub	sp, #12
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
 8007dc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	695b      	ldr	r3, [r3, #20]
 8007dc8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007dcc:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8007dd0:	683a      	ldr	r2, [r7, #0]
 8007dd2:	0052      	lsls	r2, r2, #1
 8007dd4:	431a      	orrs	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007de8:	b084      	sub	sp, #16
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
 8007df2:	f107 001c 	add.w	r0, r7, #28
 8007df6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d122      	bne.n	8007e46 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e04:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007e14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d105      	bne.n	8007e3a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f001 fbee 	bl	800961c <USB_CoreReset>
 8007e40:	4603      	mov	r3, r0
 8007e42:	73fb      	strb	r3, [r7, #15]
 8007e44:	e01a      	b.n	8007e7c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f001 fbe2 	bl	800961c <USB_CoreReset>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007e5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d106      	bne.n	8007e70 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e66:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	639a      	str	r2, [r3, #56]	; 0x38
 8007e6e:	e005      	b.n	8007e7c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e74:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d10b      	bne.n	8007e9a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f043 0206 	orr.w	r2, r3, #6
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f043 0220 	orr.w	r2, r3, #32
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ea6:	b004      	add	sp, #16
 8007ea8:	4770      	bx	lr
	...

08007eac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007eba:	79fb      	ldrb	r3, [r7, #7]
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d165      	bne.n	8007f8c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	4a41      	ldr	r2, [pc, #260]	; (8007fc8 <USB_SetTurnaroundTime+0x11c>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d906      	bls.n	8007ed6 <USB_SetTurnaroundTime+0x2a>
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	4a40      	ldr	r2, [pc, #256]	; (8007fcc <USB_SetTurnaroundTime+0x120>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d202      	bcs.n	8007ed6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ed0:	230f      	movs	r3, #15
 8007ed2:	617b      	str	r3, [r7, #20]
 8007ed4:	e062      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4a3c      	ldr	r2, [pc, #240]	; (8007fcc <USB_SetTurnaroundTime+0x120>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d306      	bcc.n	8007eec <USB_SetTurnaroundTime+0x40>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	4a3b      	ldr	r2, [pc, #236]	; (8007fd0 <USB_SetTurnaroundTime+0x124>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d202      	bcs.n	8007eec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007ee6:	230e      	movs	r3, #14
 8007ee8:	617b      	str	r3, [r7, #20]
 8007eea:	e057      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4a38      	ldr	r2, [pc, #224]	; (8007fd0 <USB_SetTurnaroundTime+0x124>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d306      	bcc.n	8007f02 <USB_SetTurnaroundTime+0x56>
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4a37      	ldr	r2, [pc, #220]	; (8007fd4 <USB_SetTurnaroundTime+0x128>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d202      	bcs.n	8007f02 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007efc:	230d      	movs	r3, #13
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	e04c      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	4a33      	ldr	r2, [pc, #204]	; (8007fd4 <USB_SetTurnaroundTime+0x128>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d306      	bcc.n	8007f18 <USB_SetTurnaroundTime+0x6c>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4a32      	ldr	r2, [pc, #200]	; (8007fd8 <USB_SetTurnaroundTime+0x12c>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d802      	bhi.n	8007f18 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007f12:	230c      	movs	r3, #12
 8007f14:	617b      	str	r3, [r7, #20]
 8007f16:	e041      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4a2f      	ldr	r2, [pc, #188]	; (8007fd8 <USB_SetTurnaroundTime+0x12c>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d906      	bls.n	8007f2e <USB_SetTurnaroundTime+0x82>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4a2e      	ldr	r2, [pc, #184]	; (8007fdc <USB_SetTurnaroundTime+0x130>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d802      	bhi.n	8007f2e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007f28:	230b      	movs	r3, #11
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e036      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	4a2a      	ldr	r2, [pc, #168]	; (8007fdc <USB_SetTurnaroundTime+0x130>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d906      	bls.n	8007f44 <USB_SetTurnaroundTime+0x98>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	4a29      	ldr	r2, [pc, #164]	; (8007fe0 <USB_SetTurnaroundTime+0x134>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d802      	bhi.n	8007f44 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007f3e:	230a      	movs	r3, #10
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	e02b      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	4a26      	ldr	r2, [pc, #152]	; (8007fe0 <USB_SetTurnaroundTime+0x134>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d906      	bls.n	8007f5a <USB_SetTurnaroundTime+0xae>
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	4a25      	ldr	r2, [pc, #148]	; (8007fe4 <USB_SetTurnaroundTime+0x138>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d202      	bcs.n	8007f5a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007f54:	2309      	movs	r3, #9
 8007f56:	617b      	str	r3, [r7, #20]
 8007f58:	e020      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	4a21      	ldr	r2, [pc, #132]	; (8007fe4 <USB_SetTurnaroundTime+0x138>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d306      	bcc.n	8007f70 <USB_SetTurnaroundTime+0xc4>
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	4a20      	ldr	r2, [pc, #128]	; (8007fe8 <USB_SetTurnaroundTime+0x13c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d802      	bhi.n	8007f70 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007f6a:	2308      	movs	r3, #8
 8007f6c:	617b      	str	r3, [r7, #20]
 8007f6e:	e015      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4a1d      	ldr	r2, [pc, #116]	; (8007fe8 <USB_SetTurnaroundTime+0x13c>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d906      	bls.n	8007f86 <USB_SetTurnaroundTime+0xda>
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	4a1c      	ldr	r2, [pc, #112]	; (8007fec <USB_SetTurnaroundTime+0x140>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d202      	bcs.n	8007f86 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007f80:	2307      	movs	r3, #7
 8007f82:	617b      	str	r3, [r7, #20]
 8007f84:	e00a      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007f86:	2306      	movs	r3, #6
 8007f88:	617b      	str	r3, [r7, #20]
 8007f8a:	e007      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007f8c:	79fb      	ldrb	r3, [r7, #7]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d102      	bne.n	8007f98 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007f92:	2309      	movs	r3, #9
 8007f94:	617b      	str	r3, [r7, #20]
 8007f96:	e001      	b.n	8007f9c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007f98:	2309      	movs	r3, #9
 8007f9a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	68da      	ldr	r2, [r3, #12]
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	029b      	lsls	r3, r3, #10
 8007fb0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	371c      	adds	r7, #28
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr
 8007fc8:	00d8acbf 	.word	0x00d8acbf
 8007fcc:	00e4e1c0 	.word	0x00e4e1c0
 8007fd0:	00f42400 	.word	0x00f42400
 8007fd4:	01067380 	.word	0x01067380
 8007fd8:	011a499f 	.word	0x011a499f
 8007fdc:	01312cff 	.word	0x01312cff
 8007fe0:	014ca43f 	.word	0x014ca43f
 8007fe4:	016e3600 	.word	0x016e3600
 8007fe8:	01a6ab1f 	.word	0x01a6ab1f
 8007fec:	01e84800 	.word	0x01e84800

08007ff0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f043 0201 	orr.w	r2, r3, #1
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr

08008012 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008012:	b480      	push	{r7}
 8008014:	b083      	sub	sp, #12
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f023 0201 	bic.w	r2, r3, #1
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	460b      	mov	r3, r1
 800803e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008040:	2300      	movs	r3, #0
 8008042:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008050:	78fb      	ldrb	r3, [r7, #3]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d115      	bne.n	8008082 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008062:	2001      	movs	r0, #1
 8008064:	f7fb f97e 	bl	8003364 <HAL_Delay>
      ms++;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f001 fa45 	bl	80094fe <USB_GetMode>
 8008074:	4603      	mov	r3, r0
 8008076:	2b01      	cmp	r3, #1
 8008078:	d01e      	beq.n	80080b8 <USB_SetCurrentMode+0x84>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2b31      	cmp	r3, #49	; 0x31
 800807e:	d9f0      	bls.n	8008062 <USB_SetCurrentMode+0x2e>
 8008080:	e01a      	b.n	80080b8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008082:	78fb      	ldrb	r3, [r7, #3]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d115      	bne.n	80080b4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008094:	2001      	movs	r0, #1
 8008096:	f7fb f965 	bl	8003364 <HAL_Delay>
      ms++;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	3301      	adds	r3, #1
 800809e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f001 fa2c 	bl	80094fe <USB_GetMode>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d005      	beq.n	80080b8 <USB_SetCurrentMode+0x84>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2b31      	cmp	r3, #49	; 0x31
 80080b0:	d9f0      	bls.n	8008094 <USB_SetCurrentMode+0x60>
 80080b2:	e001      	b.n	80080b8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e005      	b.n	80080c4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2b32      	cmp	r3, #50	; 0x32
 80080bc:	d101      	bne.n	80080c2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80080be:	2301      	movs	r3, #1
 80080c0:	e000      	b.n	80080c4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080cc:	b084      	sub	sp, #16
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b086      	sub	sp, #24
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
 80080d6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80080da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80080de:	2300      	movs	r3, #0
 80080e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80080e6:	2300      	movs	r3, #0
 80080e8:	613b      	str	r3, [r7, #16]
 80080ea:	e009      	b.n	8008100 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	3340      	adds	r3, #64	; 0x40
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4413      	add	r3, r2
 80080f6:	2200      	movs	r2, #0
 80080f8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	3301      	adds	r3, #1
 80080fe:	613b      	str	r3, [r7, #16]
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	2b0e      	cmp	r3, #14
 8008104:	d9f2      	bls.n	80080ec <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008108:	2b00      	cmp	r3, #0
 800810a:	d11c      	bne.n	8008146 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800811a:	f043 0302 	orr.w	r3, r3, #2
 800811e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008124:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008130:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	639a      	str	r2, [r3, #56]	; 0x38
 8008144:	e00b      	b.n	800815e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008156:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008164:	461a      	mov	r2, r3
 8008166:	2300      	movs	r3, #0
 8008168:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008170:	4619      	mov	r1, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008178:	461a      	mov	r2, r3
 800817a:	680b      	ldr	r3, [r1, #0]
 800817c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800817e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008180:	2b01      	cmp	r3, #1
 8008182:	d10c      	bne.n	800819e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008186:	2b00      	cmp	r3, #0
 8008188:	d104      	bne.n	8008194 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800818a:	2100      	movs	r1, #0
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f965 	bl	800845c <USB_SetDevSpeed>
 8008192:	e008      	b.n	80081a6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008194:	2101      	movs	r1, #1
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f960 	bl	800845c <USB_SetDevSpeed>
 800819c:	e003      	b.n	80081a6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800819e:	2103      	movs	r1, #3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 f95b 	bl	800845c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081a6:	2110      	movs	r1, #16
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 f8f3 	bl	8008394 <USB_FlushTxFifo>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f91f 	bl	80083fc <USB_FlushRxFifo>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d001      	beq.n	80081c8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081ce:	461a      	mov	r2, r3
 80081d0:	2300      	movs	r3, #0
 80081d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081da:	461a      	mov	r2, r3
 80081dc:	2300      	movs	r3, #0
 80081de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081e6:	461a      	mov	r2, r3
 80081e8:	2300      	movs	r3, #0
 80081ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081ec:	2300      	movs	r3, #0
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	e043      	b.n	800827a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008204:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008208:	d118      	bne.n	800823c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10a      	bne.n	8008226 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4413      	add	r3, r2
 8008218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800821c:	461a      	mov	r2, r3
 800821e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008222:	6013      	str	r3, [r2, #0]
 8008224:	e013      	b.n	800824e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	015a      	lsls	r2, r3, #5
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	4413      	add	r3, r2
 800822e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008232:	461a      	mov	r2, r3
 8008234:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	e008      	b.n	800824e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008248:	461a      	mov	r2, r3
 800824a:	2300      	movs	r3, #0
 800824c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800825a:	461a      	mov	r2, r3
 800825c:	2300      	movs	r3, #0
 800825e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	015a      	lsls	r2, r3, #5
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	4413      	add	r3, r2
 8008268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800826c:	461a      	mov	r2, r3
 800826e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008272:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	3301      	adds	r3, #1
 8008278:	613b      	str	r3, [r7, #16]
 800827a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	429a      	cmp	r2, r3
 8008280:	d3b7      	bcc.n	80081f2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008282:	2300      	movs	r3, #0
 8008284:	613b      	str	r3, [r7, #16]
 8008286:	e043      	b.n	8008310 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	015a      	lsls	r2, r3, #5
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4413      	add	r3, r2
 8008290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800829a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800829e:	d118      	bne.n	80082d2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10a      	bne.n	80082bc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b2:	461a      	mov	r2, r3
 80082b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	e013      	b.n	80082e4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	015a      	lsls	r2, r3, #5
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	4413      	add	r3, r2
 80082c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c8:	461a      	mov	r2, r3
 80082ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80082ce:	6013      	str	r3, [r2, #0]
 80082d0:	e008      	b.n	80082e4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	015a      	lsls	r2, r3, #5
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	4413      	add	r3, r2
 80082da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082de:	461a      	mov	r2, r3
 80082e0:	2300      	movs	r3, #0
 80082e2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f0:	461a      	mov	r2, r3
 80082f2:	2300      	movs	r3, #0
 80082f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	015a      	lsls	r2, r3, #5
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	4413      	add	r3, r2
 80082fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008302:	461a      	mov	r2, r3
 8008304:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008308:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	3301      	adds	r3, #1
 800830e:	613b      	str	r3, [r7, #16]
 8008310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008312:	693a      	ldr	r2, [r7, #16]
 8008314:	429a      	cmp	r2, r3
 8008316:	d3b7      	bcc.n	8008288 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800831e:	691b      	ldr	r3, [r3, #16]
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008326:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800832a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008338:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	2b00      	cmp	r3, #0
 800833e:	d105      	bne.n	800834c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	f043 0210 	orr.w	r2, r3, #16
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	699a      	ldr	r2, [r3, #24]
 8008350:	4b0f      	ldr	r3, [pc, #60]	; (8008390 <USB_DevInit+0x2c4>)
 8008352:	4313      	orrs	r3, r2
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800835a:	2b00      	cmp	r3, #0
 800835c:	d005      	beq.n	800836a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	699b      	ldr	r3, [r3, #24]
 8008362:	f043 0208 	orr.w	r2, r3, #8
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800836a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800836c:	2b01      	cmp	r3, #1
 800836e:	d107      	bne.n	8008380 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008378:	f043 0304 	orr.w	r3, r3, #4
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008380:	7dfb      	ldrb	r3, [r7, #23]
}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800838c:	b004      	add	sp, #16
 800838e:	4770      	bx	lr
 8008390:	803c3800 	.word	0x803c3800

08008394 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008394:	b480      	push	{r7}
 8008396:	b085      	sub	sp, #20
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3301      	adds	r3, #1
 80083a6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4a13      	ldr	r2, [pc, #76]	; (80083f8 <USB_FlushTxFifo+0x64>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d901      	bls.n	80083b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e01b      	b.n	80083ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	691b      	ldr	r3, [r3, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	daf2      	bge.n	80083a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80083bc:	2300      	movs	r3, #0
 80083be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	019b      	lsls	r3, r3, #6
 80083c4:	f043 0220 	orr.w	r2, r3, #32
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	3301      	adds	r3, #1
 80083d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	4a08      	ldr	r2, [pc, #32]	; (80083f8 <USB_FlushTxFifo+0x64>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d901      	bls.n	80083de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80083da:	2303      	movs	r3, #3
 80083dc:	e006      	b.n	80083ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	f003 0320 	and.w	r3, r3, #32
 80083e6:	2b20      	cmp	r3, #32
 80083e8:	d0f0      	beq.n	80083cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80083ea:	2300      	movs	r3, #0
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	00030d40 	.word	0x00030d40

080083fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008404:	2300      	movs	r3, #0
 8008406:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3301      	adds	r3, #1
 800840c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	4a11      	ldr	r2, [pc, #68]	; (8008458 <USB_FlushRxFifo+0x5c>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d901      	bls.n	800841a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e018      	b.n	800844c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	daf2      	bge.n	8008408 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2210      	movs	r2, #16
 800842a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3301      	adds	r3, #1
 8008430:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	4a08      	ldr	r2, [pc, #32]	; (8008458 <USB_FlushRxFifo+0x5c>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d901      	bls.n	800843e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e006      	b.n	800844c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f003 0310 	and.w	r3, r3, #16
 8008446:	2b10      	cmp	r3, #16
 8008448:	d0f0      	beq.n	800842c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr
 8008458:	00030d40 	.word	0x00030d40

0800845c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800845c:	b480      	push	{r7}
 800845e:	b085      	sub	sp, #20
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	460b      	mov	r3, r1
 8008466:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	78fb      	ldrb	r3, [r7, #3]
 8008476:	68f9      	ldr	r1, [r7, #12]
 8008478:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800847c:	4313      	orrs	r3, r2
 800847e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3714      	adds	r7, #20
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800848e:	b480      	push	{r7}
 8008490:	b087      	sub	sp, #28
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f003 0306 	and.w	r3, r3, #6
 80084a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d102      	bne.n	80084b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80084ae:	2300      	movs	r3, #0
 80084b0:	75fb      	strb	r3, [r7, #23]
 80084b2:	e00a      	b.n	80084ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d002      	beq.n	80084c0 <USB_GetDevSpeed+0x32>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2b06      	cmp	r3, #6
 80084be:	d102      	bne.n	80084c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80084c0:	2302      	movs	r3, #2
 80084c2:	75fb      	strb	r3, [r7, #23]
 80084c4:	e001      	b.n	80084ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80084c6:	230f      	movs	r3, #15
 80084c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80084ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	371c      	adds	r7, #28
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	785b      	ldrb	r3, [r3, #1]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d13a      	bne.n	800856a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084fa:	69da      	ldr	r2, [r3, #28]
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	f003 030f 	and.w	r3, r3, #15
 8008504:	2101      	movs	r1, #1
 8008506:	fa01 f303 	lsl.w	r3, r1, r3
 800850a:	b29b      	uxth	r3, r3
 800850c:	68f9      	ldr	r1, [r7, #12]
 800850e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008512:	4313      	orrs	r3, r2
 8008514:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	015a      	lsls	r2, r3, #5
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	4413      	add	r3, r2
 800851e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008528:	2b00      	cmp	r3, #0
 800852a:	d155      	bne.n	80085d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	791b      	ldrb	r3, [r3, #4]
 8008546:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008548:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	059b      	lsls	r3, r3, #22
 800854e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008550:	4313      	orrs	r3, r2
 8008552:	68ba      	ldr	r2, [r7, #8]
 8008554:	0151      	lsls	r1, r2, #5
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	440a      	add	r2, r1
 800855a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800855e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008562:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	e036      	b.n	80085d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008570:	69da      	ldr	r2, [r3, #28]
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	f003 030f 	and.w	r3, r3, #15
 800857a:	2101      	movs	r1, #1
 800857c:	fa01 f303 	lsl.w	r3, r1, r3
 8008580:	041b      	lsls	r3, r3, #16
 8008582:	68f9      	ldr	r1, [r7, #12]
 8008584:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008588:	4313      	orrs	r3, r2
 800858a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d11a      	bne.n	80085d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	791b      	ldrb	r3, [r3, #4]
 80085bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80085be:	430b      	orrs	r3, r1
 80085c0:	4313      	orrs	r3, r2
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	0151      	lsls	r1, r2, #5
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	440a      	add	r2, r1
 80085ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
	...

080085e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b085      	sub	sp, #20
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	785b      	ldrb	r3, [r3, #1]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d161      	bne.n	80086c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	015a      	lsls	r2, r3, #5
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	4413      	add	r3, r2
 800860c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008616:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800861a:	d11f      	bne.n	800865c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	015a      	lsls	r2, r3, #5
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4413      	add	r3, r2
 8008624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	0151      	lsls	r1, r2, #5
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	440a      	add	r2, r1
 8008632:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008636:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800863a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	015a      	lsls	r2, r3, #5
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	4413      	add	r3, r2
 8008644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	0151      	lsls	r1, r2, #5
 800864e:	68fa      	ldr	r2, [r7, #12]
 8008650:	440a      	add	r2, r1
 8008652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008656:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800865a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008662:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	f003 030f 	and.w	r3, r3, #15
 800866c:	2101      	movs	r1, #1
 800866e:	fa01 f303 	lsl.w	r3, r1, r3
 8008672:	b29b      	uxth	r3, r3
 8008674:	43db      	mvns	r3, r3
 8008676:	68f9      	ldr	r1, [r7, #12]
 8008678:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800867c:	4013      	ands	r3, r2
 800867e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008686:	69da      	ldr	r2, [r3, #28]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	f003 030f 	and.w	r3, r3, #15
 8008690:	2101      	movs	r1, #1
 8008692:	fa01 f303 	lsl.w	r3, r1, r3
 8008696:	b29b      	uxth	r3, r3
 8008698:	43db      	mvns	r3, r3
 800869a:	68f9      	ldr	r1, [r7, #12]
 800869c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086a0:	4013      	ands	r3, r2
 80086a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	015a      	lsls	r2, r3, #5
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	4413      	add	r3, r2
 80086ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b0:	681a      	ldr	r2, [r3, #0]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	0159      	lsls	r1, r3, #5
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	440b      	add	r3, r1
 80086ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086be:	4619      	mov	r1, r3
 80086c0:	4b35      	ldr	r3, [pc, #212]	; (8008798 <USB_DeactivateEndpoint+0x1b0>)
 80086c2:	4013      	ands	r3, r2
 80086c4:	600b      	str	r3, [r1, #0]
 80086c6:	e060      	b.n	800878a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086de:	d11f      	bne.n	8008720 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	0151      	lsls	r1, r2, #5
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	440a      	add	r2, r1
 80086f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	4413      	add	r3, r2
 8008708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68ba      	ldr	r2, [r7, #8]
 8008710:	0151      	lsls	r1, r2, #5
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	440a      	add	r2, r1
 8008716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800871a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800871e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008726:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	f003 030f 	and.w	r3, r3, #15
 8008730:	2101      	movs	r1, #1
 8008732:	fa01 f303 	lsl.w	r3, r1, r3
 8008736:	041b      	lsls	r3, r3, #16
 8008738:	43db      	mvns	r3, r3
 800873a:	68f9      	ldr	r1, [r7, #12]
 800873c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008740:	4013      	ands	r3, r2
 8008742:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800874a:	69da      	ldr	r2, [r3, #28]
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	f003 030f 	and.w	r3, r3, #15
 8008754:	2101      	movs	r1, #1
 8008756:	fa01 f303 	lsl.w	r3, r1, r3
 800875a:	041b      	lsls	r3, r3, #16
 800875c:	43db      	mvns	r3, r3
 800875e:	68f9      	ldr	r1, [r7, #12]
 8008760:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008764:	4013      	ands	r3, r2
 8008766:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	015a      	lsls	r2, r3, #5
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	4413      	add	r3, r2
 8008770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	0159      	lsls	r1, r3, #5
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	440b      	add	r3, r1
 800877e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008782:	4619      	mov	r1, r3
 8008784:	4b05      	ldr	r3, [pc, #20]	; (800879c <USB_DeactivateEndpoint+0x1b4>)
 8008786:	4013      	ands	r3, r2
 8008788:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800878a:	2300      	movs	r3, #0
}
 800878c:	4618      	mov	r0, r3
 800878e:	3714      	adds	r7, #20
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr
 8008798:	ec337800 	.word	0xec337800
 800879c:	eff37800 	.word	0xeff37800

080087a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b08a      	sub	sp, #40	; 0x28
 80087a4:	af02      	add	r7, sp, #8
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	4613      	mov	r3, r2
 80087ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	785b      	ldrb	r3, [r3, #1]
 80087bc:	2b01      	cmp	r3, #1
 80087be:	f040 815c 	bne.w	8008a7a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	699b      	ldr	r3, [r3, #24]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d132      	bne.n	8008830 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d6:	691b      	ldr	r3, [r3, #16]
 80087d8:	69ba      	ldr	r2, [r7, #24]
 80087da:	0151      	lsls	r1, r2, #5
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	440a      	add	r2, r1
 80087e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80087e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80087ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087ee:	69bb      	ldr	r3, [r7, #24]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	69ba      	ldr	r2, [r7, #24]
 80087fe:	0151      	lsls	r1, r2, #5
 8008800:	69fa      	ldr	r2, [r7, #28]
 8008802:	440a      	add	r2, r1
 8008804:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008808:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800880c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	4413      	add	r3, r2
 8008816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	69ba      	ldr	r2, [r7, #24]
 800881e:	0151      	lsls	r1, r2, #5
 8008820:	69fa      	ldr	r2, [r7, #28]
 8008822:	440a      	add	r2, r1
 8008824:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008828:	0cdb      	lsrs	r3, r3, #19
 800882a:	04db      	lsls	r3, r3, #19
 800882c:	6113      	str	r3, [r2, #16]
 800882e:	e074      	b.n	800891a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	69ba      	ldr	r2, [r7, #24]
 8008840:	0151      	lsls	r1, r2, #5
 8008842:	69fa      	ldr	r2, [r7, #28]
 8008844:	440a      	add	r2, r1
 8008846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800884a:	0cdb      	lsrs	r3, r3, #19
 800884c:	04db      	lsls	r3, r3, #19
 800884e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	4413      	add	r3, r2
 8008858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	69ba      	ldr	r2, [r7, #24]
 8008860:	0151      	lsls	r1, r2, #5
 8008862:	69fa      	ldr	r2, [r7, #28]
 8008864:	440a      	add	r2, r1
 8008866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800886a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800886e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008872:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	4413      	add	r3, r2
 800887c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008880:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	6999      	ldr	r1, [r3, #24]
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	440b      	add	r3, r1
 800888c:	1e59      	subs	r1, r3, #1
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	fbb1 f3f3 	udiv	r3, r1, r3
 8008896:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008898:	4b9d      	ldr	r3, [pc, #628]	; (8008b10 <USB_EPStartXfer+0x370>)
 800889a:	400b      	ands	r3, r1
 800889c:	69b9      	ldr	r1, [r7, #24]
 800889e:	0148      	lsls	r0, r1, #5
 80088a0:	69f9      	ldr	r1, [r7, #28]
 80088a2:	4401      	add	r1, r0
 80088a4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80088a8:	4313      	orrs	r3, r2
 80088aa:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088c2:	69b9      	ldr	r1, [r7, #24]
 80088c4:	0148      	lsls	r0, r1, #5
 80088c6:	69f9      	ldr	r1, [r7, #28]
 80088c8:	4401      	add	r1, r0
 80088ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80088ce:	4313      	orrs	r3, r2
 80088d0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	791b      	ldrb	r3, [r3, #4]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d11f      	bne.n	800891a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	015a      	lsls	r2, r3, #5
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	4413      	add	r3, r2
 80088e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	69ba      	ldr	r2, [r7, #24]
 80088ea:	0151      	lsls	r1, r2, #5
 80088ec:	69fa      	ldr	r2, [r7, #28]
 80088ee:	440a      	add	r2, r1
 80088f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088f4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80088f8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	4413      	add	r3, r2
 8008902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	69ba      	ldr	r2, [r7, #24]
 800890a:	0151      	lsls	r1, r2, #5
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	440a      	add	r2, r1
 8008910:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008914:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008918:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800891a:	79fb      	ldrb	r3, [r7, #7]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d14b      	bne.n	80089b8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	695b      	ldr	r3, [r3, #20]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d009      	beq.n	800893c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	015a      	lsls	r2, r3, #5
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	4413      	add	r3, r2
 8008930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008934:	461a      	mov	r2, r3
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	791b      	ldrb	r3, [r3, #4]
 8008940:	2b01      	cmp	r3, #1
 8008942:	d128      	bne.n	8008996 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008950:	2b00      	cmp	r3, #0
 8008952:	d110      	bne.n	8008976 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	0151      	lsls	r1, r2, #5
 8008966:	69fa      	ldr	r2, [r7, #28]
 8008968:	440a      	add	r2, r1
 800896a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800896e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008972:	6013      	str	r3, [r2, #0]
 8008974:	e00f      	b.n	8008996 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	015a      	lsls	r2, r3, #5
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	4413      	add	r3, r2
 800897e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	69ba      	ldr	r2, [r7, #24]
 8008986:	0151      	lsls	r1, r2, #5
 8008988:	69fa      	ldr	r2, [r7, #28]
 800898a:	440a      	add	r2, r1
 800898c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008994:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	015a      	lsls	r2, r3, #5
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	4413      	add	r3, r2
 800899e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	0151      	lsls	r1, r2, #5
 80089a8:	69fa      	ldr	r2, [r7, #28]
 80089aa:	440a      	add	r2, r1
 80089ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80089b4:	6013      	str	r3, [r2, #0]
 80089b6:	e133      	b.n	8008c20 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80089b8:	69bb      	ldr	r3, [r7, #24]
 80089ba:	015a      	lsls	r2, r3, #5
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	4413      	add	r3, r2
 80089c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	69ba      	ldr	r2, [r7, #24]
 80089c8:	0151      	lsls	r1, r2, #5
 80089ca:	69fa      	ldr	r2, [r7, #28]
 80089cc:	440a      	add	r2, r1
 80089ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80089d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	791b      	ldrb	r3, [r3, #4]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d015      	beq.n	8008a0c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	699b      	ldr	r3, [r3, #24]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f000 811b 	beq.w	8008c20 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80089ea:	69fb      	ldr	r3, [r7, #28]
 80089ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	f003 030f 	and.w	r3, r3, #15
 80089fa:	2101      	movs	r1, #1
 80089fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008a00:	69f9      	ldr	r1, [r7, #28]
 8008a02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a06:	4313      	orrs	r3, r2
 8008a08:	634b      	str	r3, [r1, #52]	; 0x34
 8008a0a:	e109      	b.n	8008c20 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d110      	bne.n	8008a3e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	015a      	lsls	r2, r3, #5
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	4413      	add	r3, r2
 8008a24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	69ba      	ldr	r2, [r7, #24]
 8008a2c:	0151      	lsls	r1, r2, #5
 8008a2e:	69fa      	ldr	r2, [r7, #28]
 8008a30:	440a      	add	r2, r1
 8008a32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a3a:	6013      	str	r3, [r2, #0]
 8008a3c:	e00f      	b.n	8008a5e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008a3e:	69bb      	ldr	r3, [r7, #24]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	69ba      	ldr	r2, [r7, #24]
 8008a4e:	0151      	lsls	r1, r2, #5
 8008a50:	69fa      	ldr	r2, [r7, #28]
 8008a52:	440a      	add	r2, r1
 8008a54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a5c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	6919      	ldr	r1, [r3, #16]
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	781a      	ldrb	r2, [r3, #0]
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	699b      	ldr	r3, [r3, #24]
 8008a6a:	b298      	uxth	r0, r3
 8008a6c:	79fb      	ldrb	r3, [r7, #7]
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	4603      	mov	r3, r0
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f000 fade 	bl	8009034 <USB_WritePacket>
 8008a78:	e0d2      	b.n	8008c20 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	69ba      	ldr	r2, [r7, #24]
 8008a8a:	0151      	lsls	r1, r2, #5
 8008a8c:	69fa      	ldr	r2, [r7, #28]
 8008a8e:	440a      	add	r2, r1
 8008a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a94:	0cdb      	lsrs	r3, r3, #19
 8008a96:	04db      	lsls	r3, r3, #19
 8008a98:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	015a      	lsls	r2, r3, #5
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aa6:	691b      	ldr	r3, [r3, #16]
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	0151      	lsls	r1, r2, #5
 8008aac:	69fa      	ldr	r2, [r7, #28]
 8008aae:	440a      	add	r2, r1
 8008ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ab4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008ab8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008abc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d126      	bne.n	8008b14 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad2:	691a      	ldr	r2, [r3, #16]
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008adc:	69b9      	ldr	r1, [r7, #24]
 8008ade:	0148      	lsls	r0, r1, #5
 8008ae0:	69f9      	ldr	r1, [r7, #28]
 8008ae2:	4401      	add	r1, r0
 8008ae4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af8:	691b      	ldr	r3, [r3, #16]
 8008afa:	69ba      	ldr	r2, [r7, #24]
 8008afc:	0151      	lsls	r1, r2, #5
 8008afe:	69fa      	ldr	r2, [r7, #28]
 8008b00:	440a      	add	r2, r1
 8008b02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b0a:	6113      	str	r3, [r2, #16]
 8008b0c:	e03a      	b.n	8008b84 <USB_EPStartXfer+0x3e4>
 8008b0e:	bf00      	nop
 8008b10:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	699a      	ldr	r2, [r3, #24]
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	1e5a      	subs	r2, r3, #1
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b28:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	8afa      	ldrh	r2, [r7, #22]
 8008b30:	fb03 f202 	mul.w	r2, r3, r2
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	015a      	lsls	r2, r3, #5
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	4413      	add	r3, r2
 8008b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b44:	691a      	ldr	r2, [r3, #16]
 8008b46:	8afb      	ldrh	r3, [r7, #22]
 8008b48:	04d9      	lsls	r1, r3, #19
 8008b4a:	4b38      	ldr	r3, [pc, #224]	; (8008c2c <USB_EPStartXfer+0x48c>)
 8008b4c:	400b      	ands	r3, r1
 8008b4e:	69b9      	ldr	r1, [r7, #24]
 8008b50:	0148      	lsls	r0, r1, #5
 8008b52:	69f9      	ldr	r1, [r7, #28]
 8008b54:	4401      	add	r1, r0
 8008b56:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	015a      	lsls	r2, r3, #5
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	4413      	add	r3, r2
 8008b66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b6a:	691a      	ldr	r2, [r3, #16]
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	69db      	ldr	r3, [r3, #28]
 8008b70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b74:	69b9      	ldr	r1, [r7, #24]
 8008b76:	0148      	lsls	r0, r1, #5
 8008b78:	69f9      	ldr	r1, [r7, #28]
 8008b7a:	4401      	add	r1, r0
 8008b7c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008b80:	4313      	orrs	r3, r2
 8008b82:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008b84:	79fb      	ldrb	r3, [r7, #7]
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d10d      	bne.n	8008ba6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d009      	beq.n	8008ba6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	6919      	ldr	r1, [r3, #16]
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	015a      	lsls	r2, r3, #5
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ba2:	460a      	mov	r2, r1
 8008ba4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	791b      	ldrb	r3, [r3, #4]
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d128      	bne.n	8008c00 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d110      	bne.n	8008be0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	015a      	lsls	r2, r3, #5
 8008bc2:	69fb      	ldr	r3, [r7, #28]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	69ba      	ldr	r2, [r7, #24]
 8008bce:	0151      	lsls	r1, r2, #5
 8008bd0:	69fa      	ldr	r2, [r7, #28]
 8008bd2:	440a      	add	r2, r1
 8008bd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bd8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008bdc:	6013      	str	r3, [r2, #0]
 8008bde:	e00f      	b.n	8008c00 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	015a      	lsls	r2, r3, #5
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69ba      	ldr	r2, [r7, #24]
 8008bf0:	0151      	lsls	r1, r2, #5
 8008bf2:	69fa      	ldr	r2, [r7, #28]
 8008bf4:	440a      	add	r2, r1
 8008bf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bfe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	015a      	lsls	r2, r3, #5
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	4413      	add	r3, r2
 8008c08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	69ba      	ldr	r2, [r7, #24]
 8008c10:	0151      	lsls	r1, r2, #5
 8008c12:	69fa      	ldr	r2, [r7, #28]
 8008c14:	440a      	add	r2, r1
 8008c16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c1a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3720      	adds	r7, #32
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	1ff80000 	.word	0x1ff80000

08008c30 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	785b      	ldrb	r3, [r3, #1]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	f040 80ce 	bne.w	8008dee <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d132      	bne.n	8008cc0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	015a      	lsls	r2, r3, #5
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	4413      	add	r3, r2
 8008c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	693a      	ldr	r2, [r7, #16]
 8008c6a:	0151      	lsls	r1, r2, #5
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	440a      	add	r2, r1
 8008c70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008c78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008c7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	0151      	lsls	r1, r2, #5
 8008c90:	697a      	ldr	r2, [r7, #20]
 8008c92:	440a      	add	r2, r1
 8008c94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	015a      	lsls	r2, r3, #5
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	693a      	ldr	r2, [r7, #16]
 8008cae:	0151      	lsls	r1, r2, #5
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	440a      	add	r2, r1
 8008cb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cb8:	0cdb      	lsrs	r3, r3, #19
 8008cba:	04db      	lsls	r3, r3, #19
 8008cbc:	6113      	str	r3, [r2, #16]
 8008cbe:	e04e      	b.n	8008d5e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	693a      	ldr	r2, [r7, #16]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cda:	0cdb      	lsrs	r3, r3, #19
 8008cdc:	04db      	lsls	r3, r3, #19
 8008cde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	0151      	lsls	r1, r2, #5
 8008cf2:	697a      	ldr	r2, [r7, #20]
 8008cf4:	440a      	add	r2, r1
 8008cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008cfe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008d02:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	699a      	ldr	r2, [r3, #24]
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d903      	bls.n	8008d18 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	68da      	ldr	r2, [r3, #12]
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	015a      	lsls	r2, r3, #5
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	4413      	add	r3, r2
 8008d20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	0151      	lsls	r1, r2, #5
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	440a      	add	r2, r1
 8008d2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d36:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	015a      	lsls	r2, r3, #5
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	4413      	add	r3, r2
 8008d40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d44:	691a      	ldr	r2, [r3, #16]
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d4e:	6939      	ldr	r1, [r7, #16]
 8008d50:	0148      	lsls	r0, r1, #5
 8008d52:	6979      	ldr	r1, [r7, #20]
 8008d54:	4401      	add	r1, r0
 8008d56:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008d5e:	79fb      	ldrb	r3, [r7, #7]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d11e      	bne.n	8008da2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	695b      	ldr	r3, [r3, #20]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d009      	beq.n	8008d80 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d78:	461a      	mov	r2, r3
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	015a      	lsls	r2, r3, #5
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	693a      	ldr	r2, [r7, #16]
 8008d90:	0151      	lsls	r1, r2, #5
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	440a      	add	r2, r1
 8008d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008d9e:	6013      	str	r3, [r2, #0]
 8008da0:	e097      	b.n	8008ed2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	015a      	lsls	r2, r3, #5
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	0151      	lsls	r1, r2, #5
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	440a      	add	r2, r1
 8008db8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dbc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008dc0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	699b      	ldr	r3, [r3, #24]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	f000 8083 	beq.w	8008ed2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	f003 030f 	and.w	r3, r3, #15
 8008ddc:	2101      	movs	r1, #1
 8008dde:	fa01 f303 	lsl.w	r3, r1, r3
 8008de2:	6979      	ldr	r1, [r7, #20]
 8008de4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008de8:	4313      	orrs	r3, r2
 8008dea:	634b      	str	r3, [r1, #52]	; 0x34
 8008dec:	e071      	b.n	8008ed2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	015a      	lsls	r2, r3, #5
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	0151      	lsls	r1, r2, #5
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	440a      	add	r2, r1
 8008e04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e08:	0cdb      	lsrs	r3, r3, #19
 8008e0a:	04db      	lsls	r3, r3, #19
 8008e0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	015a      	lsls	r2, r3, #5
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	4413      	add	r3, r2
 8008e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e1a:	691b      	ldr	r3, [r3, #16]
 8008e1c:	693a      	ldr	r2, [r7, #16]
 8008e1e:	0151      	lsls	r1, r2, #5
 8008e20:	697a      	ldr	r2, [r7, #20]
 8008e22:	440a      	add	r2, r1
 8008e24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e30:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	699b      	ldr	r3, [r3, #24]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d003      	beq.n	8008e42 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	68da      	ldr	r2, [r3, #12]
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	68da      	ldr	r2, [r3, #12]
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	015a      	lsls	r2, r3, #5
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	4413      	add	r3, r2
 8008e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e56:	691b      	ldr	r3, [r3, #16]
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	0151      	lsls	r1, r2, #5
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	440a      	add	r2, r1
 8008e60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	015a      	lsls	r2, r3, #5
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	4413      	add	r3, r2
 8008e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e76:	691a      	ldr	r2, [r3, #16]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	69db      	ldr	r3, [r3, #28]
 8008e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e80:	6939      	ldr	r1, [r7, #16]
 8008e82:	0148      	lsls	r0, r1, #5
 8008e84:	6979      	ldr	r1, [r7, #20]
 8008e86:	4401      	add	r1, r0
 8008e88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008e90:	79fb      	ldrb	r3, [r7, #7]
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d10d      	bne.n	8008eb2 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d009      	beq.n	8008eb2 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	6919      	ldr	r1, [r3, #16]
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	015a      	lsls	r2, r3, #5
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eae:	460a      	mov	r2, r1
 8008eb0:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	015a      	lsls	r2, r3, #5
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	4413      	add	r3, r2
 8008eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	0151      	lsls	r1, r2, #5
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	440a      	add	r2, r1
 8008ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ecc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ed0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	371c      	adds	r7, #28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b087      	sub	sp, #28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008eea:	2300      	movs	r3, #0
 8008eec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	785b      	ldrb	r3, [r3, #1]
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d14a      	bne.n	8008f94 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f16:	f040 8086 	bne.w	8009026 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	015a      	lsls	r2, r3, #5
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	4413      	add	r3, r2
 8008f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	7812      	ldrb	r2, [r2, #0]
 8008f2e:	0151      	lsls	r1, r2, #5
 8008f30:	693a      	ldr	r2, [r7, #16]
 8008f32:	440a      	add	r2, r1
 8008f34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f38:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008f3c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	015a      	lsls	r2, r3, #5
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	4413      	add	r3, r2
 8008f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	7812      	ldrb	r2, [r2, #0]
 8008f52:	0151      	lsls	r1, r2, #5
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	440a      	add	r2, r1
 8008f58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3301      	adds	r3, #1
 8008f66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f242 7210 	movw	r2, #10000	; 0x2710
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d902      	bls.n	8008f78 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	75fb      	strb	r3, [r7, #23]
          break;
 8008f76:	e056      	b.n	8009026 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	015a      	lsls	r2, r3, #5
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4413      	add	r3, r2
 8008f82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f90:	d0e7      	beq.n	8008f62 <USB_EPStopXfer+0x82>
 8008f92:	e048      	b.n	8009026 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	015a      	lsls	r2, r3, #5
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	4413      	add	r3, r2
 8008f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fac:	d13b      	bne.n	8009026 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	015a      	lsls	r2, r3, #5
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	683a      	ldr	r2, [r7, #0]
 8008fc0:	7812      	ldrb	r2, [r2, #0]
 8008fc2:	0151      	lsls	r1, r2, #5
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	440a      	add	r2, r1
 8008fc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fcc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008fd0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	7812      	ldrb	r2, [r2, #0]
 8008fe6:	0151      	lsls	r1, r2, #5
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	440a      	add	r2, r1
 8008fec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ff0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ff4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f242 7210 	movw	r2, #10000	; 0x2710
 8009002:	4293      	cmp	r3, r2
 8009004:	d902      	bls.n	800900c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	75fb      	strb	r3, [r7, #23]
          break;
 800900a:	e00c      	b.n	8009026 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	015a      	lsls	r2, r3, #5
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	4413      	add	r3, r2
 8009016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009020:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009024:	d0e7      	beq.n	8008ff6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009026:	7dfb      	ldrb	r3, [r7, #23]
}
 8009028:	4618      	mov	r0, r3
 800902a:	371c      	adds	r7, #28
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009034:	b480      	push	{r7}
 8009036:	b089      	sub	sp, #36	; 0x24
 8009038:	af00      	add	r7, sp, #0
 800903a:	60f8      	str	r0, [r7, #12]
 800903c:	60b9      	str	r1, [r7, #8]
 800903e:	4611      	mov	r1, r2
 8009040:	461a      	mov	r2, r3
 8009042:	460b      	mov	r3, r1
 8009044:	71fb      	strb	r3, [r7, #7]
 8009046:	4613      	mov	r3, r2
 8009048:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009052:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009056:	2b00      	cmp	r3, #0
 8009058:	d123      	bne.n	80090a2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800905a:	88bb      	ldrh	r3, [r7, #4]
 800905c:	3303      	adds	r3, #3
 800905e:	089b      	lsrs	r3, r3, #2
 8009060:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009062:	2300      	movs	r3, #0
 8009064:	61bb      	str	r3, [r7, #24]
 8009066:	e018      	b.n	800909a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009068:	79fb      	ldrb	r3, [r7, #7]
 800906a:	031a      	lsls	r2, r3, #12
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	4413      	add	r3, r2
 8009070:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009074:	461a      	mov	r2, r3
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800907c:	69fb      	ldr	r3, [r7, #28]
 800907e:	3301      	adds	r3, #1
 8009080:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	3301      	adds	r3, #1
 8009086:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	3301      	adds	r3, #1
 800908c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	3301      	adds	r3, #1
 8009092:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009094:	69bb      	ldr	r3, [r7, #24]
 8009096:	3301      	adds	r3, #1
 8009098:	61bb      	str	r3, [r7, #24]
 800909a:	69ba      	ldr	r2, [r7, #24]
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	429a      	cmp	r2, r3
 80090a0:	d3e2      	bcc.n	8009068 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3724      	adds	r7, #36	; 0x24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b08b      	sub	sp, #44	; 0x2c
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	4613      	mov	r3, r2
 80090bc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80090c6:	88fb      	ldrh	r3, [r7, #6]
 80090c8:	089b      	lsrs	r3, r3, #2
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80090ce:	88fb      	ldrh	r3, [r7, #6]
 80090d0:	f003 0303 	and.w	r3, r3, #3
 80090d4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80090d6:	2300      	movs	r3, #0
 80090d8:	623b      	str	r3, [r7, #32]
 80090da:	e014      	b.n	8009106 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e6:	601a      	str	r2, [r3, #0]
    pDest++;
 80090e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ea:	3301      	adds	r3, #1
 80090ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80090ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f0:	3301      	adds	r3, #1
 80090f2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80090f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f6:	3301      	adds	r3, #1
 80090f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80090fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fc:	3301      	adds	r3, #1
 80090fe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	3301      	adds	r3, #1
 8009104:	623b      	str	r3, [r7, #32]
 8009106:	6a3a      	ldr	r2, [r7, #32]
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	429a      	cmp	r2, r3
 800910c:	d3e6      	bcc.n	80090dc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800910e:	8bfb      	ldrh	r3, [r7, #30]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d01e      	beq.n	8009152 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009114:	2300      	movs	r3, #0
 8009116:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800911e:	461a      	mov	r2, r3
 8009120:	f107 0310 	add.w	r3, r7, #16
 8009124:	6812      	ldr	r2, [r2, #0]
 8009126:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	b2db      	uxtb	r3, r3
 800912e:	00db      	lsls	r3, r3, #3
 8009130:	fa22 f303 	lsr.w	r3, r2, r3
 8009134:	b2da      	uxtb	r2, r3
 8009136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009138:	701a      	strb	r2, [r3, #0]
      i++;
 800913a:	6a3b      	ldr	r3, [r7, #32]
 800913c:	3301      	adds	r3, #1
 800913e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009142:	3301      	adds	r3, #1
 8009144:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009146:	8bfb      	ldrh	r3, [r7, #30]
 8009148:	3b01      	subs	r3, #1
 800914a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800914c:	8bfb      	ldrh	r3, [r7, #30]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1ea      	bne.n	8009128 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009154:	4618      	mov	r0, r3
 8009156:	372c      	adds	r7, #44	; 0x2c
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	785b      	ldrb	r3, [r3, #1]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d12c      	bne.n	80091d6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	015a      	lsls	r2, r3, #5
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	4413      	add	r3, r2
 8009184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	db12      	blt.n	80091b4 <USB_EPSetStall+0x54>
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d00f      	beq.n	80091b4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	015a      	lsls	r2, r3, #5
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	4413      	add	r3, r2
 800919c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	0151      	lsls	r1, r2, #5
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	440a      	add	r2, r1
 80091aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80091b2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	0151      	lsls	r1, r2, #5
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	440a      	add	r2, r1
 80091ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80091d2:	6013      	str	r3, [r2, #0]
 80091d4:	e02b      	b.n	800922e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	015a      	lsls	r2, r3, #5
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	4413      	add	r3, r2
 80091de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	db12      	blt.n	800920e <USB_EPSetStall+0xae>
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00f      	beq.n	800920e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	015a      	lsls	r2, r3, #5
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	4413      	add	r3, r2
 80091f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68ba      	ldr	r2, [r7, #8]
 80091fe:	0151      	lsls	r1, r2, #5
 8009200:	68fa      	ldr	r2, [r7, #12]
 8009202:	440a      	add	r2, r1
 8009204:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009208:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800920c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	0151      	lsls	r1, r2, #5
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	440a      	add	r2, r1
 8009224:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009228:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800922c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3714      	adds	r7, #20
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800923c:	b480      	push	{r7}
 800923e:	b085      	sub	sp, #20
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	785b      	ldrb	r3, [r3, #1]
 8009254:	2b01      	cmp	r3, #1
 8009256:	d128      	bne.n	80092aa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	015a      	lsls	r2, r3, #5
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	0151      	lsls	r1, r2, #5
 800926a:	68fa      	ldr	r2, [r7, #12]
 800926c:	440a      	add	r2, r1
 800926e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009272:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009276:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	791b      	ldrb	r3, [r3, #4]
 800927c:	2b03      	cmp	r3, #3
 800927e:	d003      	beq.n	8009288 <USB_EPClearStall+0x4c>
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	791b      	ldrb	r3, [r3, #4]
 8009284:	2b02      	cmp	r3, #2
 8009286:	d138      	bne.n	80092fa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	015a      	lsls	r2, r3, #5
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	4413      	add	r3, r2
 8009290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	0151      	lsls	r1, r2, #5
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	440a      	add	r2, r1
 800929e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092a6:	6013      	str	r3, [r2, #0]
 80092a8:	e027      	b.n	80092fa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68ba      	ldr	r2, [r7, #8]
 80092ba:	0151      	lsls	r1, r2, #5
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	440a      	add	r2, r1
 80092c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092c4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80092c8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	791b      	ldrb	r3, [r3, #4]
 80092ce:	2b03      	cmp	r3, #3
 80092d0:	d003      	beq.n	80092da <USB_EPClearStall+0x9e>
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	791b      	ldrb	r3, [r3, #4]
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	d10f      	bne.n	80092fa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	015a      	lsls	r2, r3, #5
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	4413      	add	r3, r2
 80092e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	0151      	lsls	r1, r2, #5
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	440a      	add	r2, r1
 80092f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092f8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80092fa:	2300      	movs	r3, #0
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3714      	adds	r7, #20
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	460b      	mov	r3, r1
 8009312:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009326:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800932a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	78fb      	ldrb	r3, [r7, #3]
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800933c:	68f9      	ldr	r1, [r7, #12]
 800933e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009342:	4313      	orrs	r3, r2
 8009344:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3714      	adds	r7, #20
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009354:	b480      	push	{r7}
 8009356:	b085      	sub	sp, #20
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009382:	f023 0302 	bic.w	r3, r3, #2
 8009386:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3714      	adds	r7, #20
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr

08009396 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009396:	b480      	push	{r7}
 8009398:	b085      	sub	sp, #20
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80093b0:	f023 0303 	bic.w	r3, r3, #3
 80093b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	68fa      	ldr	r2, [r7, #12]
 80093c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093c4:	f043 0302 	orr.w	r3, r3, #2
 80093c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3714      	adds	r7, #20
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr

080093d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	695b      	ldr	r3, [r3, #20]
 80093e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	4013      	ands	r3, r2
 80093ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80093f0:	68fb      	ldr	r3, [r7, #12]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3714      	adds	r7, #20
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr

080093fe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80093fe:	b480      	push	{r7}
 8009400:	b085      	sub	sp, #20
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009410:	699b      	ldr	r3, [r3, #24]
 8009412:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800941a:	69db      	ldr	r3, [r3, #28]
 800941c:	68ba      	ldr	r2, [r7, #8]
 800941e:	4013      	ands	r3, r2
 8009420:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	0c1b      	lsrs	r3, r3, #16
}
 8009426:	4618      	mov	r0, r3
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr

08009432 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009432:	b480      	push	{r7}
 8009434:	b085      	sub	sp, #20
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800944e:	69db      	ldr	r3, [r3, #28]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	4013      	ands	r3, r2
 8009454:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	b29b      	uxth	r3, r3
}
 800945a:	4618      	mov	r0, r3
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr

08009466 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009466:	b480      	push	{r7}
 8009468:	b085      	sub	sp, #20
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
 800946e:	460b      	mov	r3, r1
 8009470:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009476:	78fb      	ldrb	r3, [r7, #3]
 8009478:	015a      	lsls	r2, r3, #5
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	4413      	add	r3, r2
 800947e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800948c:	695b      	ldr	r3, [r3, #20]
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	4013      	ands	r3, r2
 8009492:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009494:	68bb      	ldr	r3, [r7, #8]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr

080094a2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80094a2:	b480      	push	{r7}
 80094a4:	b087      	sub	sp, #28
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
 80094aa:	460b      	mov	r3, r1
 80094ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094c4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80094c6:	78fb      	ldrb	r3, [r7, #3]
 80094c8:	f003 030f 	and.w	r3, r3, #15
 80094cc:	68fa      	ldr	r2, [r7, #12]
 80094ce:	fa22 f303 	lsr.w	r3, r2, r3
 80094d2:	01db      	lsls	r3, r3, #7
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4313      	orrs	r3, r2
 80094da:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80094dc:	78fb      	ldrb	r3, [r7, #3]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	4013      	ands	r3, r2
 80094ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80094f0:	68bb      	ldr	r3, [r7, #8]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	371c      	adds	r7, #28
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr

080094fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80094fe:	b480      	push	{r7}
 8009500:	b083      	sub	sp, #12
 8009502:	af00      	add	r7, sp, #0
 8009504:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	f003 0301 	and.w	r3, r3, #1
}
 800950e:	4618      	mov	r0, r3
 8009510:	370c      	adds	r7, #12
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800951a:	b480      	push	{r7}
 800951c:	b085      	sub	sp, #20
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009534:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009538:	f023 0307 	bic.w	r3, r3, #7
 800953c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800954c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009550:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009552:	2300      	movs	r3, #0
}
 8009554:	4618      	mov	r0, r3
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr

08009560 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009560:	b480      	push	{r7}
 8009562:	b087      	sub	sp, #28
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	460b      	mov	r3, r1
 800956a:	607a      	str	r2, [r7, #4]
 800956c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	333c      	adds	r3, #60	; 0x3c
 8009576:	3304      	adds	r3, #4
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	4a26      	ldr	r2, [pc, #152]	; (8009618 <USB_EP0_OutStart+0xb8>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d90a      	bls.n	800959a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009590:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009594:	d101      	bne.n	800959a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	e037      	b.n	800960a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a0:	461a      	mov	r2, r3
 80095a2:	2300      	movs	r3, #0
 80095a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ac:	691b      	ldr	r3, [r3, #16]
 80095ae:	697a      	ldr	r2, [r7, #20]
 80095b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80095b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095c8:	f043 0318 	orr.w	r3, r3, #24
 80095cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095d4:	691b      	ldr	r3, [r3, #16]
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095dc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80095e0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80095e2:	7afb      	ldrb	r3, [r7, #11]
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d10f      	bne.n	8009608 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ee:	461a      	mov	r2, r3
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	697a      	ldr	r2, [r7, #20]
 80095fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009602:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009606:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	371c      	adds	r7, #28
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop
 8009618:	4f54300a 	.word	0x4f54300a

0800961c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009624:	2300      	movs	r3, #0
 8009626:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	3301      	adds	r3, #1
 800962c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	4a13      	ldr	r2, [pc, #76]	; (8009680 <USB_CoreReset+0x64>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d901      	bls.n	800963a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009636:	2303      	movs	r3, #3
 8009638:	e01b      	b.n	8009672 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	2b00      	cmp	r3, #0
 8009640:	daf2      	bge.n	8009628 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009642:	2300      	movs	r3, #0
 8009644:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f043 0201 	orr.w	r2, r3, #1
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	3301      	adds	r3, #1
 8009656:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	4a09      	ldr	r2, [pc, #36]	; (8009680 <USB_CoreReset+0x64>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d901      	bls.n	8009664 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009660:	2303      	movs	r3, #3
 8009662:	e006      	b.n	8009672 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	691b      	ldr	r3, [r3, #16]
 8009668:	f003 0301 	and.w	r3, r3, #1
 800966c:	2b01      	cmp	r3, #1
 800966e:	d0f0      	beq.n	8009652 <USB_CoreReset+0x36>

  return HAL_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3714      	adds	r7, #20
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	00030d40 	.word	0x00030d40

08009684 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	4603      	mov	r3, r0
 800968c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009692:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009696:	2b84      	cmp	r3, #132	; 0x84
 8009698:	d005      	beq.n	80096a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800969a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	4413      	add	r3, r2
 80096a2:	3303      	adds	r3, #3
 80096a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80096a6:	68fb      	ldr	r3, [r7, #12]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096ba:	f3ef 8305 	mrs	r3, IPSR
 80096be:	607b      	str	r3, [r7, #4]
  return(result);
 80096c0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	bf14      	ite	ne
 80096c6:	2301      	movne	r3, #1
 80096c8:	2300      	moveq	r3, #0
 80096ca:	b2db      	uxtb	r3, r3
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80096dc:	f001 fdc8 	bl	800b270 <vTaskStartScheduler>
  
  return osOK;
 80096e0:	2300      	movs	r3, #0
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80096e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096e8:	b089      	sub	sp, #36	; 0x24
 80096ea:	af04      	add	r7, sp, #16
 80096ec:	6078      	str	r0, [r7, #4]
 80096ee:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	695b      	ldr	r3, [r3, #20]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d020      	beq.n	800973a <osThreadCreate+0x54>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	699b      	ldr	r3, [r3, #24]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d01c      	beq.n	800973a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	685c      	ldr	r4, [r3, #4]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681d      	ldr	r5, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	691e      	ldr	r6, [r3, #16]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff ffb6 	bl	8009684 <makeFreeRtosPriority>
 8009718:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009722:	9202      	str	r2, [sp, #8]
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	9100      	str	r1, [sp, #0]
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	4632      	mov	r2, r6
 800972c:	4629      	mov	r1, r5
 800972e:	4620      	mov	r0, r4
 8009730:	f001 fbd6 	bl	800aee0 <xTaskCreateStatic>
 8009734:	4603      	mov	r3, r0
 8009736:	60fb      	str	r3, [r7, #12]
 8009738:	e01c      	b.n	8009774 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	685c      	ldr	r4, [r3, #4]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009746:	b29e      	uxth	r6, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800974e:	4618      	mov	r0, r3
 8009750:	f7ff ff98 	bl	8009684 <makeFreeRtosPriority>
 8009754:	4602      	mov	r2, r0
 8009756:	f107 030c 	add.w	r3, r7, #12
 800975a:	9301      	str	r3, [sp, #4]
 800975c:	9200      	str	r2, [sp, #0]
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	4632      	mov	r2, r6
 8009762:	4629      	mov	r1, r5
 8009764:	4620      	mov	r0, r4
 8009766:	f001 fc18 	bl	800af9a <xTaskCreate>
 800976a:	4603      	mov	r3, r0
 800976c:	2b01      	cmp	r3, #1
 800976e:	d001      	beq.n	8009774 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009770:	2300      	movs	r3, #0
 8009772:	e000      	b.n	8009776 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009774:	68fb      	ldr	r3, [r7, #12]
}
 8009776:	4618      	mov	r0, r3
 8009778:	3714      	adds	r7, #20
 800977a:	46bd      	mov	sp, r7
 800977c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800977e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b084      	sub	sp, #16
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d001      	beq.n	8009794 <osDelay+0x16>
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	e000      	b.n	8009796 <osDelay+0x18>
 8009794:	2301      	movs	r3, #1
 8009796:	4618      	mov	r0, r3
 8009798:	f001 fd36 	bl	800b208 <vTaskDelay>
  
  return osOK;
 800979c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3710      	adds	r7, #16
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
	...

080097a8 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af02      	add	r7, sp, #8
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 80097b6:	2300      	movs	r3, #0
 80097b8:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 80097ba:	f7ff ff7b 	bl	80096b4 <inHandlerMode>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d01c      	beq.n	80097fe <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	f107 0208 	add.w	r2, r7, #8
 80097ca:	f107 030c 	add.w	r3, r7, #12
 80097ce:	9300      	str	r3, [sp, #0]
 80097d0:	4613      	mov	r3, r2
 80097d2:	2201      	movs	r2, #1
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f002 fafd 	bl	800bdd4 <xTaskGenericNotifyFromISR>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d002      	beq.n	80097e6 <osSignalSet+0x3e>
      return 0x80000000;
 80097e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80097e4:	e019      	b.n	800981a <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d015      	beq.n	8009818 <osSignalSet+0x70>
 80097ec:	4b0d      	ldr	r3, [pc, #52]	; (8009824 <osSignalSet+0x7c>)
 80097ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	f3bf 8f6f 	isb	sy
 80097fc:	e00c      	b.n	8009818 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 80097fe:	6839      	ldr	r1, [r7, #0]
 8009800:	f107 0308 	add.w	r3, r7, #8
 8009804:	2201      	movs	r2, #1
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f002 fa2e 	bl	800bc68 <xTaskGenericNotify>
 800980c:	4603      	mov	r3, r0
 800980e:	2b01      	cmp	r3, #1
 8009810:	d002      	beq.n	8009818 <osSignalSet+0x70>
    return 0x80000000;
 8009812:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009816:	e000      	b.n	800981a <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8009818:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop
 8009824:	e000ed04 	.word	0xe000ed04

08009828 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8009828:	b590      	push	{r4, r7, lr}
 800982a:	b089      	sub	sp, #36	; 0x24
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	60b9      	str	r1, [r7, #8]
 8009832:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8009838:	2300      	movs	r3, #0
 800983a:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009842:	d103      	bne.n	800984c <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8009844:	f04f 33ff 	mov.w	r3, #4294967295
 8009848:	61fb      	str	r3, [r7, #28]
 800984a:	e009      	b.n	8009860 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d006      	beq.n	8009860 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d101      	bne.n	8009860 <osSignalWait+0x38>
      ticks = 1;
 800985c:	2301      	movs	r3, #1
 800985e:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8009860:	f7ff ff28 	bl	80096b4 <inHandlerMode>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d002      	beq.n	8009870 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800986a:	2382      	movs	r3, #130	; 0x82
 800986c:	613b      	str	r3, [r7, #16]
 800986e:	e01b      	b.n	80098a8 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8009870:	68b9      	ldr	r1, [r7, #8]
 8009872:	f107 0310 	add.w	r3, r7, #16
 8009876:	1d1a      	adds	r2, r3, #4
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	2000      	movs	r0, #0
 800987c:	f002 f99a 	bl	800bbb4 <xTaskNotifyWait>
 8009880:	4603      	mov	r3, r0
 8009882:	2b01      	cmp	r3, #1
 8009884:	d008      	beq.n	8009898 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d102      	bne.n	8009892 <osSignalWait+0x6a>
 800988c:	2300      	movs	r3, #0
 800988e:	613b      	str	r3, [r7, #16]
 8009890:	e00a      	b.n	80098a8 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8009892:	2340      	movs	r3, #64	; 0x40
 8009894:	613b      	str	r3, [r7, #16]
 8009896:	e007      	b.n	80098a8 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	2b00      	cmp	r3, #0
 800989c:	da02      	bge.n	80098a4 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800989e:	2386      	movs	r3, #134	; 0x86
 80098a0:	613b      	str	r3, [r7, #16]
 80098a2:	e001      	b.n	80098a8 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 80098a4:	2308      	movs	r3, #8
 80098a6:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	461c      	mov	r4, r3
 80098ac:	f107 0310 	add.w	r3, r7, #16
 80098b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80098b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80098b8:	68f8      	ldr	r0, [r7, #12]
 80098ba:	3724      	adds	r7, #36	; 0x24
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd90      	pop	{r4, r7, pc}

080098c0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80098c0:	b590      	push	{r4, r7, lr}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af02      	add	r7, sp, #8
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d011      	beq.n	80098f6 <osMessageCreate+0x36>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	68db      	ldr	r3, [r3, #12]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00d      	beq.n	80098f6 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6818      	ldr	r0, [r3, #0]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6859      	ldr	r1, [r3, #4]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	689a      	ldr	r2, [r3, #8]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	2400      	movs	r4, #0
 80098ec:	9400      	str	r4, [sp, #0]
 80098ee:	f000 fe1b 	bl	800a528 <xQueueGenericCreateStatic>
 80098f2:	4603      	mov	r3, r0
 80098f4:	e008      	b.n	8009908 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6818      	ldr	r0, [r3, #0]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	4619      	mov	r1, r3
 8009902:	f000 fe89 	bl	800a618 <xQueueGenericCreate>
 8009906:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009908:	4618      	mov	r0, r3
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	bd90      	pop	{r4, r7, pc}

08009910 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800991c:	2300      	movs	r3, #0
 800991e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d101      	bne.n	800992e <osMessagePut+0x1e>
    ticks = 1;
 800992a:	2301      	movs	r3, #1
 800992c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800992e:	f7ff fec1 	bl	80096b4 <inHandlerMode>
 8009932:	4603      	mov	r3, r0
 8009934:	2b00      	cmp	r3, #0
 8009936:	d018      	beq.n	800996a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009938:	f107 0210 	add.w	r2, r7, #16
 800993c:	f107 0108 	add.w	r1, r7, #8
 8009940:	2300      	movs	r3, #0
 8009942:	68f8      	ldr	r0, [r7, #12]
 8009944:	f000 ffc0 	bl	800a8c8 <xQueueGenericSendFromISR>
 8009948:	4603      	mov	r3, r0
 800994a:	2b01      	cmp	r3, #1
 800994c:	d001      	beq.n	8009952 <osMessagePut+0x42>
      return osErrorOS;
 800994e:	23ff      	movs	r3, #255	; 0xff
 8009950:	e018      	b.n	8009984 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d014      	beq.n	8009982 <osMessagePut+0x72>
 8009958:	4b0c      	ldr	r3, [pc, #48]	; (800998c <osMessagePut+0x7c>)
 800995a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800995e:	601a      	str	r2, [r3, #0]
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	f3bf 8f6f 	isb	sy
 8009968:	e00b      	b.n	8009982 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800996a:	f107 0108 	add.w	r1, r7, #8
 800996e:	2300      	movs	r3, #0
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 feaa 	bl	800a6cc <xQueueGenericSend>
 8009978:	4603      	mov	r3, r0
 800997a:	2b01      	cmp	r3, #1
 800997c:	d001      	beq.n	8009982 <osMessagePut+0x72>
      return osErrorOS;
 800997e:	23ff      	movs	r3, #255	; 0xff
 8009980:	e000      	b.n	8009984 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	3718      	adds	r7, #24
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}
 800998c:	e000ed04 	.word	0xe000ed04

08009990 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009990:	b590      	push	{r4, r7, lr}
 8009992:	b08b      	sub	sp, #44	; 0x2c
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80099a0:	2300      	movs	r3, #0
 80099a2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d10a      	bne.n	80099c0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80099aa:	2380      	movs	r3, #128	; 0x80
 80099ac:	617b      	str	r3, [r7, #20]
    return event;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	461c      	mov	r4, r3
 80099b2:	f107 0314 	add.w	r3, r7, #20
 80099b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80099ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80099be:	e054      	b.n	8009a6a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80099c0:	2300      	movs	r3, #0
 80099c2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80099c4:	2300      	movs	r3, #0
 80099c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ce:	d103      	bne.n	80099d8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80099d0:	f04f 33ff 	mov.w	r3, #4294967295
 80099d4:	627b      	str	r3, [r7, #36]	; 0x24
 80099d6:	e009      	b.n	80099ec <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d006      	beq.n	80099ec <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80099e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d101      	bne.n	80099ec <osMessageGet+0x5c>
      ticks = 1;
 80099e8:	2301      	movs	r3, #1
 80099ea:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80099ec:	f7ff fe62 	bl	80096b4 <inHandlerMode>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d01c      	beq.n	8009a30 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80099f6:	f107 0220 	add.w	r2, r7, #32
 80099fa:	f107 0314 	add.w	r3, r7, #20
 80099fe:	3304      	adds	r3, #4
 8009a00:	4619      	mov	r1, r3
 8009a02:	68b8      	ldr	r0, [r7, #8]
 8009a04:	f001 f8dc 	bl	800abc0 <xQueueReceiveFromISR>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d102      	bne.n	8009a14 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009a0e:	2310      	movs	r3, #16
 8009a10:	617b      	str	r3, [r7, #20]
 8009a12:	e001      	b.n	8009a18 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009a14:	2300      	movs	r3, #0
 8009a16:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d01d      	beq.n	8009a5a <osMessageGet+0xca>
 8009a1e:	4b15      	ldr	r3, [pc, #84]	; (8009a74 <osMessageGet+0xe4>)
 8009a20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a24:	601a      	str	r2, [r3, #0]
 8009a26:	f3bf 8f4f 	dsb	sy
 8009a2a:	f3bf 8f6f 	isb	sy
 8009a2e:	e014      	b.n	8009a5a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009a30:	f107 0314 	add.w	r3, r7, #20
 8009a34:	3304      	adds	r3, #4
 8009a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a38:	4619      	mov	r1, r3
 8009a3a:	68b8      	ldr	r0, [r7, #8]
 8009a3c:	f000 ffe0 	bl	800aa00 <xQueueReceive>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d102      	bne.n	8009a4c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009a46:	2310      	movs	r3, #16
 8009a48:	617b      	str	r3, [r7, #20]
 8009a4a:	e006      	b.n	8009a5a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d101      	bne.n	8009a56 <osMessageGet+0xc6>
 8009a52:	2300      	movs	r3, #0
 8009a54:	e000      	b.n	8009a58 <osMessageGet+0xc8>
 8009a56:	2340      	movs	r3, #64	; 0x40
 8009a58:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	461c      	mov	r4, r3
 8009a5e:	f107 0314 	add.w	r3, r7, #20
 8009a62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009a66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	372c      	adds	r7, #44	; 0x2c
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd90      	pop	{r4, r7, pc}
 8009a72:	bf00      	nop
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	; 0x28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009a84:	f001 fc54 	bl	800b330 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009a88:	4b5b      	ldr	r3, [pc, #364]	; (8009bf8 <pvPortMalloc+0x180>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d101      	bne.n	8009a94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009a90:	f000 f920 	bl	8009cd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009a94:	4b59      	ldr	r3, [pc, #356]	; (8009bfc <pvPortMalloc+0x184>)
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f040 8093 	bne.w	8009bc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01d      	beq.n	8009ae4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009aa8:	2208      	movs	r2, #8
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4413      	add	r3, r2
 8009aae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f003 0307 	and.w	r3, r3, #7
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d014      	beq.n	8009ae4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f023 0307 	bic.w	r3, r3, #7
 8009ac0:	3308      	adds	r3, #8
 8009ac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f003 0307 	and.w	r3, r3, #7
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00a      	beq.n	8009ae4 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009ae0:	bf00      	nop
 8009ae2:	e7fe      	b.n	8009ae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d06e      	beq.n	8009bc8 <pvPortMalloc+0x150>
 8009aea:	4b45      	ldr	r3, [pc, #276]	; (8009c00 <pvPortMalloc+0x188>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d869      	bhi.n	8009bc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009af4:	4b43      	ldr	r3, [pc, #268]	; (8009c04 <pvPortMalloc+0x18c>)
 8009af6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009af8:	4b42      	ldr	r3, [pc, #264]	; (8009c04 <pvPortMalloc+0x18c>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009afe:	e004      	b.n	8009b0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d903      	bls.n	8009b1c <pvPortMalloc+0xa4>
 8009b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1f1      	bne.n	8009b00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b1c:	4b36      	ldr	r3, [pc, #216]	; (8009bf8 <pvPortMalloc+0x180>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d050      	beq.n	8009bc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2208      	movs	r2, #8
 8009b2c:	4413      	add	r3, r2
 8009b2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	6a3b      	ldr	r3, [r7, #32]
 8009b36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	1ad2      	subs	r2, r2, r3
 8009b40:	2308      	movs	r3, #8
 8009b42:	005b      	lsls	r3, r3, #1
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d91f      	bls.n	8009b88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	f003 0307 	and.w	r3, r3, #7
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00a      	beq.n	8009b70 <pvPortMalloc+0xf8>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	613b      	str	r3, [r7, #16]
}
 8009b6c:	bf00      	nop
 8009b6e:	e7fe      	b.n	8009b6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	1ad2      	subs	r2, r2, r3
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009b82:	69b8      	ldr	r0, [r7, #24]
 8009b84:	f000 f908 	bl	8009d98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009b88:	4b1d      	ldr	r3, [pc, #116]	; (8009c00 <pvPortMalloc+0x188>)
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	4a1b      	ldr	r2, [pc, #108]	; (8009c00 <pvPortMalloc+0x188>)
 8009b94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009b96:	4b1a      	ldr	r3, [pc, #104]	; (8009c00 <pvPortMalloc+0x188>)
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4b1b      	ldr	r3, [pc, #108]	; (8009c08 <pvPortMalloc+0x190>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d203      	bcs.n	8009baa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ba2:	4b17      	ldr	r3, [pc, #92]	; (8009c00 <pvPortMalloc+0x188>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a18      	ldr	r2, [pc, #96]	; (8009c08 <pvPortMalloc+0x190>)
 8009ba8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	4b13      	ldr	r3, [pc, #76]	; (8009bfc <pvPortMalloc+0x184>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	431a      	orrs	r2, r3
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	2200      	movs	r2, #0
 8009bbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009bbe:	4b13      	ldr	r3, [pc, #76]	; (8009c0c <pvPortMalloc+0x194>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	4a11      	ldr	r2, [pc, #68]	; (8009c0c <pvPortMalloc+0x194>)
 8009bc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009bc8:	f001 fbc0 	bl	800b34c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	f003 0307 	and.w	r3, r3, #7
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00a      	beq.n	8009bec <pvPortMalloc+0x174>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	60fb      	str	r3, [r7, #12]
}
 8009be8:	bf00      	nop
 8009bea:	e7fe      	b.n	8009bea <pvPortMalloc+0x172>
	return pvReturn;
 8009bec:	69fb      	ldr	r3, [r7, #28]
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3728      	adds	r7, #40	; 0x28
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	200044b8 	.word	0x200044b8
 8009bfc:	200044cc 	.word	0x200044cc
 8009c00:	200044bc 	.word	0x200044bc
 8009c04:	200044b0 	.word	0x200044b0
 8009c08:	200044c0 	.word	0x200044c0
 8009c0c:	200044c4 	.word	0x200044c4

08009c10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b086      	sub	sp, #24
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d04d      	beq.n	8009cbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009c22:	2308      	movs	r3, #8
 8009c24:	425b      	negs	r3, r3
 8009c26:	697a      	ldr	r2, [r7, #20]
 8009c28:	4413      	add	r3, r2
 8009c2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	685a      	ldr	r2, [r3, #4]
 8009c34:	4b24      	ldr	r3, [pc, #144]	; (8009cc8 <vPortFree+0xb8>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4013      	ands	r3, r2
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10a      	bne.n	8009c54 <vPortFree+0x44>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	60fb      	str	r3, [r7, #12]
}
 8009c50:	bf00      	nop
 8009c52:	e7fe      	b.n	8009c52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d00a      	beq.n	8009c72 <vPortFree+0x62>
	__asm volatile
 8009c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c60:	f383 8811 	msr	BASEPRI, r3
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	60bb      	str	r3, [r7, #8]
}
 8009c6e:	bf00      	nop
 8009c70:	e7fe      	b.n	8009c70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	685a      	ldr	r2, [r3, #4]
 8009c76:	4b14      	ldr	r3, [pc, #80]	; (8009cc8 <vPortFree+0xb8>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d01e      	beq.n	8009cbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d11a      	bne.n	8009cbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	685a      	ldr	r2, [r3, #4]
 8009c8c:	4b0e      	ldr	r3, [pc, #56]	; (8009cc8 <vPortFree+0xb8>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	43db      	mvns	r3, r3
 8009c92:	401a      	ands	r2, r3
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009c98:	f001 fb4a 	bl	800b330 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	685a      	ldr	r2, [r3, #4]
 8009ca0:	4b0a      	ldr	r3, [pc, #40]	; (8009ccc <vPortFree+0xbc>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4413      	add	r3, r2
 8009ca6:	4a09      	ldr	r2, [pc, #36]	; (8009ccc <vPortFree+0xbc>)
 8009ca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009caa:	6938      	ldr	r0, [r7, #16]
 8009cac:	f000 f874 	bl	8009d98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009cb0:	4b07      	ldr	r3, [pc, #28]	; (8009cd0 <vPortFree+0xc0>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	4a06      	ldr	r2, [pc, #24]	; (8009cd0 <vPortFree+0xc0>)
 8009cb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009cba:	f001 fb47 	bl	800b34c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009cbe:	bf00      	nop
 8009cc0:	3718      	adds	r7, #24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
 8009cc6:	bf00      	nop
 8009cc8:	200044cc 	.word	0x200044cc
 8009ccc:	200044bc 	.word	0x200044bc
 8009cd0:	200044c8 	.word	0x200044c8

08009cd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009cda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009cde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009ce0:	4b27      	ldr	r3, [pc, #156]	; (8009d80 <prvHeapInit+0xac>)
 8009ce2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f003 0307 	and.w	r3, r3, #7
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00c      	beq.n	8009d08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	3307      	adds	r3, #7
 8009cf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f023 0307 	bic.w	r3, r3, #7
 8009cfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	4a1f      	ldr	r2, [pc, #124]	; (8009d80 <prvHeapInit+0xac>)
 8009d04:	4413      	add	r3, r2
 8009d06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009d0c:	4a1d      	ldr	r2, [pc, #116]	; (8009d84 <prvHeapInit+0xb0>)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009d12:	4b1c      	ldr	r3, [pc, #112]	; (8009d84 <prvHeapInit+0xb0>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009d20:	2208      	movs	r2, #8
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	1a9b      	subs	r3, r3, r2
 8009d26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f023 0307 	bic.w	r3, r3, #7
 8009d2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	4a15      	ldr	r2, [pc, #84]	; (8009d88 <prvHeapInit+0xb4>)
 8009d34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009d36:	4b14      	ldr	r3, [pc, #80]	; (8009d88 <prvHeapInit+0xb4>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009d3e:	4b12      	ldr	r3, [pc, #72]	; (8009d88 <prvHeapInit+0xb4>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2200      	movs	r2, #0
 8009d44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	1ad2      	subs	r2, r2, r3
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009d54:	4b0c      	ldr	r3, [pc, #48]	; (8009d88 <prvHeapInit+0xb4>)
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	4a0a      	ldr	r2, [pc, #40]	; (8009d8c <prvHeapInit+0xb8>)
 8009d62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	4a09      	ldr	r2, [pc, #36]	; (8009d90 <prvHeapInit+0xbc>)
 8009d6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009d6c:	4b09      	ldr	r3, [pc, #36]	; (8009d94 <prvHeapInit+0xc0>)
 8009d6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009d72:	601a      	str	r2, [r3, #0]
}
 8009d74:	bf00      	nop
 8009d76:	3714      	adds	r7, #20
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr
 8009d80:	200008b0 	.word	0x200008b0
 8009d84:	200044b0 	.word	0x200044b0
 8009d88:	200044b8 	.word	0x200044b8
 8009d8c:	200044c0 	.word	0x200044c0
 8009d90:	200044bc 	.word	0x200044bc
 8009d94:	200044cc 	.word	0x200044cc

08009d98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b085      	sub	sp, #20
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009da0:	4b28      	ldr	r3, [pc, #160]	; (8009e44 <prvInsertBlockIntoFreeList+0xac>)
 8009da2:	60fb      	str	r3, [r7, #12]
 8009da4:	e002      	b.n	8009dac <prvInsertBlockIntoFreeList+0x14>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	60fb      	str	r3, [r7, #12]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d8f7      	bhi.n	8009da6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	68ba      	ldr	r2, [r7, #8]
 8009dc0:	4413      	add	r3, r2
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d108      	bne.n	8009dda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	685a      	ldr	r2, [r3, #4]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	441a      	add	r2, r3
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	68ba      	ldr	r2, [r7, #8]
 8009de4:	441a      	add	r2, r3
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d118      	bne.n	8009e20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	4b15      	ldr	r3, [pc, #84]	; (8009e48 <prvInsertBlockIntoFreeList+0xb0>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d00d      	beq.n	8009e16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	685a      	ldr	r2, [r3, #4]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	441a      	add	r2, r3
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	601a      	str	r2, [r3, #0]
 8009e14:	e008      	b.n	8009e28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009e16:	4b0c      	ldr	r3, [pc, #48]	; (8009e48 <prvInsertBlockIntoFreeList+0xb0>)
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	e003      	b.n	8009e28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009e28:	68fa      	ldr	r2, [r7, #12]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d002      	beq.n	8009e36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e36:	bf00      	nop
 8009e38:	3714      	adds	r7, #20
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	200044b0 	.word	0x200044b0
 8009e48:	200044b8 	.word	0x200044b8

08009e4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f103 0208 	add.w	r2, r3, #8
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f04f 32ff 	mov.w	r2, #4294967295
 8009e64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f103 0208 	add.w	r2, r3, #8
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f103 0208 	add.w	r2, r3, #8
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009e9a:	bf00      	nop
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b085      	sub	sp, #20
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	68fa      	ldr	r2, [r7, #12]
 8009eba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	689a      	ldr	r2, [r3, #8]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	1c5a      	adds	r2, r3, #1
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	601a      	str	r2, [r3, #0]
}
 8009ee2:	bf00      	nop
 8009ee4:	3714      	adds	r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr

08009eee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009eee:	b480      	push	{r7}
 8009ef0:	b085      	sub	sp, #20
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f04:	d103      	bne.n	8009f0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	60fb      	str	r3, [r7, #12]
 8009f0c:	e00c      	b.n	8009f28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	3308      	adds	r3, #8
 8009f12:	60fb      	str	r3, [r7, #12]
 8009f14:	e002      	b.n	8009f1c <vListInsert+0x2e>
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	60fb      	str	r3, [r7, #12]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d2f6      	bcs.n	8009f16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	683a      	ldr	r2, [r7, #0]
 8009f36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	683a      	ldr	r2, [r7, #0]
 8009f42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	1c5a      	adds	r2, r3, #1
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	601a      	str	r2, [r3, #0]
}
 8009f54:	bf00      	nop
 8009f56:	3714      	adds	r7, #20
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr

08009f60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f60:	b480      	push	{r7}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	691b      	ldr	r3, [r3, #16]
 8009f6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	6892      	ldr	r2, [r2, #8]
 8009f76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	6852      	ldr	r2, [r2, #4]
 8009f80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d103      	bne.n	8009f94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	689a      	ldr	r2, [r3, #8]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	1e5a      	subs	r2, r3, #1
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3714      	adds	r7, #20
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	3b04      	subs	r3, #4
 8009fc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009fcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3b04      	subs	r3, #4
 8009fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	f023 0201 	bic.w	r2, r3, #1
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	3b04      	subs	r3, #4
 8009fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009fe4:	4a0c      	ldr	r2, [pc, #48]	; (800a018 <pxPortInitialiseStack+0x64>)
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	3b14      	subs	r3, #20
 8009fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	3b04      	subs	r3, #4
 8009ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f06f 0202 	mvn.w	r2, #2
 800a002:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	3b20      	subs	r3, #32
 800a008:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a00a:	68fb      	ldr	r3, [r7, #12]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr
 800a018:	0800a01d 	.word	0x0800a01d

0800a01c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a01c:	b480      	push	{r7}
 800a01e:	b085      	sub	sp, #20
 800a020:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a022:	2300      	movs	r3, #0
 800a024:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a026:	4b12      	ldr	r3, [pc, #72]	; (800a070 <prvTaskExitError+0x54>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a02e:	d00a      	beq.n	800a046 <prvTaskExitError+0x2a>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	60fb      	str	r3, [r7, #12]
}
 800a042:	bf00      	nop
 800a044:	e7fe      	b.n	800a044 <prvTaskExitError+0x28>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04a:	f383 8811 	msr	BASEPRI, r3
 800a04e:	f3bf 8f6f 	isb	sy
 800a052:	f3bf 8f4f 	dsb	sy
 800a056:	60bb      	str	r3, [r7, #8]
}
 800a058:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a05a:	bf00      	nop
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d0fc      	beq.n	800a05c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a062:	bf00      	nop
 800a064:	bf00      	nop
 800a066:	3714      	adds	r7, #20
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr
 800a070:	20000088 	.word	0x20000088
	...

0800a080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a080:	4b07      	ldr	r3, [pc, #28]	; (800a0a0 <pxCurrentTCBConst2>)
 800a082:	6819      	ldr	r1, [r3, #0]
 800a084:	6808      	ldr	r0, [r1, #0]
 800a086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a08a:	f380 8809 	msr	PSP, r0
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f04f 0000 	mov.w	r0, #0
 800a096:	f380 8811 	msr	BASEPRI, r0
 800a09a:	4770      	bx	lr
 800a09c:	f3af 8000 	nop.w

0800a0a0 <pxCurrentTCBConst2>:
 800a0a0:	200044d8 	.word	0x200044d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a0a4:	bf00      	nop
 800a0a6:	bf00      	nop

0800a0a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a0a8:	4808      	ldr	r0, [pc, #32]	; (800a0cc <prvPortStartFirstTask+0x24>)
 800a0aa:	6800      	ldr	r0, [r0, #0]
 800a0ac:	6800      	ldr	r0, [r0, #0]
 800a0ae:	f380 8808 	msr	MSP, r0
 800a0b2:	f04f 0000 	mov.w	r0, #0
 800a0b6:	f380 8814 	msr	CONTROL, r0
 800a0ba:	b662      	cpsie	i
 800a0bc:	b661      	cpsie	f
 800a0be:	f3bf 8f4f 	dsb	sy
 800a0c2:	f3bf 8f6f 	isb	sy
 800a0c6:	df00      	svc	0
 800a0c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a0ca:	bf00      	nop
 800a0cc:	e000ed08 	.word	0xe000ed08

0800a0d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b086      	sub	sp, #24
 800a0d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a0d6:	4b46      	ldr	r3, [pc, #280]	; (800a1f0 <xPortStartScheduler+0x120>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a46      	ldr	r2, [pc, #280]	; (800a1f4 <xPortStartScheduler+0x124>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d10a      	bne.n	800a0f6 <xPortStartScheduler+0x26>
	__asm volatile
 800a0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e4:	f383 8811 	msr	BASEPRI, r3
 800a0e8:	f3bf 8f6f 	isb	sy
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	613b      	str	r3, [r7, #16]
}
 800a0f2:	bf00      	nop
 800a0f4:	e7fe      	b.n	800a0f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a0f6:	4b3e      	ldr	r3, [pc, #248]	; (800a1f0 <xPortStartScheduler+0x120>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a3f      	ldr	r2, [pc, #252]	; (800a1f8 <xPortStartScheduler+0x128>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d10a      	bne.n	800a116 <xPortStartScheduler+0x46>
	__asm volatile
 800a100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a104:	f383 8811 	msr	BASEPRI, r3
 800a108:	f3bf 8f6f 	isb	sy
 800a10c:	f3bf 8f4f 	dsb	sy
 800a110:	60fb      	str	r3, [r7, #12]
}
 800a112:	bf00      	nop
 800a114:	e7fe      	b.n	800a114 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a116:	4b39      	ldr	r3, [pc, #228]	; (800a1fc <xPortStartScheduler+0x12c>)
 800a118:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	b2db      	uxtb	r3, r3
 800a120:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	22ff      	movs	r2, #255	; 0xff
 800a126:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a130:	78fb      	ldrb	r3, [r7, #3]
 800a132:	b2db      	uxtb	r3, r3
 800a134:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a138:	b2da      	uxtb	r2, r3
 800a13a:	4b31      	ldr	r3, [pc, #196]	; (800a200 <xPortStartScheduler+0x130>)
 800a13c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a13e:	4b31      	ldr	r3, [pc, #196]	; (800a204 <xPortStartScheduler+0x134>)
 800a140:	2207      	movs	r2, #7
 800a142:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a144:	e009      	b.n	800a15a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a146:	4b2f      	ldr	r3, [pc, #188]	; (800a204 <xPortStartScheduler+0x134>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	3b01      	subs	r3, #1
 800a14c:	4a2d      	ldr	r2, [pc, #180]	; (800a204 <xPortStartScheduler+0x134>)
 800a14e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	b2db      	uxtb	r3, r3
 800a154:	005b      	lsls	r3, r3, #1
 800a156:	b2db      	uxtb	r3, r3
 800a158:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a15a:	78fb      	ldrb	r3, [r7, #3]
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a162:	2b80      	cmp	r3, #128	; 0x80
 800a164:	d0ef      	beq.n	800a146 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a166:	4b27      	ldr	r3, [pc, #156]	; (800a204 <xPortStartScheduler+0x134>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f1c3 0307 	rsb	r3, r3, #7
 800a16e:	2b04      	cmp	r3, #4
 800a170:	d00a      	beq.n	800a188 <xPortStartScheduler+0xb8>
	__asm volatile
 800a172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	60bb      	str	r3, [r7, #8]
}
 800a184:	bf00      	nop
 800a186:	e7fe      	b.n	800a186 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a188:	4b1e      	ldr	r3, [pc, #120]	; (800a204 <xPortStartScheduler+0x134>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	021b      	lsls	r3, r3, #8
 800a18e:	4a1d      	ldr	r2, [pc, #116]	; (800a204 <xPortStartScheduler+0x134>)
 800a190:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a192:	4b1c      	ldr	r3, [pc, #112]	; (800a204 <xPortStartScheduler+0x134>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a19a:	4a1a      	ldr	r2, [pc, #104]	; (800a204 <xPortStartScheduler+0x134>)
 800a19c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	b2da      	uxtb	r2, r3
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a1a6:	4b18      	ldr	r3, [pc, #96]	; (800a208 <xPortStartScheduler+0x138>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a17      	ldr	r2, [pc, #92]	; (800a208 <xPortStartScheduler+0x138>)
 800a1ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a1b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a1b2:	4b15      	ldr	r3, [pc, #84]	; (800a208 <xPortStartScheduler+0x138>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a14      	ldr	r2, [pc, #80]	; (800a208 <xPortStartScheduler+0x138>)
 800a1b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a1bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a1be:	f000 f8dd 	bl	800a37c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a1c2:	4b12      	ldr	r3, [pc, #72]	; (800a20c <xPortStartScheduler+0x13c>)
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a1c8:	f000 f8fc 	bl	800a3c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a1cc:	4b10      	ldr	r3, [pc, #64]	; (800a210 <xPortStartScheduler+0x140>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a0f      	ldr	r2, [pc, #60]	; (800a210 <xPortStartScheduler+0x140>)
 800a1d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a1d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a1d8:	f7ff ff66 	bl	800a0a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a1dc:	f001 fa0a 	bl	800b5f4 <vTaskSwitchContext>
	prvTaskExitError();
 800a1e0:	f7ff ff1c 	bl	800a01c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3718      	adds	r7, #24
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	e000ed00 	.word	0xe000ed00
 800a1f4:	410fc271 	.word	0x410fc271
 800a1f8:	410fc270 	.word	0x410fc270
 800a1fc:	e000e400 	.word	0xe000e400
 800a200:	200044d0 	.word	0x200044d0
 800a204:	200044d4 	.word	0x200044d4
 800a208:	e000ed20 	.word	0xe000ed20
 800a20c:	20000088 	.word	0x20000088
 800a210:	e000ef34 	.word	0xe000ef34

0800a214 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
	__asm volatile
 800a21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21e:	f383 8811 	msr	BASEPRI, r3
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	607b      	str	r3, [r7, #4]
}
 800a22c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a22e:	4b0f      	ldr	r3, [pc, #60]	; (800a26c <vPortEnterCritical+0x58>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	3301      	adds	r3, #1
 800a234:	4a0d      	ldr	r2, [pc, #52]	; (800a26c <vPortEnterCritical+0x58>)
 800a236:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a238:	4b0c      	ldr	r3, [pc, #48]	; (800a26c <vPortEnterCritical+0x58>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d10f      	bne.n	800a260 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a240:	4b0b      	ldr	r3, [pc, #44]	; (800a270 <vPortEnterCritical+0x5c>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	b2db      	uxtb	r3, r3
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00a      	beq.n	800a260 <vPortEnterCritical+0x4c>
	__asm volatile
 800a24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a24e:	f383 8811 	msr	BASEPRI, r3
 800a252:	f3bf 8f6f 	isb	sy
 800a256:	f3bf 8f4f 	dsb	sy
 800a25a:	603b      	str	r3, [r7, #0]
}
 800a25c:	bf00      	nop
 800a25e:	e7fe      	b.n	800a25e <vPortEnterCritical+0x4a>
	}
}
 800a260:	bf00      	nop
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	20000088 	.word	0x20000088
 800a270:	e000ed04 	.word	0xe000ed04

0800a274 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a27a:	4b12      	ldr	r3, [pc, #72]	; (800a2c4 <vPortExitCritical+0x50>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d10a      	bne.n	800a298 <vPortExitCritical+0x24>
	__asm volatile
 800a282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a286:	f383 8811 	msr	BASEPRI, r3
 800a28a:	f3bf 8f6f 	isb	sy
 800a28e:	f3bf 8f4f 	dsb	sy
 800a292:	607b      	str	r3, [r7, #4]
}
 800a294:	bf00      	nop
 800a296:	e7fe      	b.n	800a296 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a298:	4b0a      	ldr	r3, [pc, #40]	; (800a2c4 <vPortExitCritical+0x50>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	3b01      	subs	r3, #1
 800a29e:	4a09      	ldr	r2, [pc, #36]	; (800a2c4 <vPortExitCritical+0x50>)
 800a2a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a2a2:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <vPortExitCritical+0x50>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d105      	bne.n	800a2b6 <vPortExitCritical+0x42>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a2b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a2b6:	bf00      	nop
 800a2b8:	370c      	adds	r7, #12
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
 800a2c2:	bf00      	nop
 800a2c4:	20000088 	.word	0x20000088
	...

0800a2d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a2d0:	f3ef 8009 	mrs	r0, PSP
 800a2d4:	f3bf 8f6f 	isb	sy
 800a2d8:	4b15      	ldr	r3, [pc, #84]	; (800a330 <pxCurrentTCBConst>)
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	f01e 0f10 	tst.w	lr, #16
 800a2e0:	bf08      	it	eq
 800a2e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a2e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ea:	6010      	str	r0, [r2, #0]
 800a2ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a2f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a2f4:	f380 8811 	msr	BASEPRI, r0
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	f3bf 8f6f 	isb	sy
 800a300:	f001 f978 	bl	800b5f4 <vTaskSwitchContext>
 800a304:	f04f 0000 	mov.w	r0, #0
 800a308:	f380 8811 	msr	BASEPRI, r0
 800a30c:	bc09      	pop	{r0, r3}
 800a30e:	6819      	ldr	r1, [r3, #0]
 800a310:	6808      	ldr	r0, [r1, #0]
 800a312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a316:	f01e 0f10 	tst.w	lr, #16
 800a31a:	bf08      	it	eq
 800a31c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a320:	f380 8809 	msr	PSP, r0
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	f3af 8000 	nop.w

0800a330 <pxCurrentTCBConst>:
 800a330:	200044d8 	.word	0x200044d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a334:	bf00      	nop
 800a336:	bf00      	nop

0800a338 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af00      	add	r7, sp, #0
	__asm volatile
 800a33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a342:	f383 8811 	msr	BASEPRI, r3
 800a346:	f3bf 8f6f 	isb	sy
 800a34a:	f3bf 8f4f 	dsb	sy
 800a34e:	607b      	str	r3, [r7, #4]
}
 800a350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a352:	f001 f897 	bl	800b484 <xTaskIncrementTick>
 800a356:	4603      	mov	r3, r0
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d003      	beq.n	800a364 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a35c:	4b06      	ldr	r3, [pc, #24]	; (800a378 <SysTick_Handler+0x40>)
 800a35e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	2300      	movs	r3, #0
 800a366:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	f383 8811 	msr	BASEPRI, r3
}
 800a36e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a370:	bf00      	nop
 800a372:	3708      	adds	r7, #8
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}
 800a378:	e000ed04 	.word	0xe000ed04

0800a37c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a37c:	b480      	push	{r7}
 800a37e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a380:	4b0b      	ldr	r3, [pc, #44]	; (800a3b0 <vPortSetupTimerInterrupt+0x34>)
 800a382:	2200      	movs	r2, #0
 800a384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a386:	4b0b      	ldr	r3, [pc, #44]	; (800a3b4 <vPortSetupTimerInterrupt+0x38>)
 800a388:	2200      	movs	r2, #0
 800a38a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a38c:	4b0a      	ldr	r3, [pc, #40]	; (800a3b8 <vPortSetupTimerInterrupt+0x3c>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a0a      	ldr	r2, [pc, #40]	; (800a3bc <vPortSetupTimerInterrupt+0x40>)
 800a392:	fba2 2303 	umull	r2, r3, r2, r3
 800a396:	099b      	lsrs	r3, r3, #6
 800a398:	4a09      	ldr	r2, [pc, #36]	; (800a3c0 <vPortSetupTimerInterrupt+0x44>)
 800a39a:	3b01      	subs	r3, #1
 800a39c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a39e:	4b04      	ldr	r3, [pc, #16]	; (800a3b0 <vPortSetupTimerInterrupt+0x34>)
 800a3a0:	2207      	movs	r2, #7
 800a3a2:	601a      	str	r2, [r3, #0]
}
 800a3a4:	bf00      	nop
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr
 800a3ae:	bf00      	nop
 800a3b0:	e000e010 	.word	0xe000e010
 800a3b4:	e000e018 	.word	0xe000e018
 800a3b8:	20000000 	.word	0x20000000
 800a3bc:	10624dd3 	.word	0x10624dd3
 800a3c0:	e000e014 	.word	0xe000e014

0800a3c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a3c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a3d4 <vPortEnableVFP+0x10>
 800a3c8:	6801      	ldr	r1, [r0, #0]
 800a3ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a3ce:	6001      	str	r1, [r0, #0]
 800a3d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a3d2:	bf00      	nop
 800a3d4:	e000ed88 	.word	0xe000ed88

0800a3d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a3d8:	b480      	push	{r7}
 800a3da:	b085      	sub	sp, #20
 800a3dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a3de:	f3ef 8305 	mrs	r3, IPSR
 800a3e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2b0f      	cmp	r3, #15
 800a3e8:	d914      	bls.n	800a414 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a3ea:	4a17      	ldr	r2, [pc, #92]	; (800a448 <vPortValidateInterruptPriority+0x70>)
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a3f4:	4b15      	ldr	r3, [pc, #84]	; (800a44c <vPortValidateInterruptPriority+0x74>)
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	7afa      	ldrb	r2, [r7, #11]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d20a      	bcs.n	800a414 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a402:	f383 8811 	msr	BASEPRI, r3
 800a406:	f3bf 8f6f 	isb	sy
 800a40a:	f3bf 8f4f 	dsb	sy
 800a40e:	607b      	str	r3, [r7, #4]
}
 800a410:	bf00      	nop
 800a412:	e7fe      	b.n	800a412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a414:	4b0e      	ldr	r3, [pc, #56]	; (800a450 <vPortValidateInterruptPriority+0x78>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a41c:	4b0d      	ldr	r3, [pc, #52]	; (800a454 <vPortValidateInterruptPriority+0x7c>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	429a      	cmp	r2, r3
 800a422:	d90a      	bls.n	800a43a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a424:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a428:	f383 8811 	msr	BASEPRI, r3
 800a42c:	f3bf 8f6f 	isb	sy
 800a430:	f3bf 8f4f 	dsb	sy
 800a434:	603b      	str	r3, [r7, #0]
}
 800a436:	bf00      	nop
 800a438:	e7fe      	b.n	800a438 <vPortValidateInterruptPriority+0x60>
	}
 800a43a:	bf00      	nop
 800a43c:	3714      	adds	r7, #20
 800a43e:	46bd      	mov	sp, r7
 800a440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a444:	4770      	bx	lr
 800a446:	bf00      	nop
 800a448:	e000e3f0 	.word	0xe000e3f0
 800a44c:	200044d0 	.word	0x200044d0
 800a450:	e000ed0c 	.word	0xe000ed0c
 800a454:	200044d4 	.word	0x200044d4

0800a458 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10a      	bne.n	800a482 <xQueueGenericReset+0x2a>
	__asm volatile
 800a46c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a470:	f383 8811 	msr	BASEPRI, r3
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	60bb      	str	r3, [r7, #8]
}
 800a47e:	bf00      	nop
 800a480:	e7fe      	b.n	800a480 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a482:	f7ff fec7 	bl	800a214 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48e:	68f9      	ldr	r1, [r7, #12]
 800a490:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a492:	fb01 f303 	mul.w	r3, r1, r3
 800a496:	441a      	add	r2, r3
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681a      	ldr	r2, [r3, #0]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	68f9      	ldr	r1, [r7, #12]
 800a4b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a4b8:	fb01 f303 	mul.w	r3, r1, r3
 800a4bc:	441a      	add	r2, r3
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	22ff      	movs	r2, #255	; 0xff
 800a4c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	22ff      	movs	r2, #255	; 0xff
 800a4ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d114      	bne.n	800a502 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d01a      	beq.n	800a516 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	3310      	adds	r3, #16
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f001 f905 	bl	800b6f4 <xTaskRemoveFromEventList>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d012      	beq.n	800a516 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a4f0:	4b0c      	ldr	r3, [pc, #48]	; (800a524 <xQueueGenericReset+0xcc>)
 800a4f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4f6:	601a      	str	r2, [r3, #0]
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	f3bf 8f6f 	isb	sy
 800a500:	e009      	b.n	800a516 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	3310      	adds	r3, #16
 800a506:	4618      	mov	r0, r3
 800a508:	f7ff fca0 	bl	8009e4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	3324      	adds	r3, #36	; 0x24
 800a510:	4618      	mov	r0, r3
 800a512:	f7ff fc9b 	bl	8009e4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a516:	f7ff fead 	bl	800a274 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a51a:	2301      	movs	r3, #1
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3710      	adds	r7, #16
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	e000ed04 	.word	0xe000ed04

0800a528 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08e      	sub	sp, #56	; 0x38
 800a52c:	af02      	add	r7, sp, #8
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	607a      	str	r2, [r7, #4]
 800a534:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10a      	bne.n	800a552 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a540:	f383 8811 	msr	BASEPRI, r3
 800a544:	f3bf 8f6f 	isb	sy
 800a548:	f3bf 8f4f 	dsb	sy
 800a54c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a54e:	bf00      	nop
 800a550:	e7fe      	b.n	800a550 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10a      	bne.n	800a56e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a55c:	f383 8811 	msr	BASEPRI, r3
 800a560:	f3bf 8f6f 	isb	sy
 800a564:	f3bf 8f4f 	dsb	sy
 800a568:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a56a:	bf00      	nop
 800a56c:	e7fe      	b.n	800a56c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d002      	beq.n	800a57a <xQueueGenericCreateStatic+0x52>
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d001      	beq.n	800a57e <xQueueGenericCreateStatic+0x56>
 800a57a:	2301      	movs	r3, #1
 800a57c:	e000      	b.n	800a580 <xQueueGenericCreateStatic+0x58>
 800a57e:	2300      	movs	r3, #0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d10a      	bne.n	800a59a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a588:	f383 8811 	msr	BASEPRI, r3
 800a58c:	f3bf 8f6f 	isb	sy
 800a590:	f3bf 8f4f 	dsb	sy
 800a594:	623b      	str	r3, [r7, #32]
}
 800a596:	bf00      	nop
 800a598:	e7fe      	b.n	800a598 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d102      	bne.n	800a5a6 <xQueueGenericCreateStatic+0x7e>
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <xQueueGenericCreateStatic+0x82>
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e000      	b.n	800a5ac <xQueueGenericCreateStatic+0x84>
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d10a      	bne.n	800a5c6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b4:	f383 8811 	msr	BASEPRI, r3
 800a5b8:	f3bf 8f6f 	isb	sy
 800a5bc:	f3bf 8f4f 	dsb	sy
 800a5c0:	61fb      	str	r3, [r7, #28]
}
 800a5c2:	bf00      	nop
 800a5c4:	e7fe      	b.n	800a5c4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a5c6:	2348      	movs	r3, #72	; 0x48
 800a5c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	2b48      	cmp	r3, #72	; 0x48
 800a5ce:	d00a      	beq.n	800a5e6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d4:	f383 8811 	msr	BASEPRI, r3
 800a5d8:	f3bf 8f6f 	isb	sy
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	61bb      	str	r3, [r7, #24]
}
 800a5e2:	bf00      	nop
 800a5e4:	e7fe      	b.n	800a5e4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a5e6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a5ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00d      	beq.n	800a60e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a5f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f4:	2201      	movs	r2, #1
 800a5f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a5fa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a600:	9300      	str	r3, [sp, #0]
 800a602:	4613      	mov	r3, r2
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	68b9      	ldr	r1, [r7, #8]
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	f000 f83f 	bl	800a68c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a610:	4618      	mov	r0, r3
 800a612:	3730      	adds	r7, #48	; 0x30
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b08a      	sub	sp, #40	; 0x28
 800a61c:	af02      	add	r7, sp, #8
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	4613      	mov	r3, r2
 800a624:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d10a      	bne.n	800a642 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a630:	f383 8811 	msr	BASEPRI, r3
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	f3bf 8f4f 	dsb	sy
 800a63c:	613b      	str	r3, [r7, #16]
}
 800a63e:	bf00      	nop
 800a640:	e7fe      	b.n	800a640 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	68ba      	ldr	r2, [r7, #8]
 800a646:	fb02 f303 	mul.w	r3, r2, r3
 800a64a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	3348      	adds	r3, #72	; 0x48
 800a650:	4618      	mov	r0, r3
 800a652:	f7ff fa11 	bl	8009a78 <pvPortMalloc>
 800a656:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a658:	69bb      	ldr	r3, [r7, #24]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d011      	beq.n	800a682 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	3348      	adds	r3, #72	; 0x48
 800a666:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a670:	79fa      	ldrb	r2, [r7, #7]
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	4613      	mov	r3, r2
 800a678:	697a      	ldr	r2, [r7, #20]
 800a67a:	68b9      	ldr	r1, [r7, #8]
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f000 f805 	bl	800a68c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a682:	69bb      	ldr	r3, [r7, #24]
	}
 800a684:	4618      	mov	r0, r3
 800a686:	3720      	adds	r7, #32
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	607a      	str	r2, [r7, #4]
 800a698:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d103      	bne.n	800a6a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a6a0:	69bb      	ldr	r3, [r7, #24]
 800a6a2:	69ba      	ldr	r2, [r7, #24]
 800a6a4:	601a      	str	r2, [r3, #0]
 800a6a6:	e002      	b.n	800a6ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a6ae:	69bb      	ldr	r3, [r7, #24]
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a6ba:	2101      	movs	r1, #1
 800a6bc:	69b8      	ldr	r0, [r7, #24]
 800a6be:	f7ff fecb 	bl	800a458 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a6c2:	bf00      	nop
 800a6c4:	3710      	adds	r7, #16
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b08e      	sub	sp, #56	; 0x38
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	607a      	str	r2, [r7, #4]
 800a6d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10a      	bne.n	800a6fe <xQueueGenericSend+0x32>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a6fa:	bf00      	nop
 800a6fc:	e7fe      	b.n	800a6fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d103      	bne.n	800a70c <xQueueGenericSend+0x40>
 800a704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d101      	bne.n	800a710 <xQueueGenericSend+0x44>
 800a70c:	2301      	movs	r3, #1
 800a70e:	e000      	b.n	800a712 <xQueueGenericSend+0x46>
 800a710:	2300      	movs	r3, #0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d10a      	bne.n	800a72c <xQueueGenericSend+0x60>
	__asm volatile
 800a716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a71a:	f383 8811 	msr	BASEPRI, r3
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f3bf 8f4f 	dsb	sy
 800a726:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a728:	bf00      	nop
 800a72a:	e7fe      	b.n	800a72a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d103      	bne.n	800a73a <xQueueGenericSend+0x6e>
 800a732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a736:	2b01      	cmp	r3, #1
 800a738:	d101      	bne.n	800a73e <xQueueGenericSend+0x72>
 800a73a:	2301      	movs	r3, #1
 800a73c:	e000      	b.n	800a740 <xQueueGenericSend+0x74>
 800a73e:	2300      	movs	r3, #0
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10a      	bne.n	800a75a <xQueueGenericSend+0x8e>
	__asm volatile
 800a744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a748:	f383 8811 	msr	BASEPRI, r3
 800a74c:	f3bf 8f6f 	isb	sy
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	623b      	str	r3, [r7, #32]
}
 800a756:	bf00      	nop
 800a758:	e7fe      	b.n	800a758 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a75a:	f001 f987 	bl	800ba6c <xTaskGetSchedulerState>
 800a75e:	4603      	mov	r3, r0
 800a760:	2b00      	cmp	r3, #0
 800a762:	d102      	bne.n	800a76a <xQueueGenericSend+0x9e>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d101      	bne.n	800a76e <xQueueGenericSend+0xa2>
 800a76a:	2301      	movs	r3, #1
 800a76c:	e000      	b.n	800a770 <xQueueGenericSend+0xa4>
 800a76e:	2300      	movs	r3, #0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d10a      	bne.n	800a78a <xQueueGenericSend+0xbe>
	__asm volatile
 800a774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a778:	f383 8811 	msr	BASEPRI, r3
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	61fb      	str	r3, [r7, #28]
}
 800a786:	bf00      	nop
 800a788:	e7fe      	b.n	800a788 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a78a:	f7ff fd43 	bl	800a214 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a796:	429a      	cmp	r2, r3
 800a798:	d302      	bcc.n	800a7a0 <xQueueGenericSend+0xd4>
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	2b02      	cmp	r3, #2
 800a79e:	d129      	bne.n	800a7f4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	68b9      	ldr	r1, [r7, #8]
 800a7a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7a6:	f000 fa8b 	bl	800acc0 <prvCopyDataToQueue>
 800a7aa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d010      	beq.n	800a7d6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b6:	3324      	adds	r3, #36	; 0x24
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 ff9b 	bl	800b6f4 <xTaskRemoveFromEventList>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d013      	beq.n	800a7ec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a7c4:	4b3f      	ldr	r3, [pc, #252]	; (800a8c4 <xQueueGenericSend+0x1f8>)
 800a7c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ca:	601a      	str	r2, [r3, #0]
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	f3bf 8f6f 	isb	sy
 800a7d4:	e00a      	b.n	800a7ec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d007      	beq.n	800a7ec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a7dc:	4b39      	ldr	r3, [pc, #228]	; (800a8c4 <xQueueGenericSend+0x1f8>)
 800a7de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7e2:	601a      	str	r2, [r3, #0]
 800a7e4:	f3bf 8f4f 	dsb	sy
 800a7e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a7ec:	f7ff fd42 	bl	800a274 <vPortExitCritical>
				return pdPASS;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	e063      	b.n	800a8bc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d103      	bne.n	800a802 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7fa:	f7ff fd3b 	bl	800a274 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a7fe:	2300      	movs	r3, #0
 800a800:	e05c      	b.n	800a8bc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a804:	2b00      	cmp	r3, #0
 800a806:	d106      	bne.n	800a816 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a808:	f107 0314 	add.w	r3, r7, #20
 800a80c:	4618      	mov	r0, r3
 800a80e:	f000 ffd3 	bl	800b7b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a812:	2301      	movs	r3, #1
 800a814:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a816:	f7ff fd2d 	bl	800a274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a81a:	f000 fd89 	bl	800b330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a81e:	f7ff fcf9 	bl	800a214 <vPortEnterCritical>
 800a822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a824:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a828:	b25b      	sxtb	r3, r3
 800a82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a82e:	d103      	bne.n	800a838 <xQueueGenericSend+0x16c>
 800a830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a832:	2200      	movs	r2, #0
 800a834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a83e:	b25b      	sxtb	r3, r3
 800a840:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a844:	d103      	bne.n	800a84e <xQueueGenericSend+0x182>
 800a846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a84e:	f7ff fd11 	bl	800a274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a852:	1d3a      	adds	r2, r7, #4
 800a854:	f107 0314 	add.w	r3, r7, #20
 800a858:	4611      	mov	r1, r2
 800a85a:	4618      	mov	r0, r3
 800a85c:	f000 ffc2 	bl	800b7e4 <xTaskCheckForTimeOut>
 800a860:	4603      	mov	r3, r0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d124      	bne.n	800a8b0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a866:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a868:	f000 fb22 	bl	800aeb0 <prvIsQueueFull>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d018      	beq.n	800a8a4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a874:	3310      	adds	r3, #16
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	4611      	mov	r1, r2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f000 ff16 	bl	800b6ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a880:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a882:	f000 faad 	bl	800ade0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a886:	f000 fd61 	bl	800b34c <xTaskResumeAll>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f47f af7c 	bne.w	800a78a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a892:	4b0c      	ldr	r3, [pc, #48]	; (800a8c4 <xQueueGenericSend+0x1f8>)
 800a894:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a898:	601a      	str	r2, [r3, #0]
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	e772      	b.n	800a78a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a8a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8a6:	f000 fa9b 	bl	800ade0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8aa:	f000 fd4f 	bl	800b34c <xTaskResumeAll>
 800a8ae:	e76c      	b.n	800a78a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a8b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8b2:	f000 fa95 	bl	800ade0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8b6:	f000 fd49 	bl	800b34c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a8ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3738      	adds	r7, #56	; 0x38
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	e000ed04 	.word	0xe000ed04

0800a8c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b090      	sub	sp, #64	; 0x40
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10a      	bne.n	800a8f6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a8f2:	bf00      	nop
 800a8f4:	e7fe      	b.n	800a8f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d103      	bne.n	800a904 <xQueueGenericSendFromISR+0x3c>
 800a8fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a900:	2b00      	cmp	r3, #0
 800a902:	d101      	bne.n	800a908 <xQueueGenericSendFromISR+0x40>
 800a904:	2301      	movs	r3, #1
 800a906:	e000      	b.n	800a90a <xQueueGenericSendFromISR+0x42>
 800a908:	2300      	movs	r3, #0
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d10a      	bne.n	800a924 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a920:	bf00      	nop
 800a922:	e7fe      	b.n	800a922 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	2b02      	cmp	r3, #2
 800a928:	d103      	bne.n	800a932 <xQueueGenericSendFromISR+0x6a>
 800a92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a92c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d101      	bne.n	800a936 <xQueueGenericSendFromISR+0x6e>
 800a932:	2301      	movs	r3, #1
 800a934:	e000      	b.n	800a938 <xQueueGenericSendFromISR+0x70>
 800a936:	2300      	movs	r3, #0
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d10a      	bne.n	800a952 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a940:	f383 8811 	msr	BASEPRI, r3
 800a944:	f3bf 8f6f 	isb	sy
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	623b      	str	r3, [r7, #32]
}
 800a94e:	bf00      	nop
 800a950:	e7fe      	b.n	800a950 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a952:	f7ff fd41 	bl	800a3d8 <vPortValidateInterruptPriority>
	__asm volatile
 800a956:	f3ef 8211 	mrs	r2, BASEPRI
 800a95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	61fa      	str	r2, [r7, #28]
 800a96c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800a96e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a970:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d302      	bcc.n	800a984 <xQueueGenericSendFromISR+0xbc>
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	2b02      	cmp	r3, #2
 800a982:	d12f      	bne.n	800a9e4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a98a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a98e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a992:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a994:	683a      	ldr	r2, [r7, #0]
 800a996:	68b9      	ldr	r1, [r7, #8]
 800a998:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a99a:	f000 f991 	bl	800acc0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a99e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a6:	d112      	bne.n	800a9ce <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d016      	beq.n	800a9de <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b2:	3324      	adds	r3, #36	; 0x24
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f000 fe9d 	bl	800b6f4 <xTaskRemoveFromEventList>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d00e      	beq.n	800a9de <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00b      	beq.n	800a9de <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	601a      	str	r2, [r3, #0]
 800a9cc:	e007      	b.n	800a9de <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a9ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	b25a      	sxtb	r2, r3
 800a9d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a9e2:	e001      	b.n	800a9e8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9ea:	617b      	str	r3, [r7, #20]
	__asm volatile
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	f383 8811 	msr	BASEPRI, r3
}
 800a9f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a9f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3740      	adds	r7, #64	; 0x40
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}
	...

0800aa00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b08c      	sub	sp, #48	; 0x30
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10a      	bne.n	800aa30 <xQueueReceive+0x30>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1e:	f383 8811 	msr	BASEPRI, r3
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	623b      	str	r3, [r7, #32]
}
 800aa2c:	bf00      	nop
 800aa2e:	e7fe      	b.n	800aa2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d103      	bne.n	800aa3e <xQueueReceive+0x3e>
 800aa36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d101      	bne.n	800aa42 <xQueueReceive+0x42>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e000      	b.n	800aa44 <xQueueReceive+0x44>
 800aa42:	2300      	movs	r3, #0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10a      	bne.n	800aa5e <xQueueReceive+0x5e>
	__asm volatile
 800aa48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	61fb      	str	r3, [r7, #28]
}
 800aa5a:	bf00      	nop
 800aa5c:	e7fe      	b.n	800aa5c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa5e:	f001 f805 	bl	800ba6c <xTaskGetSchedulerState>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d102      	bne.n	800aa6e <xQueueReceive+0x6e>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <xQueueReceive+0x72>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e000      	b.n	800aa74 <xQueueReceive+0x74>
 800aa72:	2300      	movs	r3, #0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d10a      	bne.n	800aa8e <xQueueReceive+0x8e>
	__asm volatile
 800aa78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7c:	f383 8811 	msr	BASEPRI, r3
 800aa80:	f3bf 8f6f 	isb	sy
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	61bb      	str	r3, [r7, #24]
}
 800aa8a:	bf00      	nop
 800aa8c:	e7fe      	b.n	800aa8c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa8e:	f7ff fbc1 	bl	800a214 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa96:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d01f      	beq.n	800aade <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aa9e:	68b9      	ldr	r1, [r7, #8]
 800aaa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaa2:	f000 f977 	bl	800ad94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aaa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa8:	1e5a      	subs	r2, r3, #1
 800aaaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aaae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00f      	beq.n	800aad6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab8:	3310      	adds	r3, #16
 800aaba:	4618      	mov	r0, r3
 800aabc:	f000 fe1a 	bl	800b6f4 <xTaskRemoveFromEventList>
 800aac0:	4603      	mov	r3, r0
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d007      	beq.n	800aad6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aac6:	4b3d      	ldr	r3, [pc, #244]	; (800abbc <xQueueReceive+0x1bc>)
 800aac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aacc:	601a      	str	r2, [r3, #0]
 800aace:	f3bf 8f4f 	dsb	sy
 800aad2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aad6:	f7ff fbcd 	bl	800a274 <vPortExitCritical>
				return pdPASS;
 800aada:	2301      	movs	r3, #1
 800aadc:	e069      	b.n	800abb2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d103      	bne.n	800aaec <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aae4:	f7ff fbc6 	bl	800a274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aae8:	2300      	movs	r3, #0
 800aaea:	e062      	b.n	800abb2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aaec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d106      	bne.n	800ab00 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aaf2:	f107 0310 	add.w	r3, r7, #16
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f000 fe5e 	bl	800b7b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aafc:	2301      	movs	r3, #1
 800aafe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab00:	f7ff fbb8 	bl	800a274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab04:	f000 fc14 	bl	800b330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab08:	f7ff fb84 	bl	800a214 <vPortEnterCritical>
 800ab0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab12:	b25b      	sxtb	r3, r3
 800ab14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab18:	d103      	bne.n	800ab22 <xQueueReceive+0x122>
 800ab1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab28:	b25b      	sxtb	r3, r3
 800ab2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2e:	d103      	bne.n	800ab38 <xQueueReceive+0x138>
 800ab30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab32:	2200      	movs	r2, #0
 800ab34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab38:	f7ff fb9c 	bl	800a274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab3c:	1d3a      	adds	r2, r7, #4
 800ab3e:	f107 0310 	add.w	r3, r7, #16
 800ab42:	4611      	mov	r1, r2
 800ab44:	4618      	mov	r0, r3
 800ab46:	f000 fe4d 	bl	800b7e4 <xTaskCheckForTimeOut>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d123      	bne.n	800ab98 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab52:	f000 f997 	bl	800ae84 <prvIsQueueEmpty>
 800ab56:	4603      	mov	r3, r0
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d017      	beq.n	800ab8c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5e:	3324      	adds	r3, #36	; 0x24
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	4611      	mov	r1, r2
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 fda1 	bl	800b6ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab6c:	f000 f938 	bl	800ade0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab70:	f000 fbec 	bl	800b34c <xTaskResumeAll>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d189      	bne.n	800aa8e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ab7a:	4b10      	ldr	r3, [pc, #64]	; (800abbc <xQueueReceive+0x1bc>)
 800ab7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab80:	601a      	str	r2, [r3, #0]
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	f3bf 8f6f 	isb	sy
 800ab8a:	e780      	b.n	800aa8e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ab8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab8e:	f000 f927 	bl	800ade0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab92:	f000 fbdb 	bl	800b34c <xTaskResumeAll>
 800ab96:	e77a      	b.n	800aa8e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ab98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab9a:	f000 f921 	bl	800ade0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab9e:	f000 fbd5 	bl	800b34c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aba2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aba4:	f000 f96e 	bl	800ae84 <prvIsQueueEmpty>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f43f af6f 	beq.w	800aa8e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800abb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3730      	adds	r7, #48	; 0x30
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	bf00      	nop
 800abbc:	e000ed04 	.word	0xe000ed04

0800abc0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b08e      	sub	sp, #56	; 0x38
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800abd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d10a      	bne.n	800abec <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800abd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abda:	f383 8811 	msr	BASEPRI, r3
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	f3bf 8f4f 	dsb	sy
 800abe6:	623b      	str	r3, [r7, #32]
}
 800abe8:	bf00      	nop
 800abea:	e7fe      	b.n	800abea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d103      	bne.n	800abfa <xQueueReceiveFromISR+0x3a>
 800abf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d101      	bne.n	800abfe <xQueueReceiveFromISR+0x3e>
 800abfa:	2301      	movs	r3, #1
 800abfc:	e000      	b.n	800ac00 <xQueueReceiveFromISR+0x40>
 800abfe:	2300      	movs	r3, #0
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10a      	bne.n	800ac1a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ac04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac08:	f383 8811 	msr	BASEPRI, r3
 800ac0c:	f3bf 8f6f 	isb	sy
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	61fb      	str	r3, [r7, #28]
}
 800ac16:	bf00      	nop
 800ac18:	e7fe      	b.n	800ac18 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac1a:	f7ff fbdd 	bl	800a3d8 <vPortValidateInterruptPriority>
	__asm volatile
 800ac1e:	f3ef 8211 	mrs	r2, BASEPRI
 800ac22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac26:	f383 8811 	msr	BASEPRI, r3
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	f3bf 8f4f 	dsb	sy
 800ac32:	61ba      	str	r2, [r7, #24]
 800ac34:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ac36:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac38:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d02f      	beq.n	800aca6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ac46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac50:	68b9      	ldr	r1, [r7, #8]
 800ac52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac54:	f000 f89e 	bl	800ad94 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac5a:	1e5a      	subs	r2, r3, #1
 800ac5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ac60:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac68:	d112      	bne.n	800ac90 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac6c:	691b      	ldr	r3, [r3, #16]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d016      	beq.n	800aca0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac74:	3310      	adds	r3, #16
 800ac76:	4618      	mov	r0, r3
 800ac78:	f000 fd3c 	bl	800b6f4 <xTaskRemoveFromEventList>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00e      	beq.n	800aca0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d00b      	beq.n	800aca0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	601a      	str	r2, [r3, #0]
 800ac8e:	e007      	b.n	800aca0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ac90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac94:	3301      	adds	r3, #1
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	b25a      	sxtb	r2, r3
 800ac9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800aca0:	2301      	movs	r3, #1
 800aca2:	637b      	str	r3, [r7, #52]	; 0x34
 800aca4:	e001      	b.n	800acaa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800aca6:	2300      	movs	r3, #0
 800aca8:	637b      	str	r3, [r7, #52]	; 0x34
 800acaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acac:	613b      	str	r3, [r7, #16]
	__asm volatile
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	f383 8811 	msr	BASEPRI, r3
}
 800acb4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3738      	adds	r7, #56	; 0x38
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b086      	sub	sp, #24
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800accc:	2300      	movs	r3, #0
 800acce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d10d      	bne.n	800acfa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d14d      	bne.n	800ad82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	4618      	mov	r0, r3
 800acec:	f000 fedc 	bl	800baa8 <xTaskPriorityDisinherit>
 800acf0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2200      	movs	r2, #0
 800acf6:	609a      	str	r2, [r3, #8]
 800acf8:	e043      	b.n	800ad82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d119      	bne.n	800ad34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	6858      	ldr	r0, [r3, #4]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad08:	461a      	mov	r2, r3
 800ad0a:	68b9      	ldr	r1, [r7, #8]
 800ad0c:	f003 feb0 	bl	800ea70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	685a      	ldr	r2, [r3, #4]
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad18:	441a      	add	r2, r3
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	685a      	ldr	r2, [r3, #4]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	689b      	ldr	r3, [r3, #8]
 800ad26:	429a      	cmp	r2, r3
 800ad28:	d32b      	bcc.n	800ad82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681a      	ldr	r2, [r3, #0]
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	605a      	str	r2, [r3, #4]
 800ad32:	e026      	b.n	800ad82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	68d8      	ldr	r0, [r3, #12]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	68b9      	ldr	r1, [r7, #8]
 800ad40:	f003 fe96 	bl	800ea70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	68da      	ldr	r2, [r3, #12]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad4c:	425b      	negs	r3, r3
 800ad4e:	441a      	add	r2, r3
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	68da      	ldr	r2, [r3, #12]
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d207      	bcs.n	800ad70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	689a      	ldr	r2, [r3, #8]
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad68:	425b      	negs	r3, r3
 800ad6a:	441a      	add	r2, r3
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	d105      	bne.n	800ad82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d002      	beq.n	800ad82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	1c5a      	adds	r2, r3, #1
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad8a:	697b      	ldr	r3, [r7, #20]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3718      	adds	r7, #24
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d018      	beq.n	800add8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	68da      	ldr	r2, [r3, #12]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adae:	441a      	add	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68da      	ldr	r2, [r3, #12]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d303      	bcc.n	800adc8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	68d9      	ldr	r1, [r3, #12]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800add0:	461a      	mov	r2, r3
 800add2:	6838      	ldr	r0, [r7, #0]
 800add4:	f003 fe4c 	bl	800ea70 <memcpy>
	}
}
 800add8:	bf00      	nop
 800adda:	3708      	adds	r7, #8
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b084      	sub	sp, #16
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ade8:	f7ff fa14 	bl	800a214 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adf2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800adf4:	e011      	b.n	800ae1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d012      	beq.n	800ae24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	3324      	adds	r3, #36	; 0x24
 800ae02:	4618      	mov	r0, r3
 800ae04:	f000 fc76 	bl	800b6f4 <xTaskRemoveFromEventList>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d001      	beq.n	800ae12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ae0e:	f000 fd4b 	bl	800b8a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ae12:	7bfb      	ldrb	r3, [r7, #15]
 800ae14:	3b01      	subs	r3, #1
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	dce9      	bgt.n	800adf6 <prvUnlockQueue+0x16>
 800ae22:	e000      	b.n	800ae26 <prvUnlockQueue+0x46>
					break;
 800ae24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	22ff      	movs	r2, #255	; 0xff
 800ae2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae2e:	f7ff fa21 	bl	800a274 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae32:	f7ff f9ef 	bl	800a214 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae3e:	e011      	b.n	800ae64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	691b      	ldr	r3, [r3, #16]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d012      	beq.n	800ae6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	3310      	adds	r3, #16
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 fc51 	bl	800b6f4 <xTaskRemoveFromEventList>
 800ae52:	4603      	mov	r3, r0
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d001      	beq.n	800ae5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ae58:	f000 fd26 	bl	800b8a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ae5c:	7bbb      	ldrb	r3, [r7, #14]
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	dce9      	bgt.n	800ae40 <prvUnlockQueue+0x60>
 800ae6c:	e000      	b.n	800ae70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ae6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	22ff      	movs	r2, #255	; 0xff
 800ae74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ae78:	f7ff f9fc 	bl	800a274 <vPortExitCritical>
}
 800ae7c:	bf00      	nop
 800ae7e:	3710      	adds	r7, #16
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}

0800ae84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b084      	sub	sp, #16
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae8c:	f7ff f9c2 	bl	800a214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d102      	bne.n	800ae9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	60fb      	str	r3, [r7, #12]
 800ae9c:	e001      	b.n	800aea2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aea2:	f7ff f9e7 	bl	800a274 <vPortExitCritical>

	return xReturn;
 800aea6:	68fb      	ldr	r3, [r7, #12]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3710      	adds	r7, #16
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aeb8:	f7ff f9ac 	bl	800a214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d102      	bne.n	800aece <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aec8:	2301      	movs	r3, #1
 800aeca:	60fb      	str	r3, [r7, #12]
 800aecc:	e001      	b.n	800aed2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aece:	2300      	movs	r3, #0
 800aed0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aed2:	f7ff f9cf 	bl	800a274 <vPortExitCritical>

	return xReturn;
 800aed6:	68fb      	ldr	r3, [r7, #12]
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b08e      	sub	sp, #56	; 0x38
 800aee4:	af04      	add	r7, sp, #16
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	607a      	str	r2, [r7, #4]
 800aeec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aeee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d10a      	bne.n	800af0a <xTaskCreateStatic+0x2a>
	__asm volatile
 800aef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef8:	f383 8811 	msr	BASEPRI, r3
 800aefc:	f3bf 8f6f 	isb	sy
 800af00:	f3bf 8f4f 	dsb	sy
 800af04:	623b      	str	r3, [r7, #32]
}
 800af06:	bf00      	nop
 800af08:	e7fe      	b.n	800af08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800af0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10a      	bne.n	800af26 <xTaskCreateStatic+0x46>
	__asm volatile
 800af10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	61fb      	str	r3, [r7, #28]
}
 800af22:	bf00      	nop
 800af24:	e7fe      	b.n	800af24 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af26:	2354      	movs	r3, #84	; 0x54
 800af28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af2a:	693b      	ldr	r3, [r7, #16]
 800af2c:	2b54      	cmp	r3, #84	; 0x54
 800af2e:	d00a      	beq.n	800af46 <xTaskCreateStatic+0x66>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	61bb      	str	r3, [r7, #24]
}
 800af42:	bf00      	nop
 800af44:	e7fe      	b.n	800af44 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af46:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d01e      	beq.n	800af8c <xTaskCreateStatic+0xac>
 800af4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af50:	2b00      	cmp	r3, #0
 800af52:	d01b      	beq.n	800af8c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af56:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af5c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af60:	2202      	movs	r2, #2
 800af62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800af66:	2300      	movs	r3, #0
 800af68:	9303      	str	r3, [sp, #12]
 800af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6c:	9302      	str	r3, [sp, #8]
 800af6e:	f107 0314 	add.w	r3, r7, #20
 800af72:	9301      	str	r3, [sp, #4]
 800af74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af76:	9300      	str	r3, [sp, #0]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	68b9      	ldr	r1, [r7, #8]
 800af7e:	68f8      	ldr	r0, [r7, #12]
 800af80:	f000 f850 	bl	800b024 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af86:	f000 f8d5 	bl	800b134 <prvAddNewTaskToReadyList>
 800af8a:	e001      	b.n	800af90 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800af8c:	2300      	movs	r3, #0
 800af8e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af90:	697b      	ldr	r3, [r7, #20]
	}
 800af92:	4618      	mov	r0, r3
 800af94:	3728      	adds	r7, #40	; 0x28
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}

0800af9a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af9a:	b580      	push	{r7, lr}
 800af9c:	b08c      	sub	sp, #48	; 0x30
 800af9e:	af04      	add	r7, sp, #16
 800afa0:	60f8      	str	r0, [r7, #12]
 800afa2:	60b9      	str	r1, [r7, #8]
 800afa4:	603b      	str	r3, [r7, #0]
 800afa6:	4613      	mov	r3, r2
 800afa8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800afaa:	88fb      	ldrh	r3, [r7, #6]
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fe fd62 	bl	8009a78 <pvPortMalloc>
 800afb4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d00e      	beq.n	800afda <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800afbc:	2054      	movs	r0, #84	; 0x54
 800afbe:	f7fe fd5b 	bl	8009a78 <pvPortMalloc>
 800afc2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800afc4:	69fb      	ldr	r3, [r7, #28]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d003      	beq.n	800afd2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800afca:	69fb      	ldr	r3, [r7, #28]
 800afcc:	697a      	ldr	r2, [r7, #20]
 800afce:	631a      	str	r2, [r3, #48]	; 0x30
 800afd0:	e005      	b.n	800afde <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800afd2:	6978      	ldr	r0, [r7, #20]
 800afd4:	f7fe fe1c 	bl	8009c10 <vPortFree>
 800afd8:	e001      	b.n	800afde <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800afda:	2300      	movs	r3, #0
 800afdc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d017      	beq.n	800b014 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800afe4:	69fb      	ldr	r3, [r7, #28]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800afec:	88fa      	ldrh	r2, [r7, #6]
 800afee:	2300      	movs	r3, #0
 800aff0:	9303      	str	r3, [sp, #12]
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	9302      	str	r3, [sp, #8]
 800aff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff8:	9301      	str	r3, [sp, #4]
 800affa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800affc:	9300      	str	r3, [sp, #0]
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	68b9      	ldr	r1, [r7, #8]
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f000 f80e 	bl	800b024 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b008:	69f8      	ldr	r0, [r7, #28]
 800b00a:	f000 f893 	bl	800b134 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b00e:	2301      	movs	r3, #1
 800b010:	61bb      	str	r3, [r7, #24]
 800b012:	e002      	b.n	800b01a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b014:	f04f 33ff 	mov.w	r3, #4294967295
 800b018:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b01a:	69bb      	ldr	r3, [r7, #24]
	}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3720      	adds	r7, #32
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b088      	sub	sp, #32
 800b028:	af00      	add	r7, sp, #0
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	60b9      	str	r1, [r7, #8]
 800b02e:	607a      	str	r2, [r7, #4]
 800b030:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b03c:	3b01      	subs	r3, #1
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	4413      	add	r3, r2
 800b042:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	f023 0307 	bic.w	r3, r3, #7
 800b04a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	f003 0307 	and.w	r3, r3, #7
 800b052:	2b00      	cmp	r3, #0
 800b054:	d00a      	beq.n	800b06c <prvInitialiseNewTask+0x48>
	__asm volatile
 800b056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05a:	f383 8811 	msr	BASEPRI, r3
 800b05e:	f3bf 8f6f 	isb	sy
 800b062:	f3bf 8f4f 	dsb	sy
 800b066:	617b      	str	r3, [r7, #20]
}
 800b068:	bf00      	nop
 800b06a:	e7fe      	b.n	800b06a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d01f      	beq.n	800b0b2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b072:	2300      	movs	r3, #0
 800b074:	61fb      	str	r3, [r7, #28]
 800b076:	e012      	b.n	800b09e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b078:	68ba      	ldr	r2, [r7, #8]
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	4413      	add	r3, r2
 800b07e:	7819      	ldrb	r1, [r3, #0]
 800b080:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b082:	69fb      	ldr	r3, [r7, #28]
 800b084:	4413      	add	r3, r2
 800b086:	3334      	adds	r3, #52	; 0x34
 800b088:	460a      	mov	r2, r1
 800b08a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	69fb      	ldr	r3, [r7, #28]
 800b090:	4413      	add	r3, r2
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d006      	beq.n	800b0a6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	3301      	adds	r3, #1
 800b09c:	61fb      	str	r3, [r7, #28]
 800b09e:	69fb      	ldr	r3, [r7, #28]
 800b0a0:	2b0f      	cmp	r3, #15
 800b0a2:	d9e9      	bls.n	800b078 <prvInitialiseNewTask+0x54>
 800b0a4:	e000      	b.n	800b0a8 <prvInitialiseNewTask+0x84>
			{
				break;
 800b0a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b0b0:	e003      	b.n	800b0ba <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0bc:	2b06      	cmp	r3, #6
 800b0be:	d901      	bls.n	800b0c4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b0c0:	2306      	movs	r3, #6
 800b0c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b0ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0ce:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d8:	3304      	adds	r3, #4
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7fe fed6 	bl	8009e8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e2:	3318      	adds	r3, #24
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fe fed1 	bl	8009e8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f2:	f1c3 0207 	rsb	r2, r3, #7
 800b0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b102:	2200      	movs	r2, #0
 800b104:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b108:	2200      	movs	r2, #0
 800b10a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b10e:	683a      	ldr	r2, [r7, #0]
 800b110:	68f9      	ldr	r1, [r7, #12]
 800b112:	69b8      	ldr	r0, [r7, #24]
 800b114:	f7fe ff4e 	bl	8009fb4 <pxPortInitialiseStack>
 800b118:	4602      	mov	r2, r0
 800b11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b120:	2b00      	cmp	r3, #0
 800b122:	d002      	beq.n	800b12a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b128:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b12a:	bf00      	nop
 800b12c:	3720      	adds	r7, #32
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
	...

0800b134 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b13c:	f7ff f86a 	bl	800a214 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b140:	4b2a      	ldr	r3, [pc, #168]	; (800b1ec <prvAddNewTaskToReadyList+0xb8>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	3301      	adds	r3, #1
 800b146:	4a29      	ldr	r2, [pc, #164]	; (800b1ec <prvAddNewTaskToReadyList+0xb8>)
 800b148:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b14a:	4b29      	ldr	r3, [pc, #164]	; (800b1f0 <prvAddNewTaskToReadyList+0xbc>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d109      	bne.n	800b166 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b152:	4a27      	ldr	r2, [pc, #156]	; (800b1f0 <prvAddNewTaskToReadyList+0xbc>)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b158:	4b24      	ldr	r3, [pc, #144]	; (800b1ec <prvAddNewTaskToReadyList+0xb8>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d110      	bne.n	800b182 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b160:	f000 fbc6 	bl	800b8f0 <prvInitialiseTaskLists>
 800b164:	e00d      	b.n	800b182 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b166:	4b23      	ldr	r3, [pc, #140]	; (800b1f4 <prvAddNewTaskToReadyList+0xc0>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d109      	bne.n	800b182 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b16e:	4b20      	ldr	r3, [pc, #128]	; (800b1f0 <prvAddNewTaskToReadyList+0xbc>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b178:	429a      	cmp	r2, r3
 800b17a:	d802      	bhi.n	800b182 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b17c:	4a1c      	ldr	r2, [pc, #112]	; (800b1f0 <prvAddNewTaskToReadyList+0xbc>)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b182:	4b1d      	ldr	r3, [pc, #116]	; (800b1f8 <prvAddNewTaskToReadyList+0xc4>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	3301      	adds	r3, #1
 800b188:	4a1b      	ldr	r2, [pc, #108]	; (800b1f8 <prvAddNewTaskToReadyList+0xc4>)
 800b18a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b190:	2201      	movs	r2, #1
 800b192:	409a      	lsls	r2, r3
 800b194:	4b19      	ldr	r3, [pc, #100]	; (800b1fc <prvAddNewTaskToReadyList+0xc8>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4313      	orrs	r3, r2
 800b19a:	4a18      	ldr	r2, [pc, #96]	; (800b1fc <prvAddNewTaskToReadyList+0xc8>)
 800b19c:	6013      	str	r3, [r2, #0]
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	4413      	add	r3, r2
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4a15      	ldr	r2, [pc, #84]	; (800b200 <prvAddNewTaskToReadyList+0xcc>)
 800b1ac:	441a      	add	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	3304      	adds	r3, #4
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	4610      	mov	r0, r2
 800b1b6:	f7fe fe76 	bl	8009ea6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b1ba:	f7ff f85b 	bl	800a274 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b1be:	4b0d      	ldr	r3, [pc, #52]	; (800b1f4 <prvAddNewTaskToReadyList+0xc0>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00e      	beq.n	800b1e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b1c6:	4b0a      	ldr	r3, [pc, #40]	; (800b1f0 <prvAddNewTaskToReadyList+0xbc>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d207      	bcs.n	800b1e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b1d4:	4b0b      	ldr	r3, [pc, #44]	; (800b204 <prvAddNewTaskToReadyList+0xd0>)
 800b1d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1e4:	bf00      	nop
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	200045d8 	.word	0x200045d8
 800b1f0:	200044d8 	.word	0x200044d8
 800b1f4:	200045e4 	.word	0x200045e4
 800b1f8:	200045f4 	.word	0x200045f4
 800b1fc:	200045e0 	.word	0x200045e0
 800b200:	200044dc 	.word	0x200044dc
 800b204:	e000ed04 	.word	0xe000ed04

0800b208 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b210:	2300      	movs	r3, #0
 800b212:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d017      	beq.n	800b24a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b21a:	4b13      	ldr	r3, [pc, #76]	; (800b268 <vTaskDelay+0x60>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d00a      	beq.n	800b238 <vTaskDelay+0x30>
	__asm volatile
 800b222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b226:	f383 8811 	msr	BASEPRI, r3
 800b22a:	f3bf 8f6f 	isb	sy
 800b22e:	f3bf 8f4f 	dsb	sy
 800b232:	60bb      	str	r3, [r7, #8]
}
 800b234:	bf00      	nop
 800b236:	e7fe      	b.n	800b236 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b238:	f000 f87a 	bl	800b330 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b23c:	2100      	movs	r1, #0
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f000 fea2 	bl	800bf88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b244:	f000 f882 	bl	800b34c <xTaskResumeAll>
 800b248:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d107      	bne.n	800b260 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b250:	4b06      	ldr	r3, [pc, #24]	; (800b26c <vTaskDelay+0x64>)
 800b252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b256:	601a      	str	r2, [r3, #0]
 800b258:	f3bf 8f4f 	dsb	sy
 800b25c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b260:	bf00      	nop
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	20004600 	.word	0x20004600
 800b26c:	e000ed04 	.word	0xe000ed04

0800b270 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b08a      	sub	sp, #40	; 0x28
 800b274:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b276:	2300      	movs	r3, #0
 800b278:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b27a:	2300      	movs	r3, #0
 800b27c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b27e:	463a      	mov	r2, r7
 800b280:	1d39      	adds	r1, r7, #4
 800b282:	f107 0308 	add.w	r3, r7, #8
 800b286:	4618      	mov	r0, r3
 800b288:	f7f5 fe70 	bl	8000f6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	9202      	str	r2, [sp, #8]
 800b294:	9301      	str	r3, [sp, #4]
 800b296:	2300      	movs	r3, #0
 800b298:	9300      	str	r3, [sp, #0]
 800b29a:	2300      	movs	r3, #0
 800b29c:	460a      	mov	r2, r1
 800b29e:	491e      	ldr	r1, [pc, #120]	; (800b318 <vTaskStartScheduler+0xa8>)
 800b2a0:	481e      	ldr	r0, [pc, #120]	; (800b31c <vTaskStartScheduler+0xac>)
 800b2a2:	f7ff fe1d 	bl	800aee0 <xTaskCreateStatic>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	4a1d      	ldr	r2, [pc, #116]	; (800b320 <vTaskStartScheduler+0xb0>)
 800b2aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b2ac:	4b1c      	ldr	r3, [pc, #112]	; (800b320 <vTaskStartScheduler+0xb0>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d002      	beq.n	800b2ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	617b      	str	r3, [r7, #20]
 800b2b8:	e001      	b.n	800b2be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	2b01      	cmp	r3, #1
 800b2c2:	d116      	bne.n	800b2f2 <vTaskStartScheduler+0x82>
	__asm volatile
 800b2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c8:	f383 8811 	msr	BASEPRI, r3
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	613b      	str	r3, [r7, #16]
}
 800b2d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b2d8:	4b12      	ldr	r3, [pc, #72]	; (800b324 <vTaskStartScheduler+0xb4>)
 800b2da:	f04f 32ff 	mov.w	r2, #4294967295
 800b2de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b2e0:	4b11      	ldr	r3, [pc, #68]	; (800b328 <vTaskStartScheduler+0xb8>)
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b2e6:	4b11      	ldr	r3, [pc, #68]	; (800b32c <vTaskStartScheduler+0xbc>)
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b2ec:	f7fe fef0 	bl	800a0d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b2f0:	e00e      	b.n	800b310 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2f8:	d10a      	bne.n	800b310 <vTaskStartScheduler+0xa0>
	__asm volatile
 800b2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fe:	f383 8811 	msr	BASEPRI, r3
 800b302:	f3bf 8f6f 	isb	sy
 800b306:	f3bf 8f4f 	dsb	sy
 800b30a:	60fb      	str	r3, [r7, #12]
}
 800b30c:	bf00      	nop
 800b30e:	e7fe      	b.n	800b30e <vTaskStartScheduler+0x9e>
}
 800b310:	bf00      	nop
 800b312:	3718      	adds	r7, #24
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}
 800b318:	080118d4 	.word	0x080118d4
 800b31c:	0800b8c1 	.word	0x0800b8c1
 800b320:	200045fc 	.word	0x200045fc
 800b324:	200045f8 	.word	0x200045f8
 800b328:	200045e4 	.word	0x200045e4
 800b32c:	200045dc 	.word	0x200045dc

0800b330 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b334:	4b04      	ldr	r3, [pc, #16]	; (800b348 <vTaskSuspendAll+0x18>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	3301      	adds	r3, #1
 800b33a:	4a03      	ldr	r2, [pc, #12]	; (800b348 <vTaskSuspendAll+0x18>)
 800b33c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b33e:	bf00      	nop
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr
 800b348:	20004600 	.word	0x20004600

0800b34c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b352:	2300      	movs	r3, #0
 800b354:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b356:	2300      	movs	r3, #0
 800b358:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b35a:	4b41      	ldr	r3, [pc, #260]	; (800b460 <xTaskResumeAll+0x114>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d10a      	bne.n	800b378 <xTaskResumeAll+0x2c>
	__asm volatile
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	603b      	str	r3, [r7, #0]
}
 800b374:	bf00      	nop
 800b376:	e7fe      	b.n	800b376 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b378:	f7fe ff4c 	bl	800a214 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b37c:	4b38      	ldr	r3, [pc, #224]	; (800b460 <xTaskResumeAll+0x114>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	3b01      	subs	r3, #1
 800b382:	4a37      	ldr	r2, [pc, #220]	; (800b460 <xTaskResumeAll+0x114>)
 800b384:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b386:	4b36      	ldr	r3, [pc, #216]	; (800b460 <xTaskResumeAll+0x114>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d161      	bne.n	800b452 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b38e:	4b35      	ldr	r3, [pc, #212]	; (800b464 <xTaskResumeAll+0x118>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d05d      	beq.n	800b452 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b396:	e02e      	b.n	800b3f6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b398:	4b33      	ldr	r3, [pc, #204]	; (800b468 <xTaskResumeAll+0x11c>)
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	3318      	adds	r3, #24
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f7fe fddb 	bl	8009f60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	3304      	adds	r3, #4
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7fe fdd6 	bl	8009f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	409a      	lsls	r2, r3
 800b3bc:	4b2b      	ldr	r3, [pc, #172]	; (800b46c <xTaskResumeAll+0x120>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	4a2a      	ldr	r2, [pc, #168]	; (800b46c <xTaskResumeAll+0x120>)
 800b3c4:	6013      	str	r3, [r2, #0]
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3ca:	4613      	mov	r3, r2
 800b3cc:	009b      	lsls	r3, r3, #2
 800b3ce:	4413      	add	r3, r2
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	4a27      	ldr	r2, [pc, #156]	; (800b470 <xTaskResumeAll+0x124>)
 800b3d4:	441a      	add	r2, r3
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	3304      	adds	r3, #4
 800b3da:	4619      	mov	r1, r3
 800b3dc:	4610      	mov	r0, r2
 800b3de:	f7fe fd62 	bl	8009ea6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e6:	4b23      	ldr	r3, [pc, #140]	; (800b474 <xTaskResumeAll+0x128>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d302      	bcc.n	800b3f6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b3f0:	4b21      	ldr	r3, [pc, #132]	; (800b478 <xTaskResumeAll+0x12c>)
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3f6:	4b1c      	ldr	r3, [pc, #112]	; (800b468 <xTaskResumeAll+0x11c>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d1cc      	bne.n	800b398 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d001      	beq.n	800b408 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b404:	f000 fb12 	bl	800ba2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b408:	4b1c      	ldr	r3, [pc, #112]	; (800b47c <xTaskResumeAll+0x130>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d010      	beq.n	800b436 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b414:	f000 f836 	bl	800b484 <xTaskIncrementTick>
 800b418:	4603      	mov	r3, r0
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d002      	beq.n	800b424 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b41e:	4b16      	ldr	r3, [pc, #88]	; (800b478 <xTaskResumeAll+0x12c>)
 800b420:	2201      	movs	r2, #1
 800b422:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	3b01      	subs	r3, #1
 800b428:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1f1      	bne.n	800b414 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800b430:	4b12      	ldr	r3, [pc, #72]	; (800b47c <xTaskResumeAll+0x130>)
 800b432:	2200      	movs	r2, #0
 800b434:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b436:	4b10      	ldr	r3, [pc, #64]	; (800b478 <xTaskResumeAll+0x12c>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d009      	beq.n	800b452 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b43e:	2301      	movs	r3, #1
 800b440:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b442:	4b0f      	ldr	r3, [pc, #60]	; (800b480 <xTaskResumeAll+0x134>)
 800b444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b448:	601a      	str	r2, [r3, #0]
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b452:	f7fe ff0f 	bl	800a274 <vPortExitCritical>

	return xAlreadyYielded;
 800b456:	68bb      	ldr	r3, [r7, #8]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3710      	adds	r7, #16
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	20004600 	.word	0x20004600
 800b464:	200045d8 	.word	0x200045d8
 800b468:	20004598 	.word	0x20004598
 800b46c:	200045e0 	.word	0x200045e0
 800b470:	200044dc 	.word	0x200044dc
 800b474:	200044d8 	.word	0x200044d8
 800b478:	200045ec 	.word	0x200045ec
 800b47c:	200045e8 	.word	0x200045e8
 800b480:	e000ed04 	.word	0xe000ed04

0800b484 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b086      	sub	sp, #24
 800b488:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b48a:	2300      	movs	r3, #0
 800b48c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b48e:	4b4e      	ldr	r3, [pc, #312]	; (800b5c8 <xTaskIncrementTick+0x144>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2b00      	cmp	r3, #0
 800b494:	f040 808e 	bne.w	800b5b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b498:	4b4c      	ldr	r3, [pc, #304]	; (800b5cc <xTaskIncrementTick+0x148>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	3301      	adds	r3, #1
 800b49e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b4a0:	4a4a      	ldr	r2, [pc, #296]	; (800b5cc <xTaskIncrementTick+0x148>)
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d120      	bne.n	800b4ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b4ac:	4b48      	ldr	r3, [pc, #288]	; (800b5d0 <xTaskIncrementTick+0x14c>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00a      	beq.n	800b4cc <xTaskIncrementTick+0x48>
	__asm volatile
 800b4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ba:	f383 8811 	msr	BASEPRI, r3
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	603b      	str	r3, [r7, #0]
}
 800b4c8:	bf00      	nop
 800b4ca:	e7fe      	b.n	800b4ca <xTaskIncrementTick+0x46>
 800b4cc:	4b40      	ldr	r3, [pc, #256]	; (800b5d0 <xTaskIncrementTick+0x14c>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	60fb      	str	r3, [r7, #12]
 800b4d2:	4b40      	ldr	r3, [pc, #256]	; (800b5d4 <xTaskIncrementTick+0x150>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a3e      	ldr	r2, [pc, #248]	; (800b5d0 <xTaskIncrementTick+0x14c>)
 800b4d8:	6013      	str	r3, [r2, #0]
 800b4da:	4a3e      	ldr	r2, [pc, #248]	; (800b5d4 <xTaskIncrementTick+0x150>)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	6013      	str	r3, [r2, #0]
 800b4e0:	4b3d      	ldr	r3, [pc, #244]	; (800b5d8 <xTaskIncrementTick+0x154>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	4a3c      	ldr	r2, [pc, #240]	; (800b5d8 <xTaskIncrementTick+0x154>)
 800b4e8:	6013      	str	r3, [r2, #0]
 800b4ea:	f000 fa9f 	bl	800ba2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b4ee:	4b3b      	ldr	r3, [pc, #236]	; (800b5dc <xTaskIncrementTick+0x158>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	693a      	ldr	r2, [r7, #16]
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d348      	bcc.n	800b58a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4f8:	4b35      	ldr	r3, [pc, #212]	; (800b5d0 <xTaskIncrementTick+0x14c>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d104      	bne.n	800b50c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b502:	4b36      	ldr	r3, [pc, #216]	; (800b5dc <xTaskIncrementTick+0x158>)
 800b504:	f04f 32ff 	mov.w	r2, #4294967295
 800b508:	601a      	str	r2, [r3, #0]
					break;
 800b50a:	e03e      	b.n	800b58a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b50c:	4b30      	ldr	r3, [pc, #192]	; (800b5d0 <xTaskIncrementTick+0x14c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	68db      	ldr	r3, [r3, #12]
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	429a      	cmp	r2, r3
 800b522:	d203      	bcs.n	800b52c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b524:	4a2d      	ldr	r2, [pc, #180]	; (800b5dc <xTaskIncrementTick+0x158>)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b52a:	e02e      	b.n	800b58a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	3304      	adds	r3, #4
 800b530:	4618      	mov	r0, r3
 800b532:	f7fe fd15 	bl	8009f60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d004      	beq.n	800b548 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	3318      	adds	r3, #24
 800b542:	4618      	mov	r0, r3
 800b544:	f7fe fd0c 	bl	8009f60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b54c:	2201      	movs	r2, #1
 800b54e:	409a      	lsls	r2, r3
 800b550:	4b23      	ldr	r3, [pc, #140]	; (800b5e0 <xTaskIncrementTick+0x15c>)
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4313      	orrs	r3, r2
 800b556:	4a22      	ldr	r2, [pc, #136]	; (800b5e0 <xTaskIncrementTick+0x15c>)
 800b558:	6013      	str	r3, [r2, #0]
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b55e:	4613      	mov	r3, r2
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	4413      	add	r3, r2
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	4a1f      	ldr	r2, [pc, #124]	; (800b5e4 <xTaskIncrementTick+0x160>)
 800b568:	441a      	add	r2, r3
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	3304      	adds	r3, #4
 800b56e:	4619      	mov	r1, r3
 800b570:	4610      	mov	r0, r2
 800b572:	f7fe fc98 	bl	8009ea6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b57a:	4b1b      	ldr	r3, [pc, #108]	; (800b5e8 <xTaskIncrementTick+0x164>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b580:	429a      	cmp	r2, r3
 800b582:	d3b9      	bcc.n	800b4f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b584:	2301      	movs	r3, #1
 800b586:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b588:	e7b6      	b.n	800b4f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b58a:	4b17      	ldr	r3, [pc, #92]	; (800b5e8 <xTaskIncrementTick+0x164>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b590:	4914      	ldr	r1, [pc, #80]	; (800b5e4 <xTaskIncrementTick+0x160>)
 800b592:	4613      	mov	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	440b      	add	r3, r1
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d901      	bls.n	800b5a6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b5a6:	4b11      	ldr	r3, [pc, #68]	; (800b5ec <xTaskIncrementTick+0x168>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d007      	beq.n	800b5be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	617b      	str	r3, [r7, #20]
 800b5b2:	e004      	b.n	800b5be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b5b4:	4b0e      	ldr	r3, [pc, #56]	; (800b5f0 <xTaskIncrementTick+0x16c>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	4a0d      	ldr	r2, [pc, #52]	; (800b5f0 <xTaskIncrementTick+0x16c>)
 800b5bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b5be:	697b      	ldr	r3, [r7, #20]
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3718      	adds	r7, #24
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	20004600 	.word	0x20004600
 800b5cc:	200045dc 	.word	0x200045dc
 800b5d0:	20004590 	.word	0x20004590
 800b5d4:	20004594 	.word	0x20004594
 800b5d8:	200045f0 	.word	0x200045f0
 800b5dc:	200045f8 	.word	0x200045f8
 800b5e0:	200045e0 	.word	0x200045e0
 800b5e4:	200044dc 	.word	0x200044dc
 800b5e8:	200044d8 	.word	0x200044d8
 800b5ec:	200045ec 	.word	0x200045ec
 800b5f0:	200045e8 	.word	0x200045e8

0800b5f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b087      	sub	sp, #28
 800b5f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b5fa:	4b27      	ldr	r3, [pc, #156]	; (800b698 <vTaskSwitchContext+0xa4>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d003      	beq.n	800b60a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b602:	4b26      	ldr	r3, [pc, #152]	; (800b69c <vTaskSwitchContext+0xa8>)
 800b604:	2201      	movs	r2, #1
 800b606:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b608:	e03f      	b.n	800b68a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800b60a:	4b24      	ldr	r3, [pc, #144]	; (800b69c <vTaskSwitchContext+0xa8>)
 800b60c:	2200      	movs	r2, #0
 800b60e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b610:	4b23      	ldr	r3, [pc, #140]	; (800b6a0 <vTaskSwitchContext+0xac>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	fab3 f383 	clz	r3, r3
 800b61c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b61e:	7afb      	ldrb	r3, [r7, #11]
 800b620:	f1c3 031f 	rsb	r3, r3, #31
 800b624:	617b      	str	r3, [r7, #20]
 800b626:	491f      	ldr	r1, [pc, #124]	; (800b6a4 <vTaskSwitchContext+0xb0>)
 800b628:	697a      	ldr	r2, [r7, #20]
 800b62a:	4613      	mov	r3, r2
 800b62c:	009b      	lsls	r3, r3, #2
 800b62e:	4413      	add	r3, r2
 800b630:	009b      	lsls	r3, r3, #2
 800b632:	440b      	add	r3, r1
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d10a      	bne.n	800b650 <vTaskSwitchContext+0x5c>
	__asm volatile
 800b63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b63e:	f383 8811 	msr	BASEPRI, r3
 800b642:	f3bf 8f6f 	isb	sy
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	607b      	str	r3, [r7, #4]
}
 800b64c:	bf00      	nop
 800b64e:	e7fe      	b.n	800b64e <vTaskSwitchContext+0x5a>
 800b650:	697a      	ldr	r2, [r7, #20]
 800b652:	4613      	mov	r3, r2
 800b654:	009b      	lsls	r3, r3, #2
 800b656:	4413      	add	r3, r2
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	4a12      	ldr	r2, [pc, #72]	; (800b6a4 <vTaskSwitchContext+0xb0>)
 800b65c:	4413      	add	r3, r2
 800b65e:	613b      	str	r3, [r7, #16]
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	685a      	ldr	r2, [r3, #4]
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	605a      	str	r2, [r3, #4]
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	685a      	ldr	r2, [r3, #4]
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	3308      	adds	r3, #8
 800b672:	429a      	cmp	r2, r3
 800b674:	d104      	bne.n	800b680 <vTaskSwitchContext+0x8c>
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	685a      	ldr	r2, [r3, #4]
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	605a      	str	r2, [r3, #4]
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	4a08      	ldr	r2, [pc, #32]	; (800b6a8 <vTaskSwitchContext+0xb4>)
 800b688:	6013      	str	r3, [r2, #0]
}
 800b68a:	bf00      	nop
 800b68c:	371c      	adds	r7, #28
 800b68e:	46bd      	mov	sp, r7
 800b690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	20004600 	.word	0x20004600
 800b69c:	200045ec 	.word	0x200045ec
 800b6a0:	200045e0 	.word	0x200045e0
 800b6a4:	200044dc 	.word	0x200044dc
 800b6a8:	200044d8 	.word	0x200044d8

0800b6ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10a      	bne.n	800b6d2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	60fb      	str	r3, [r7, #12]
}
 800b6ce:	bf00      	nop
 800b6d0:	e7fe      	b.n	800b6d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b6d2:	4b07      	ldr	r3, [pc, #28]	; (800b6f0 <vTaskPlaceOnEventList+0x44>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	3318      	adds	r3, #24
 800b6d8:	4619      	mov	r1, r3
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f7fe fc07 	bl	8009eee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b6e0:	2101      	movs	r1, #1
 800b6e2:	6838      	ldr	r0, [r7, #0]
 800b6e4:	f000 fc50 	bl	800bf88 <prvAddCurrentTaskToDelayedList>
}
 800b6e8:	bf00      	nop
 800b6ea:	3710      	adds	r7, #16
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	200044d8 	.word	0x200044d8

0800b6f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	68db      	ldr	r3, [r3, #12]
 800b702:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d10a      	bne.n	800b720 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70e:	f383 8811 	msr	BASEPRI, r3
 800b712:	f3bf 8f6f 	isb	sy
 800b716:	f3bf 8f4f 	dsb	sy
 800b71a:	60fb      	str	r3, [r7, #12]
}
 800b71c:	bf00      	nop
 800b71e:	e7fe      	b.n	800b71e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	3318      	adds	r3, #24
 800b724:	4618      	mov	r0, r3
 800b726:	f7fe fc1b 	bl	8009f60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b72a:	4b1d      	ldr	r3, [pc, #116]	; (800b7a0 <xTaskRemoveFromEventList+0xac>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d11c      	bne.n	800b76c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	3304      	adds	r3, #4
 800b736:	4618      	mov	r0, r3
 800b738:	f7fe fc12 	bl	8009f60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b740:	2201      	movs	r2, #1
 800b742:	409a      	lsls	r2, r3
 800b744:	4b17      	ldr	r3, [pc, #92]	; (800b7a4 <xTaskRemoveFromEventList+0xb0>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4313      	orrs	r3, r2
 800b74a:	4a16      	ldr	r2, [pc, #88]	; (800b7a4 <xTaskRemoveFromEventList+0xb0>)
 800b74c:	6013      	str	r3, [r2, #0]
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b752:	4613      	mov	r3, r2
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	4413      	add	r3, r2
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	4a13      	ldr	r2, [pc, #76]	; (800b7a8 <xTaskRemoveFromEventList+0xb4>)
 800b75c:	441a      	add	r2, r3
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	3304      	adds	r3, #4
 800b762:	4619      	mov	r1, r3
 800b764:	4610      	mov	r0, r2
 800b766:	f7fe fb9e 	bl	8009ea6 <vListInsertEnd>
 800b76a:	e005      	b.n	800b778 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	3318      	adds	r3, #24
 800b770:	4619      	mov	r1, r3
 800b772:	480e      	ldr	r0, [pc, #56]	; (800b7ac <xTaskRemoveFromEventList+0xb8>)
 800b774:	f7fe fb97 	bl	8009ea6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b77c:	4b0c      	ldr	r3, [pc, #48]	; (800b7b0 <xTaskRemoveFromEventList+0xbc>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b782:	429a      	cmp	r2, r3
 800b784:	d905      	bls.n	800b792 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b786:	2301      	movs	r3, #1
 800b788:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b78a:	4b0a      	ldr	r3, [pc, #40]	; (800b7b4 <xTaskRemoveFromEventList+0xc0>)
 800b78c:	2201      	movs	r2, #1
 800b78e:	601a      	str	r2, [r3, #0]
 800b790:	e001      	b.n	800b796 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b792:	2300      	movs	r3, #0
 800b794:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b796:	697b      	ldr	r3, [r7, #20]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3718      	adds	r7, #24
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	20004600 	.word	0x20004600
 800b7a4:	200045e0 	.word	0x200045e0
 800b7a8:	200044dc 	.word	0x200044dc
 800b7ac:	20004598 	.word	0x20004598
 800b7b0:	200044d8 	.word	0x200044d8
 800b7b4:	200045ec 	.word	0x200045ec

0800b7b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b7c0:	4b06      	ldr	r3, [pc, #24]	; (800b7dc <vTaskInternalSetTimeOutState+0x24>)
 800b7c2:	681a      	ldr	r2, [r3, #0]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b7c8:	4b05      	ldr	r3, [pc, #20]	; (800b7e0 <vTaskInternalSetTimeOutState+0x28>)
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	605a      	str	r2, [r3, #4]
}
 800b7d0:	bf00      	nop
 800b7d2:	370c      	adds	r7, #12
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	200045f0 	.word	0x200045f0
 800b7e0:	200045dc 	.word	0x200045dc

0800b7e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b088      	sub	sp, #32
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10a      	bne.n	800b80a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f8:	f383 8811 	msr	BASEPRI, r3
 800b7fc:	f3bf 8f6f 	isb	sy
 800b800:	f3bf 8f4f 	dsb	sy
 800b804:	613b      	str	r3, [r7, #16]
}
 800b806:	bf00      	nop
 800b808:	e7fe      	b.n	800b808 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d10a      	bne.n	800b826 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b814:	f383 8811 	msr	BASEPRI, r3
 800b818:	f3bf 8f6f 	isb	sy
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	60fb      	str	r3, [r7, #12]
}
 800b822:	bf00      	nop
 800b824:	e7fe      	b.n	800b824 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b826:	f7fe fcf5 	bl	800a214 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b82a:	4b1d      	ldr	r3, [pc, #116]	; (800b8a0 <xTaskCheckForTimeOut+0xbc>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	69ba      	ldr	r2, [r7, #24]
 800b836:	1ad3      	subs	r3, r2, r3
 800b838:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b842:	d102      	bne.n	800b84a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b844:	2300      	movs	r3, #0
 800b846:	61fb      	str	r3, [r7, #28]
 800b848:	e023      	b.n	800b892 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	4b15      	ldr	r3, [pc, #84]	; (800b8a4 <xTaskCheckForTimeOut+0xc0>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	429a      	cmp	r2, r3
 800b854:	d007      	beq.n	800b866 <xTaskCheckForTimeOut+0x82>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	69ba      	ldr	r2, [r7, #24]
 800b85c:	429a      	cmp	r2, r3
 800b85e:	d302      	bcc.n	800b866 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b860:	2301      	movs	r3, #1
 800b862:	61fb      	str	r3, [r7, #28]
 800b864:	e015      	b.n	800b892 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	697a      	ldr	r2, [r7, #20]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d20b      	bcs.n	800b888 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	1ad2      	subs	r2, r2, r3
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f7ff ff9b 	bl	800b7b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b882:	2300      	movs	r3, #0
 800b884:	61fb      	str	r3, [r7, #28]
 800b886:	e004      	b.n	800b892 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	2200      	movs	r2, #0
 800b88c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b88e:	2301      	movs	r3, #1
 800b890:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b892:	f7fe fcef 	bl	800a274 <vPortExitCritical>

	return xReturn;
 800b896:	69fb      	ldr	r3, [r7, #28]
}
 800b898:	4618      	mov	r0, r3
 800b89a:	3720      	adds	r7, #32
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}
 800b8a0:	200045dc 	.word	0x200045dc
 800b8a4:	200045f0 	.word	0x200045f0

0800b8a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b8ac:	4b03      	ldr	r3, [pc, #12]	; (800b8bc <vTaskMissedYield+0x14>)
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	601a      	str	r2, [r3, #0]
}
 800b8b2:	bf00      	nop
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr
 800b8bc:	200045ec 	.word	0x200045ec

0800b8c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b8c8:	f000 f852 	bl	800b970 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b8cc:	4b06      	ldr	r3, [pc, #24]	; (800b8e8 <prvIdleTask+0x28>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d9f9      	bls.n	800b8c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b8d4:	4b05      	ldr	r3, [pc, #20]	; (800b8ec <prvIdleTask+0x2c>)
 800b8d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8da:	601a      	str	r2, [r3, #0]
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b8e4:	e7f0      	b.n	800b8c8 <prvIdleTask+0x8>
 800b8e6:	bf00      	nop
 800b8e8:	200044dc 	.word	0x200044dc
 800b8ec:	e000ed04 	.word	0xe000ed04

0800b8f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	607b      	str	r3, [r7, #4]
 800b8fa:	e00c      	b.n	800b916 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	4a12      	ldr	r2, [pc, #72]	; (800b950 <prvInitialiseTaskLists+0x60>)
 800b908:	4413      	add	r3, r2
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7fe fa9e 	bl	8009e4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	3301      	adds	r3, #1
 800b914:	607b      	str	r3, [r7, #4]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2b06      	cmp	r3, #6
 800b91a:	d9ef      	bls.n	800b8fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b91c:	480d      	ldr	r0, [pc, #52]	; (800b954 <prvInitialiseTaskLists+0x64>)
 800b91e:	f7fe fa95 	bl	8009e4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b922:	480d      	ldr	r0, [pc, #52]	; (800b958 <prvInitialiseTaskLists+0x68>)
 800b924:	f7fe fa92 	bl	8009e4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b928:	480c      	ldr	r0, [pc, #48]	; (800b95c <prvInitialiseTaskLists+0x6c>)
 800b92a:	f7fe fa8f 	bl	8009e4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b92e:	480c      	ldr	r0, [pc, #48]	; (800b960 <prvInitialiseTaskLists+0x70>)
 800b930:	f7fe fa8c 	bl	8009e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b934:	480b      	ldr	r0, [pc, #44]	; (800b964 <prvInitialiseTaskLists+0x74>)
 800b936:	f7fe fa89 	bl	8009e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b93a:	4b0b      	ldr	r3, [pc, #44]	; (800b968 <prvInitialiseTaskLists+0x78>)
 800b93c:	4a05      	ldr	r2, [pc, #20]	; (800b954 <prvInitialiseTaskLists+0x64>)
 800b93e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b940:	4b0a      	ldr	r3, [pc, #40]	; (800b96c <prvInitialiseTaskLists+0x7c>)
 800b942:	4a05      	ldr	r2, [pc, #20]	; (800b958 <prvInitialiseTaskLists+0x68>)
 800b944:	601a      	str	r2, [r3, #0]
}
 800b946:	bf00      	nop
 800b948:	3708      	adds	r7, #8
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	200044dc 	.word	0x200044dc
 800b954:	20004568 	.word	0x20004568
 800b958:	2000457c 	.word	0x2000457c
 800b95c:	20004598 	.word	0x20004598
 800b960:	200045ac 	.word	0x200045ac
 800b964:	200045c4 	.word	0x200045c4
 800b968:	20004590 	.word	0x20004590
 800b96c:	20004594 	.word	0x20004594

0800b970 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b976:	e019      	b.n	800b9ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b978:	f7fe fc4c 	bl	800a214 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b97c:	4b10      	ldr	r3, [pc, #64]	; (800b9c0 <prvCheckTasksWaitingTermination+0x50>)
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	68db      	ldr	r3, [r3, #12]
 800b982:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	3304      	adds	r3, #4
 800b988:	4618      	mov	r0, r3
 800b98a:	f7fe fae9 	bl	8009f60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b98e:	4b0d      	ldr	r3, [pc, #52]	; (800b9c4 <prvCheckTasksWaitingTermination+0x54>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	3b01      	subs	r3, #1
 800b994:	4a0b      	ldr	r2, [pc, #44]	; (800b9c4 <prvCheckTasksWaitingTermination+0x54>)
 800b996:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b998:	4b0b      	ldr	r3, [pc, #44]	; (800b9c8 <prvCheckTasksWaitingTermination+0x58>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	3b01      	subs	r3, #1
 800b99e:	4a0a      	ldr	r2, [pc, #40]	; (800b9c8 <prvCheckTasksWaitingTermination+0x58>)
 800b9a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b9a2:	f7fe fc67 	bl	800a274 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 f810 	bl	800b9cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b9ac:	4b06      	ldr	r3, [pc, #24]	; (800b9c8 <prvCheckTasksWaitingTermination+0x58>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d1e1      	bne.n	800b978 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b9b4:	bf00      	nop
 800b9b6:	bf00      	nop
 800b9b8:	3708      	adds	r7, #8
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	bf00      	nop
 800b9c0:	200045ac 	.word	0x200045ac
 800b9c4:	200045d8 	.word	0x200045d8
 800b9c8:	200045c0 	.word	0x200045c0

0800b9cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b084      	sub	sp, #16
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d108      	bne.n	800b9f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f7fe f914 	bl	8009c10 <vPortFree>
				vPortFree( pxTCB );
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f7fe f911 	bl	8009c10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b9ee:	e018      	b.n	800ba22 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d103      	bne.n	800ba02 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f7fe f908 	bl	8009c10 <vPortFree>
	}
 800ba00:	e00f      	b.n	800ba22 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba08:	2b02      	cmp	r3, #2
 800ba0a:	d00a      	beq.n	800ba22 <prvDeleteTCB+0x56>
	__asm volatile
 800ba0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba10:	f383 8811 	msr	BASEPRI, r3
 800ba14:	f3bf 8f6f 	isb	sy
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	60fb      	str	r3, [r7, #12]
}
 800ba1e:	bf00      	nop
 800ba20:	e7fe      	b.n	800ba20 <prvDeleteTCB+0x54>
	}
 800ba22:	bf00      	nop
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
	...

0800ba2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b083      	sub	sp, #12
 800ba30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba32:	4b0c      	ldr	r3, [pc, #48]	; (800ba64 <prvResetNextTaskUnblockTime+0x38>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d104      	bne.n	800ba46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba3c:	4b0a      	ldr	r3, [pc, #40]	; (800ba68 <prvResetNextTaskUnblockTime+0x3c>)
 800ba3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba44:	e008      	b.n	800ba58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba46:	4b07      	ldr	r3, [pc, #28]	; (800ba64 <prvResetNextTaskUnblockTime+0x38>)
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	68db      	ldr	r3, [r3, #12]
 800ba4c:	68db      	ldr	r3, [r3, #12]
 800ba4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	4a04      	ldr	r2, [pc, #16]	; (800ba68 <prvResetNextTaskUnblockTime+0x3c>)
 800ba56:	6013      	str	r3, [r2, #0]
}
 800ba58:	bf00      	nop
 800ba5a:	370c      	adds	r7, #12
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba62:	4770      	bx	lr
 800ba64:	20004590 	.word	0x20004590
 800ba68:	200045f8 	.word	0x200045f8

0800ba6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ba72:	4b0b      	ldr	r3, [pc, #44]	; (800baa0 <xTaskGetSchedulerState+0x34>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d102      	bne.n	800ba80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	607b      	str	r3, [r7, #4]
 800ba7e:	e008      	b.n	800ba92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba80:	4b08      	ldr	r3, [pc, #32]	; (800baa4 <xTaskGetSchedulerState+0x38>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d102      	bne.n	800ba8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ba88:	2302      	movs	r3, #2
 800ba8a:	607b      	str	r3, [r7, #4]
 800ba8c:	e001      	b.n	800ba92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ba92:	687b      	ldr	r3, [r7, #4]
	}
 800ba94:	4618      	mov	r0, r3
 800ba96:	370c      	adds	r7, #12
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr
 800baa0:	200045e4 	.word	0x200045e4
 800baa4:	20004600 	.word	0x20004600

0800baa8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b086      	sub	sp, #24
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bab4:	2300      	movs	r3, #0
 800bab6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d06e      	beq.n	800bb9c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800babe:	4b3a      	ldr	r3, [pc, #232]	; (800bba8 <xTaskPriorityDisinherit+0x100>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	693a      	ldr	r2, [r7, #16]
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d00a      	beq.n	800bade <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bacc:	f383 8811 	msr	BASEPRI, r3
 800bad0:	f3bf 8f6f 	isb	sy
 800bad4:	f3bf 8f4f 	dsb	sy
 800bad8:	60fb      	str	r3, [r7, #12]
}
 800bada:	bf00      	nop
 800badc:	e7fe      	b.n	800badc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bade:	693b      	ldr	r3, [r7, #16]
 800bae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10a      	bne.n	800bafc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baea:	f383 8811 	msr	BASEPRI, r3
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	f3bf 8f4f 	dsb	sy
 800baf6:	60bb      	str	r3, [r7, #8]
}
 800baf8:	bf00      	nop
 800bafa:	e7fe      	b.n	800bafa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb00:	1e5a      	subs	r2, r3, #1
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb0a:	693b      	ldr	r3, [r7, #16]
 800bb0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d044      	beq.n	800bb9c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d140      	bne.n	800bb9c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7fe fa1e 	bl	8009f60 <uxListRemove>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d115      	bne.n	800bb56 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb2e:	491f      	ldr	r1, [pc, #124]	; (800bbac <xTaskPriorityDisinherit+0x104>)
 800bb30:	4613      	mov	r3, r2
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	4413      	add	r3, r2
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	440b      	add	r3, r1
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10a      	bne.n	800bb56 <xTaskPriorityDisinherit+0xae>
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb44:	2201      	movs	r2, #1
 800bb46:	fa02 f303 	lsl.w	r3, r2, r3
 800bb4a:	43da      	mvns	r2, r3
 800bb4c:	4b18      	ldr	r3, [pc, #96]	; (800bbb0 <xTaskPriorityDisinherit+0x108>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4013      	ands	r3, r2
 800bb52:	4a17      	ldr	r2, [pc, #92]	; (800bbb0 <xTaskPriorityDisinherit+0x108>)
 800bb54:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb62:	f1c3 0207 	rsb	r2, r3, #7
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb6e:	2201      	movs	r2, #1
 800bb70:	409a      	lsls	r2, r3
 800bb72:	4b0f      	ldr	r3, [pc, #60]	; (800bbb0 <xTaskPriorityDisinherit+0x108>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4313      	orrs	r3, r2
 800bb78:	4a0d      	ldr	r2, [pc, #52]	; (800bbb0 <xTaskPriorityDisinherit+0x108>)
 800bb7a:	6013      	str	r3, [r2, #0]
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb80:	4613      	mov	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	4413      	add	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4a08      	ldr	r2, [pc, #32]	; (800bbac <xTaskPriorityDisinherit+0x104>)
 800bb8a:	441a      	add	r2, r3
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	3304      	adds	r3, #4
 800bb90:	4619      	mov	r1, r3
 800bb92:	4610      	mov	r0, r2
 800bb94:	f7fe f987 	bl	8009ea6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bb98:	2301      	movs	r3, #1
 800bb9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bb9c:	697b      	ldr	r3, [r7, #20]
	}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3718      	adds	r7, #24
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	200044d8 	.word	0x200044d8
 800bbac:	200044dc 	.word	0x200044dc
 800bbb0:	200045e0 	.word	0x200045e0

0800bbb4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b086      	sub	sp, #24
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	607a      	str	r2, [r7, #4]
 800bbc0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800bbc2:	f7fe fb27 	bl	800a214 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bbc6:	4b26      	ldr	r3, [pc, #152]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	2b02      	cmp	r3, #2
 800bbd2:	d01a      	beq.n	800bc0a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800bbd4:	4b22      	ldr	r3, [pc, #136]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800bbda:	68fa      	ldr	r2, [r7, #12]
 800bbdc:	43d2      	mvns	r2, r2
 800bbde:	400a      	ands	r2, r1
 800bbe0:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800bbe2:	4b1f      	ldr	r3, [pc, #124]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00b      	beq.n	800bc0a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbf2:	2101      	movs	r1, #1
 800bbf4:	6838      	ldr	r0, [r7, #0]
 800bbf6:	f000 f9c7 	bl	800bf88 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800bbfa:	4b1a      	ldr	r3, [pc, #104]	; (800bc64 <xTaskNotifyWait+0xb0>)
 800bbfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc00:	601a      	str	r2, [r3, #0]
 800bc02:	f3bf 8f4f 	dsb	sy
 800bc06:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bc0a:	f7fe fb33 	bl	800a274 <vPortExitCritical>

		taskENTER_CRITICAL();
 800bc0e:	f7fe fb01 	bl	800a214 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d004      	beq.n	800bc22 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800bc18:	4b11      	ldr	r3, [pc, #68]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bc22:	4b0f      	ldr	r3, [pc, #60]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	d002      	beq.n	800bc36 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800bc30:	2300      	movs	r3, #0
 800bc32:	617b      	str	r3, [r7, #20]
 800bc34:	e008      	b.n	800bc48 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800bc36:	4b0a      	ldr	r3, [pc, #40]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800bc3c:	68ba      	ldr	r2, [r7, #8]
 800bc3e:	43d2      	mvns	r2, r2
 800bc40:	400a      	ands	r2, r1
 800bc42:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 800bc44:	2301      	movs	r3, #1
 800bc46:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc48:	4b05      	ldr	r3, [pc, #20]	; (800bc60 <xTaskNotifyWait+0xac>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800bc52:	f7fe fb0f 	bl	800a274 <vPortExitCritical>

		return xReturn;
 800bc56:	697b      	ldr	r3, [r7, #20]
	}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3718      	adds	r7, #24
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	200044d8 	.word	0x200044d8
 800bc64:	e000ed04 	.word	0xe000ed04

0800bc68 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08a      	sub	sp, #40	; 0x28
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	603b      	str	r3, [r7, #0]
 800bc74:	4613      	mov	r3, r2
 800bc76:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10a      	bne.n	800bc98 <xTaskGenericNotify+0x30>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	61bb      	str	r3, [r7, #24]
}
 800bc94:	bf00      	nop
 800bc96:	e7fe      	b.n	800bc96 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800bc9c:	f7fe faba 	bl	800a214 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d003      	beq.n	800bcae <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bca6:	6a3b      	ldr	r3, [r7, #32]
 800bca8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bcae:	6a3b      	ldr	r3, [r7, #32]
 800bcb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bcb4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bcb6:	6a3b      	ldr	r3, [r7, #32]
 800bcb8:	2202      	movs	r2, #2
 800bcba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800bcbe:	79fb      	ldrb	r3, [r7, #7]
 800bcc0:	2b04      	cmp	r3, #4
 800bcc2:	d828      	bhi.n	800bd16 <xTaskGenericNotify+0xae>
 800bcc4:	a201      	add	r2, pc, #4	; (adr r2, 800bccc <xTaskGenericNotify+0x64>)
 800bcc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcca:	bf00      	nop
 800bccc:	0800bd37 	.word	0x0800bd37
 800bcd0:	0800bce1 	.word	0x0800bce1
 800bcd4:	0800bcef 	.word	0x0800bcef
 800bcd8:	0800bcfb 	.word	0x0800bcfb
 800bcdc:	0800bd03 	.word	0x0800bd03
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bce0:	6a3b      	ldr	r3, [r7, #32]
 800bce2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	431a      	orrs	r2, r3
 800bce8:	6a3b      	ldr	r3, [r7, #32]
 800bcea:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800bcec:	e026      	b.n	800bd3c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bcee:	6a3b      	ldr	r3, [r7, #32]
 800bcf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcf2:	1c5a      	adds	r2, r3, #1
 800bcf4:	6a3b      	ldr	r3, [r7, #32]
 800bcf6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800bcf8:	e020      	b.n	800bd3c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bcfa:	6a3b      	ldr	r3, [r7, #32]
 800bcfc:	68ba      	ldr	r2, [r7, #8]
 800bcfe:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800bd00:	e01c      	b.n	800bd3c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bd02:	7ffb      	ldrb	r3, [r7, #31]
 800bd04:	2b02      	cmp	r3, #2
 800bd06:	d003      	beq.n	800bd10 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bd08:	6a3b      	ldr	r3, [r7, #32]
 800bd0a:	68ba      	ldr	r2, [r7, #8]
 800bd0c:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bd0e:	e015      	b.n	800bd3c <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800bd10:	2300      	movs	r3, #0
 800bd12:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800bd14:	e012      	b.n	800bd3c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bd16:	6a3b      	ldr	r3, [r7, #32]
 800bd18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd1e:	d00c      	beq.n	800bd3a <xTaskGenericNotify+0xd2>
	__asm volatile
 800bd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd24:	f383 8811 	msr	BASEPRI, r3
 800bd28:	f3bf 8f6f 	isb	sy
 800bd2c:	f3bf 8f4f 	dsb	sy
 800bd30:	617b      	str	r3, [r7, #20]
}
 800bd32:	bf00      	nop
 800bd34:	e7fe      	b.n	800bd34 <xTaskGenericNotify+0xcc>
					break;
 800bd36:	bf00      	nop
 800bd38:	e000      	b.n	800bd3c <xTaskGenericNotify+0xd4>

					break;
 800bd3a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bd3c:	7ffb      	ldrb	r3, [r7, #31]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d139      	bne.n	800bdb6 <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd42:	6a3b      	ldr	r3, [r7, #32]
 800bd44:	3304      	adds	r3, #4
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7fe f90a 	bl	8009f60 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800bd4c:	6a3b      	ldr	r3, [r7, #32]
 800bd4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd50:	2201      	movs	r2, #1
 800bd52:	409a      	lsls	r2, r3
 800bd54:	4b1b      	ldr	r3, [pc, #108]	; (800bdc4 <xTaskGenericNotify+0x15c>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	4a1a      	ldr	r2, [pc, #104]	; (800bdc4 <xTaskGenericNotify+0x15c>)
 800bd5c:	6013      	str	r3, [r2, #0]
 800bd5e:	6a3b      	ldr	r3, [r7, #32]
 800bd60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd62:	4613      	mov	r3, r2
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	4413      	add	r3, r2
 800bd68:	009b      	lsls	r3, r3, #2
 800bd6a:	4a17      	ldr	r2, [pc, #92]	; (800bdc8 <xTaskGenericNotify+0x160>)
 800bd6c:	441a      	add	r2, r3
 800bd6e:	6a3b      	ldr	r3, [r7, #32]
 800bd70:	3304      	adds	r3, #4
 800bd72:	4619      	mov	r1, r3
 800bd74:	4610      	mov	r0, r2
 800bd76:	f7fe f896 	bl	8009ea6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bd7a:	6a3b      	ldr	r3, [r7, #32]
 800bd7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d00a      	beq.n	800bd98 <xTaskGenericNotify+0x130>
	__asm volatile
 800bd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd86:	f383 8811 	msr	BASEPRI, r3
 800bd8a:	f3bf 8f6f 	isb	sy
 800bd8e:	f3bf 8f4f 	dsb	sy
 800bd92:	613b      	str	r3, [r7, #16]
}
 800bd94:	bf00      	nop
 800bd96:	e7fe      	b.n	800bd96 <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd98:	6a3b      	ldr	r3, [r7, #32]
 800bd9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd9c:	4b0b      	ldr	r3, [pc, #44]	; (800bdcc <xTaskGenericNotify+0x164>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d907      	bls.n	800bdb6 <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800bda6:	4b0a      	ldr	r3, [pc, #40]	; (800bdd0 <xTaskGenericNotify+0x168>)
 800bda8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdac:	601a      	str	r2, [r3, #0]
 800bdae:	f3bf 8f4f 	dsb	sy
 800bdb2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bdb6:	f7fe fa5d 	bl	800a274 <vPortExitCritical>

		return xReturn;
 800bdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	3728      	adds	r7, #40	; 0x28
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}
 800bdc4:	200045e0 	.word	0x200045e0
 800bdc8:	200044dc 	.word	0x200044dc
 800bdcc:	200044d8 	.word	0x200044d8
 800bdd0:	e000ed04 	.word	0xe000ed04

0800bdd4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b08e      	sub	sp, #56	; 0x38
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	603b      	str	r3, [r7, #0]
 800bde0:	4613      	mov	r3, r2
 800bde2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800bde4:	2301      	movs	r3, #1
 800bde6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d10a      	bne.n	800be04 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800bdee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf2:	f383 8811 	msr	BASEPRI, r3
 800bdf6:	f3bf 8f6f 	isb	sy
 800bdfa:	f3bf 8f4f 	dsb	sy
 800bdfe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800be00:	bf00      	nop
 800be02:	e7fe      	b.n	800be02 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be04:	f7fe fae8 	bl	800a3d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800be0c:	f3ef 8211 	mrs	r2, BASEPRI
 800be10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be14:	f383 8811 	msr	BASEPRI, r3
 800be18:	f3bf 8f6f 	isb	sy
 800be1c:	f3bf 8f4f 	dsb	sy
 800be20:	623a      	str	r2, [r7, #32]
 800be22:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800be24:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be26:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d003      	beq.n	800be36 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800be2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800be36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800be3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800be40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be42:	2202      	movs	r2, #2
 800be44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800be48:	79fb      	ldrb	r3, [r7, #7]
 800be4a:	2b04      	cmp	r3, #4
 800be4c:	d828      	bhi.n	800bea0 <xTaskGenericNotifyFromISR+0xcc>
 800be4e:	a201      	add	r2, pc, #4	; (adr r2, 800be54 <xTaskGenericNotifyFromISR+0x80>)
 800be50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be54:	0800bec1 	.word	0x0800bec1
 800be58:	0800be69 	.word	0x0800be69
 800be5c:	0800be77 	.word	0x0800be77
 800be60:	0800be83 	.word	0x0800be83
 800be64:	0800be8b 	.word	0x0800be8b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800be68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	431a      	orrs	r2, r3
 800be70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be72:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800be74:	e027      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800be76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be7a:	1c5a      	adds	r2, r3, #1
 800be7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800be80:	e021      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800be82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800be88:	e01d      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800be8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800be8e:	2b02      	cmp	r3, #2
 800be90:	d003      	beq.n	800be9a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800be92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be94:	68ba      	ldr	r2, [r7, #8]
 800be96:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800be98:	e015      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800be9a:	2300      	movs	r3, #0
 800be9c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800be9e:	e012      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bea8:	d00c      	beq.n	800bec4 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800beaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beae:	f383 8811 	msr	BASEPRI, r3
 800beb2:	f3bf 8f6f 	isb	sy
 800beb6:	f3bf 8f4f 	dsb	sy
 800beba:	61bb      	str	r3, [r7, #24]
}
 800bebc:	bf00      	nop
 800bebe:	e7fe      	b.n	800bebe <xTaskGenericNotifyFromISR+0xea>
					break;
 800bec0:	bf00      	nop
 800bec2:	e000      	b.n	800bec6 <xTaskGenericNotifyFromISR+0xf2>
					break;
 800bec4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bec6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800beca:	2b01      	cmp	r3, #1
 800becc:	d145      	bne.n	800bf5a <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d00a      	beq.n	800beec <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800bed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beda:	f383 8811 	msr	BASEPRI, r3
 800bede:	f3bf 8f6f 	isb	sy
 800bee2:	f3bf 8f4f 	dsb	sy
 800bee6:	617b      	str	r3, [r7, #20]
}
 800bee8:	bf00      	nop
 800beea:	e7fe      	b.n	800beea <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800beec:	4b20      	ldr	r3, [pc, #128]	; (800bf70 <xTaskGenericNotifyFromISR+0x19c>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d11c      	bne.n	800bf2e <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef6:	3304      	adds	r3, #4
 800bef8:	4618      	mov	r0, r3
 800befa:	f7fe f831 	bl	8009f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800befe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf02:	2201      	movs	r2, #1
 800bf04:	409a      	lsls	r2, r3
 800bf06:	4b1b      	ldr	r3, [pc, #108]	; (800bf74 <xTaskGenericNotifyFromISR+0x1a0>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	4a19      	ldr	r2, [pc, #100]	; (800bf74 <xTaskGenericNotifyFromISR+0x1a0>)
 800bf0e:	6013      	str	r3, [r2, #0]
 800bf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf14:	4613      	mov	r3, r2
 800bf16:	009b      	lsls	r3, r3, #2
 800bf18:	4413      	add	r3, r2
 800bf1a:	009b      	lsls	r3, r3, #2
 800bf1c:	4a16      	ldr	r2, [pc, #88]	; (800bf78 <xTaskGenericNotifyFromISR+0x1a4>)
 800bf1e:	441a      	add	r2, r3
 800bf20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf22:	3304      	adds	r3, #4
 800bf24:	4619      	mov	r1, r3
 800bf26:	4610      	mov	r0, r2
 800bf28:	f7fd ffbd 	bl	8009ea6 <vListInsertEnd>
 800bf2c:	e005      	b.n	800bf3a <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bf2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf30:	3318      	adds	r3, #24
 800bf32:	4619      	mov	r1, r3
 800bf34:	4811      	ldr	r0, [pc, #68]	; (800bf7c <xTaskGenericNotifyFromISR+0x1a8>)
 800bf36:	f7fd ffb6 	bl	8009ea6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bf3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf3e:	4b10      	ldr	r3, [pc, #64]	; (800bf80 <xTaskGenericNotifyFromISR+0x1ac>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d908      	bls.n	800bf5a <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800bf48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d002      	beq.n	800bf54 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bf4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf50:	2201      	movs	r2, #1
 800bf52:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800bf54:	4b0b      	ldr	r3, [pc, #44]	; (800bf84 <xTaskGenericNotifyFromISR+0x1b0>)
 800bf56:	2201      	movs	r2, #1
 800bf58:	601a      	str	r2, [r3, #0]
 800bf5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf5c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	f383 8811 	msr	BASEPRI, r3
}
 800bf64:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800bf66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	3738      	adds	r7, #56	; 0x38
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	bd80      	pop	{r7, pc}
 800bf70:	20004600 	.word	0x20004600
 800bf74:	200045e0 	.word	0x200045e0
 800bf78:	200044dc 	.word	0x200044dc
 800bf7c:	20004598 	.word	0x20004598
 800bf80:	200044d8 	.word	0x200044d8
 800bf84:	200045ec 	.word	0x200045ec

0800bf88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b084      	sub	sp, #16
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
 800bf90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bf92:	4b29      	ldr	r3, [pc, #164]	; (800c038 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf98:	4b28      	ldr	r3, [pc, #160]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	3304      	adds	r3, #4
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7fd ffde 	bl	8009f60 <uxListRemove>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d10b      	bne.n	800bfc2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bfaa:	4b24      	ldr	r3, [pc, #144]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	fa02 f303 	lsl.w	r3, r2, r3
 800bfb6:	43da      	mvns	r2, r3
 800bfb8:	4b21      	ldr	r3, [pc, #132]	; (800c040 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	4013      	ands	r3, r2
 800bfbe:	4a20      	ldr	r2, [pc, #128]	; (800c040 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bfc0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc8:	d10a      	bne.n	800bfe0 <prvAddCurrentTaskToDelayedList+0x58>
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d007      	beq.n	800bfe0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bfd0:	4b1a      	ldr	r3, [pc, #104]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	3304      	adds	r3, #4
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	481a      	ldr	r0, [pc, #104]	; (800c044 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bfda:	f7fd ff64 	bl	8009ea6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bfde:	e026      	b.n	800c02e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bfe8:	4b14      	ldr	r3, [pc, #80]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	68ba      	ldr	r2, [r7, #8]
 800bfee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bff0:	68ba      	ldr	r2, [r7, #8]
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d209      	bcs.n	800c00c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bff8:	4b13      	ldr	r3, [pc, #76]	; (800c048 <prvAddCurrentTaskToDelayedList+0xc0>)
 800bffa:	681a      	ldr	r2, [r3, #0]
 800bffc:	4b0f      	ldr	r3, [pc, #60]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	3304      	adds	r3, #4
 800c002:	4619      	mov	r1, r3
 800c004:	4610      	mov	r0, r2
 800c006:	f7fd ff72 	bl	8009eee <vListInsert>
}
 800c00a:	e010      	b.n	800c02e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c00c:	4b0f      	ldr	r3, [pc, #60]	; (800c04c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	4b0a      	ldr	r3, [pc, #40]	; (800c03c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	3304      	adds	r3, #4
 800c016:	4619      	mov	r1, r3
 800c018:	4610      	mov	r0, r2
 800c01a:	f7fd ff68 	bl	8009eee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c01e:	4b0c      	ldr	r3, [pc, #48]	; (800c050 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	68ba      	ldr	r2, [r7, #8]
 800c024:	429a      	cmp	r2, r3
 800c026:	d202      	bcs.n	800c02e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c028:	4a09      	ldr	r2, [pc, #36]	; (800c050 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	6013      	str	r3, [r2, #0]
}
 800c02e:	bf00      	nop
 800c030:	3710      	adds	r7, #16
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	200045dc 	.word	0x200045dc
 800c03c:	200044d8 	.word	0x200044d8
 800c040:	200045e0 	.word	0x200045e0
 800c044:	200045c4 	.word	0x200045c4
 800c048:	20004594 	.word	0x20004594
 800c04c:	20004590 	.word	0x20004590
 800c050:	200045f8 	.word	0x200045f8

0800c054 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	460b      	mov	r3, r1
 800c05e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c060:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c064:	f002 fc96 	bl	800e994 <USBD_static_malloc>
 800c068:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d109      	bne.n	800c084 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	32b0      	adds	r2, #176	; 0xb0
 800c07a:	2100      	movs	r1, #0
 800c07c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c080:	2302      	movs	r3, #2
 800c082:	e0d4      	b.n	800c22e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c084:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c088:	2100      	movs	r1, #0
 800c08a:	68f8      	ldr	r0, [r7, #12]
 800c08c:	f002 fcfe 	bl	800ea8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	32b0      	adds	r2, #176	; 0xb0
 800c09a:	68f9      	ldr	r1, [r7, #12]
 800c09c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	32b0      	adds	r2, #176	; 0xb0
 800c0aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	7c1b      	ldrb	r3, [r3, #16]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d138      	bne.n	800c12e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c0bc:	4b5e      	ldr	r3, [pc, #376]	; (800c238 <USBD_CDC_Init+0x1e4>)
 800c0be:	7819      	ldrb	r1, [r3, #0]
 800c0c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0c4:	2202      	movs	r2, #2
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f002 fb41 	bl	800e74e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c0cc:	4b5a      	ldr	r3, [pc, #360]	; (800c238 <USBD_CDC_Init+0x1e4>)
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	f003 020f 	and.w	r2, r3, #15
 800c0d4:	6879      	ldr	r1, [r7, #4]
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4413      	add	r3, r2
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	440b      	add	r3, r1
 800c0e0:	3324      	adds	r3, #36	; 0x24
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c0e6:	4b55      	ldr	r3, [pc, #340]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c0e8:	7819      	ldrb	r1, [r3, #0]
 800c0ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0ee:	2202      	movs	r2, #2
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f002 fb2c 	bl	800e74e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c0f6:	4b51      	ldr	r3, [pc, #324]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	f003 020f 	and.w	r2, r3, #15
 800c0fe:	6879      	ldr	r1, [r7, #4]
 800c100:	4613      	mov	r3, r2
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	4413      	add	r3, r2
 800c106:	009b      	lsls	r3, r3, #2
 800c108:	440b      	add	r3, r1
 800c10a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c10e:	2201      	movs	r2, #1
 800c110:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c112:	4b4b      	ldr	r3, [pc, #300]	; (800c240 <USBD_CDC_Init+0x1ec>)
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	f003 020f 	and.w	r2, r3, #15
 800c11a:	6879      	ldr	r1, [r7, #4]
 800c11c:	4613      	mov	r3, r2
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	4413      	add	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	440b      	add	r3, r1
 800c126:	3326      	adds	r3, #38	; 0x26
 800c128:	2210      	movs	r2, #16
 800c12a:	801a      	strh	r2, [r3, #0]
 800c12c:	e035      	b.n	800c19a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c12e:	4b42      	ldr	r3, [pc, #264]	; (800c238 <USBD_CDC_Init+0x1e4>)
 800c130:	7819      	ldrb	r1, [r3, #0]
 800c132:	2340      	movs	r3, #64	; 0x40
 800c134:	2202      	movs	r2, #2
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f002 fb09 	bl	800e74e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c13c:	4b3e      	ldr	r3, [pc, #248]	; (800c238 <USBD_CDC_Init+0x1e4>)
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	f003 020f 	and.w	r2, r3, #15
 800c144:	6879      	ldr	r1, [r7, #4]
 800c146:	4613      	mov	r3, r2
 800c148:	009b      	lsls	r3, r3, #2
 800c14a:	4413      	add	r3, r2
 800c14c:	009b      	lsls	r3, r3, #2
 800c14e:	440b      	add	r3, r1
 800c150:	3324      	adds	r3, #36	; 0x24
 800c152:	2201      	movs	r2, #1
 800c154:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c156:	4b39      	ldr	r3, [pc, #228]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c158:	7819      	ldrb	r1, [r3, #0]
 800c15a:	2340      	movs	r3, #64	; 0x40
 800c15c:	2202      	movs	r2, #2
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f002 faf5 	bl	800e74e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c164:	4b35      	ldr	r3, [pc, #212]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	f003 020f 	and.w	r2, r3, #15
 800c16c:	6879      	ldr	r1, [r7, #4]
 800c16e:	4613      	mov	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4413      	add	r3, r2
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	440b      	add	r3, r1
 800c178:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c17c:	2201      	movs	r2, #1
 800c17e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c180:	4b2f      	ldr	r3, [pc, #188]	; (800c240 <USBD_CDC_Init+0x1ec>)
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	f003 020f 	and.w	r2, r3, #15
 800c188:	6879      	ldr	r1, [r7, #4]
 800c18a:	4613      	mov	r3, r2
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	4413      	add	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	440b      	add	r3, r1
 800c194:	3326      	adds	r3, #38	; 0x26
 800c196:	2210      	movs	r2, #16
 800c198:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c19a:	4b29      	ldr	r3, [pc, #164]	; (800c240 <USBD_CDC_Init+0x1ec>)
 800c19c:	7819      	ldrb	r1, [r3, #0]
 800c19e:	2308      	movs	r3, #8
 800c1a0:	2203      	movs	r2, #3
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f002 fad3 	bl	800e74e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c1a8:	4b25      	ldr	r3, [pc, #148]	; (800c240 <USBD_CDC_Init+0x1ec>)
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	f003 020f 	and.w	r2, r3, #15
 800c1b0:	6879      	ldr	r1, [r7, #4]
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	4413      	add	r3, r2
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	440b      	add	r3, r1
 800c1bc:	3324      	adds	r3, #36	; 0x24
 800c1be:	2201      	movs	r2, #1
 800c1c0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c1d0:	687a      	ldr	r2, [r7, #4]
 800c1d2:	33b0      	adds	r3, #176	; 0xb0
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	4413      	add	r3, r2
 800c1d8:	685b      	ldr	r3, [r3, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d101      	bne.n	800c1fc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c1f8:	2302      	movs	r3, #2
 800c1fa:	e018      	b.n	800c22e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	7c1b      	ldrb	r3, [r3, #16]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d10a      	bne.n	800c21a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c204:	4b0d      	ldr	r3, [pc, #52]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c206:	7819      	ldrb	r1, [r3, #0]
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c20e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f002 fb8a 	bl	800e92c <USBD_LL_PrepareReceive>
 800c218:	e008      	b.n	800c22c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c21a:	4b08      	ldr	r3, [pc, #32]	; (800c23c <USBD_CDC_Init+0x1e8>)
 800c21c:	7819      	ldrb	r1, [r3, #0]
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c224:	2340      	movs	r3, #64	; 0x40
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f002 fb80 	bl	800e92c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop
 800c238:	20000113 	.word	0x20000113
 800c23c:	20000114 	.word	0x20000114
 800c240:	20000115 	.word	0x20000115

0800c244 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
 800c24c:	460b      	mov	r3, r1
 800c24e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c250:	4b3a      	ldr	r3, [pc, #232]	; (800c33c <USBD_CDC_DeInit+0xf8>)
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	4619      	mov	r1, r3
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f002 fa9f 	bl	800e79a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c25c:	4b37      	ldr	r3, [pc, #220]	; (800c33c <USBD_CDC_DeInit+0xf8>)
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	f003 020f 	and.w	r2, r3, #15
 800c264:	6879      	ldr	r1, [r7, #4]
 800c266:	4613      	mov	r3, r2
 800c268:	009b      	lsls	r3, r3, #2
 800c26a:	4413      	add	r3, r2
 800c26c:	009b      	lsls	r3, r3, #2
 800c26e:	440b      	add	r3, r1
 800c270:	3324      	adds	r3, #36	; 0x24
 800c272:	2200      	movs	r2, #0
 800c274:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c276:	4b32      	ldr	r3, [pc, #200]	; (800c340 <USBD_CDC_DeInit+0xfc>)
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f002 fa8c 	bl	800e79a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c282:	4b2f      	ldr	r3, [pc, #188]	; (800c340 <USBD_CDC_DeInit+0xfc>)
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	f003 020f 	and.w	r2, r3, #15
 800c28a:	6879      	ldr	r1, [r7, #4]
 800c28c:	4613      	mov	r3, r2
 800c28e:	009b      	lsls	r3, r3, #2
 800c290:	4413      	add	r3, r2
 800c292:	009b      	lsls	r3, r3, #2
 800c294:	440b      	add	r3, r1
 800c296:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c29a:	2200      	movs	r2, #0
 800c29c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c29e:	4b29      	ldr	r3, [pc, #164]	; (800c344 <USBD_CDC_DeInit+0x100>)
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f002 fa78 	bl	800e79a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c2aa:	4b26      	ldr	r3, [pc, #152]	; (800c344 <USBD_CDC_DeInit+0x100>)
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	f003 020f 	and.w	r2, r3, #15
 800c2b2:	6879      	ldr	r1, [r7, #4]
 800c2b4:	4613      	mov	r3, r2
 800c2b6:	009b      	lsls	r3, r3, #2
 800c2b8:	4413      	add	r3, r2
 800c2ba:	009b      	lsls	r3, r3, #2
 800c2bc:	440b      	add	r3, r1
 800c2be:	3324      	adds	r3, #36	; 0x24
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c2c4:	4b1f      	ldr	r3, [pc, #124]	; (800c344 <USBD_CDC_DeInit+0x100>)
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	f003 020f 	and.w	r2, r3, #15
 800c2cc:	6879      	ldr	r1, [r7, #4]
 800c2ce:	4613      	mov	r3, r2
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	4413      	add	r3, r2
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	440b      	add	r3, r1
 800c2d8:	3326      	adds	r3, #38	; 0x26
 800c2da:	2200      	movs	r2, #0
 800c2dc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	32b0      	adds	r2, #176	; 0xb0
 800c2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d01f      	beq.n	800c330 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	33b0      	adds	r3, #176	; 0xb0
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	4413      	add	r3, r2
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	32b0      	adds	r2, #176	; 0xb0
 800c30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c312:	4618      	mov	r0, r3
 800c314:	f002 fb4c 	bl	800e9b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	32b0      	adds	r2, #176	; 0xb0
 800c322:	2100      	movs	r1, #0
 800c324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c330:	2300      	movs	r3, #0
}
 800c332:	4618      	mov	r0, r3
 800c334:	3708      	adds	r7, #8
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	20000113 	.word	0x20000113
 800c340:	20000114 	.word	0x20000114
 800c344:	20000115 	.word	0x20000115

0800c348 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b086      	sub	sp, #24
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	32b0      	adds	r2, #176	; 0xb0
 800c35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c360:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c362:	2300      	movs	r3, #0
 800c364:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c366:	2300      	movs	r3, #0
 800c368:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c36a:	2300      	movs	r3, #0
 800c36c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d101      	bne.n	800c378 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c374:	2303      	movs	r3, #3
 800c376:	e0bf      	b.n	800c4f8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	781b      	ldrb	r3, [r3, #0]
 800c37c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c380:	2b00      	cmp	r3, #0
 800c382:	d050      	beq.n	800c426 <USBD_CDC_Setup+0xde>
 800c384:	2b20      	cmp	r3, #32
 800c386:	f040 80af 	bne.w	800c4e8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	88db      	ldrh	r3, [r3, #6]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d03a      	beq.n	800c408 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	b25b      	sxtb	r3, r3
 800c398:	2b00      	cmp	r3, #0
 800c39a:	da1b      	bge.n	800c3d4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	33b0      	adds	r3, #176	; 0xb0
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	4413      	add	r3, r2
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	689b      	ldr	r3, [r3, #8]
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c3b2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c3b4:	683a      	ldr	r2, [r7, #0]
 800c3b6:	88d2      	ldrh	r2, [r2, #6]
 800c3b8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	88db      	ldrh	r3, [r3, #6]
 800c3be:	2b07      	cmp	r3, #7
 800c3c0:	bf28      	it	cs
 800c3c2:	2307      	movcs	r3, #7
 800c3c4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	89fa      	ldrh	r2, [r7, #14]
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f001 fd89 	bl	800dee4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c3d2:	e090      	b.n	800c4f6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	785a      	ldrb	r2, [r3, #1]
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	88db      	ldrh	r3, [r3, #6]
 800c3e2:	2b3f      	cmp	r3, #63	; 0x3f
 800c3e4:	d803      	bhi.n	800c3ee <USBD_CDC_Setup+0xa6>
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	88db      	ldrh	r3, [r3, #6]
 800c3ea:	b2da      	uxtb	r2, r3
 800c3ec:	e000      	b.n	800c3f0 <USBD_CDC_Setup+0xa8>
 800c3ee:	2240      	movs	r2, #64	; 0x40
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c3f6:	6939      	ldr	r1, [r7, #16]
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800c3fe:	461a      	mov	r2, r3
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f001 fd9b 	bl	800df3c <USBD_CtlPrepareRx>
      break;
 800c406:	e076      	b.n	800c4f6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c40e:	687a      	ldr	r2, [r7, #4]
 800c410:	33b0      	adds	r3, #176	; 0xb0
 800c412:	009b      	lsls	r3, r3, #2
 800c414:	4413      	add	r3, r2
 800c416:	685b      	ldr	r3, [r3, #4]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	683a      	ldr	r2, [r7, #0]
 800c41c:	7850      	ldrb	r0, [r2, #1]
 800c41e:	2200      	movs	r2, #0
 800c420:	6839      	ldr	r1, [r7, #0]
 800c422:	4798      	blx	r3
      break;
 800c424:	e067      	b.n	800c4f6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	785b      	ldrb	r3, [r3, #1]
 800c42a:	2b0b      	cmp	r3, #11
 800c42c:	d851      	bhi.n	800c4d2 <USBD_CDC_Setup+0x18a>
 800c42e:	a201      	add	r2, pc, #4	; (adr r2, 800c434 <USBD_CDC_Setup+0xec>)
 800c430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c434:	0800c465 	.word	0x0800c465
 800c438:	0800c4e1 	.word	0x0800c4e1
 800c43c:	0800c4d3 	.word	0x0800c4d3
 800c440:	0800c4d3 	.word	0x0800c4d3
 800c444:	0800c4d3 	.word	0x0800c4d3
 800c448:	0800c4d3 	.word	0x0800c4d3
 800c44c:	0800c4d3 	.word	0x0800c4d3
 800c450:	0800c4d3 	.word	0x0800c4d3
 800c454:	0800c4d3 	.word	0x0800c4d3
 800c458:	0800c4d3 	.word	0x0800c4d3
 800c45c:	0800c48f 	.word	0x0800c48f
 800c460:	0800c4b9 	.word	0x0800c4b9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	2b03      	cmp	r3, #3
 800c46e:	d107      	bne.n	800c480 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c470:	f107 030a 	add.w	r3, r7, #10
 800c474:	2202      	movs	r2, #2
 800c476:	4619      	mov	r1, r3
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f001 fd33 	bl	800dee4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c47e:	e032      	b.n	800c4e6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c480:	6839      	ldr	r1, [r7, #0]
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f001 fcbd 	bl	800de02 <USBD_CtlError>
            ret = USBD_FAIL;
 800c488:	2303      	movs	r3, #3
 800c48a:	75fb      	strb	r3, [r7, #23]
          break;
 800c48c:	e02b      	b.n	800c4e6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c494:	b2db      	uxtb	r3, r3
 800c496:	2b03      	cmp	r3, #3
 800c498:	d107      	bne.n	800c4aa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c49a:	f107 030d 	add.w	r3, r7, #13
 800c49e:	2201      	movs	r2, #1
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f001 fd1e 	bl	800dee4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c4a8:	e01d      	b.n	800c4e6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c4aa:	6839      	ldr	r1, [r7, #0]
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f001 fca8 	bl	800de02 <USBD_CtlError>
            ret = USBD_FAIL;
 800c4b2:	2303      	movs	r3, #3
 800c4b4:	75fb      	strb	r3, [r7, #23]
          break;
 800c4b6:	e016      	b.n	800c4e6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	2b03      	cmp	r3, #3
 800c4c2:	d00f      	beq.n	800c4e4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c4c4:	6839      	ldr	r1, [r7, #0]
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f001 fc9b 	bl	800de02 <USBD_CtlError>
            ret = USBD_FAIL;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c4d0:	e008      	b.n	800c4e4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c4d2:	6839      	ldr	r1, [r7, #0]
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f001 fc94 	bl	800de02 <USBD_CtlError>
          ret = USBD_FAIL;
 800c4da:	2303      	movs	r3, #3
 800c4dc:	75fb      	strb	r3, [r7, #23]
          break;
 800c4de:	e002      	b.n	800c4e6 <USBD_CDC_Setup+0x19e>
          break;
 800c4e0:	bf00      	nop
 800c4e2:	e008      	b.n	800c4f6 <USBD_CDC_Setup+0x1ae>
          break;
 800c4e4:	bf00      	nop
      }
      break;
 800c4e6:	e006      	b.n	800c4f6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c4e8:	6839      	ldr	r1, [r7, #0]
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f001 fc89 	bl	800de02 <USBD_CtlError>
      ret = USBD_FAIL;
 800c4f0:	2303      	movs	r3, #3
 800c4f2:	75fb      	strb	r3, [r7, #23]
      break;
 800c4f4:	bf00      	nop
  }

  return (uint8_t)ret;
 800c4f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3718      	adds	r7, #24
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	460b      	mov	r3, r1
 800c50a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c512:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	32b0      	adds	r2, #176	; 0xb0
 800c51e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d101      	bne.n	800c52a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c526:	2303      	movs	r3, #3
 800c528:	e065      	b.n	800c5f6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	32b0      	adds	r2, #176	; 0xb0
 800c534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c538:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c53a:	78fb      	ldrb	r3, [r7, #3]
 800c53c:	f003 020f 	and.w	r2, r3, #15
 800c540:	6879      	ldr	r1, [r7, #4]
 800c542:	4613      	mov	r3, r2
 800c544:	009b      	lsls	r3, r3, #2
 800c546:	4413      	add	r3, r2
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	440b      	add	r3, r1
 800c54c:	3318      	adds	r3, #24
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d02f      	beq.n	800c5b4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c554:	78fb      	ldrb	r3, [r7, #3]
 800c556:	f003 020f 	and.w	r2, r3, #15
 800c55a:	6879      	ldr	r1, [r7, #4]
 800c55c:	4613      	mov	r3, r2
 800c55e:	009b      	lsls	r3, r3, #2
 800c560:	4413      	add	r3, r2
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	440b      	add	r3, r1
 800c566:	3318      	adds	r3, #24
 800c568:	681a      	ldr	r2, [r3, #0]
 800c56a:	78fb      	ldrb	r3, [r7, #3]
 800c56c:	f003 010f 	and.w	r1, r3, #15
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	460b      	mov	r3, r1
 800c574:	00db      	lsls	r3, r3, #3
 800c576:	440b      	add	r3, r1
 800c578:	009b      	lsls	r3, r3, #2
 800c57a:	4403      	add	r3, r0
 800c57c:	3348      	adds	r3, #72	; 0x48
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	fbb2 f1f3 	udiv	r1, r2, r3
 800c584:	fb01 f303 	mul.w	r3, r1, r3
 800c588:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d112      	bne.n	800c5b4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c58e:	78fb      	ldrb	r3, [r7, #3]
 800c590:	f003 020f 	and.w	r2, r3, #15
 800c594:	6879      	ldr	r1, [r7, #4]
 800c596:	4613      	mov	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	4413      	add	r3, r2
 800c59c:	009b      	lsls	r3, r3, #2
 800c59e:	440b      	add	r3, r1
 800c5a0:	3318      	adds	r3, #24
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c5a6:	78f9      	ldrb	r1, [r7, #3]
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	6878      	ldr	r0, [r7, #4]
 800c5ae:	f002 f99c 	bl	800e8ea <USBD_LL_Transmit>
 800c5b2:	e01f      	b.n	800c5f4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c5c2:	687a      	ldr	r2, [r7, #4]
 800c5c4:	33b0      	adds	r3, #176	; 0xb0
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	4413      	add	r3, r2
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d010      	beq.n	800c5f4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c5d8:	687a      	ldr	r2, [r7, #4]
 800c5da:	33b0      	adds	r3, #176	; 0xb0
 800c5dc:	009b      	lsls	r3, r3, #2
 800c5de:	4413      	add	r3, r2
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	691b      	ldr	r3, [r3, #16]
 800c5e4:	68ba      	ldr	r2, [r7, #8]
 800c5e6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c5f0:	78fa      	ldrb	r2, [r7, #3]
 800c5f2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c5f4:	2300      	movs	r3, #0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}

0800c5fe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c5fe:	b580      	push	{r7, lr}
 800c600:	b084      	sub	sp, #16
 800c602:	af00      	add	r7, sp, #0
 800c604:	6078      	str	r0, [r7, #4]
 800c606:	460b      	mov	r3, r1
 800c608:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	32b0      	adds	r2, #176	; 0xb0
 800c614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c618:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	32b0      	adds	r2, #176	; 0xb0
 800c624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d101      	bne.n	800c630 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c62c:	2303      	movs	r3, #3
 800c62e:	e01a      	b.n	800c666 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c630:	78fb      	ldrb	r3, [r7, #3]
 800c632:	4619      	mov	r1, r3
 800c634:	6878      	ldr	r0, [r7, #4]
 800c636:	f002 f99a 	bl	800e96e <USBD_LL_GetRxDataSize>
 800c63a:	4602      	mov	r2, r0
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c648:	687a      	ldr	r2, [r7, #4]
 800c64a:	33b0      	adds	r3, #176	; 0xb0
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	4413      	add	r3, r2
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	68db      	ldr	r3, [r3, #12]
 800c654:	68fa      	ldr	r2, [r7, #12]
 800c656:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c65a:	68fa      	ldr	r2, [r7, #12]
 800c65c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c660:	4611      	mov	r1, r2
 800c662:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c664:	2300      	movs	r3, #0
}
 800c666:	4618      	mov	r0, r3
 800c668:	3710      	adds	r7, #16
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c66e:	b580      	push	{r7, lr}
 800c670:	b084      	sub	sp, #16
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	32b0      	adds	r2, #176	; 0xb0
 800c680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c684:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d101      	bne.n	800c690 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c68c:	2303      	movs	r3, #3
 800c68e:	e025      	b.n	800c6dc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c696:	687a      	ldr	r2, [r7, #4]
 800c698:	33b0      	adds	r3, #176	; 0xb0
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	4413      	add	r3, r2
 800c69e:	685b      	ldr	r3, [r3, #4]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d01a      	beq.n	800c6da <USBD_CDC_EP0_RxReady+0x6c>
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c6aa:	2bff      	cmp	r3, #255	; 0xff
 800c6ac:	d015      	beq.n	800c6da <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	33b0      	adds	r3, #176	; 0xb0
 800c6b8:	009b      	lsls	r3, r3, #2
 800c6ba:	4413      	add	r3, r2
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	689b      	ldr	r3, [r3, #8]
 800c6c0:	68fa      	ldr	r2, [r7, #12]
 800c6c2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800c6c6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c6c8:	68fa      	ldr	r2, [r7, #12]
 800c6ca:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c6ce:	b292      	uxth	r2, r2
 800c6d0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	22ff      	movs	r2, #255	; 0xff
 800c6d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800c6da:	2300      	movs	r3, #0
}
 800c6dc:	4618      	mov	r0, r3
 800c6de:	3710      	adds	r7, #16
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	bd80      	pop	{r7, pc}

0800c6e4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b086      	sub	sp, #24
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c6ec:	2182      	movs	r1, #130	; 0x82
 800c6ee:	4818      	ldr	r0, [pc, #96]	; (800c750 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c6f0:	f000 fd4f 	bl	800d192 <USBD_GetEpDesc>
 800c6f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c6f6:	2101      	movs	r1, #1
 800c6f8:	4815      	ldr	r0, [pc, #84]	; (800c750 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c6fa:	f000 fd4a 	bl	800d192 <USBD_GetEpDesc>
 800c6fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c700:	2181      	movs	r1, #129	; 0x81
 800c702:	4813      	ldr	r0, [pc, #76]	; (800c750 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c704:	f000 fd45 	bl	800d192 <USBD_GetEpDesc>
 800c708:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d002      	beq.n	800c716 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	2210      	movs	r2, #16
 800c714:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d006      	beq.n	800c72a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	2200      	movs	r2, #0
 800c720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c724:	711a      	strb	r2, [r3, #4]
 800c726:	2200      	movs	r2, #0
 800c728:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d006      	beq.n	800c73e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	2200      	movs	r2, #0
 800c734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c738:	711a      	strb	r2, [r3, #4]
 800c73a:	2200      	movs	r2, #0
 800c73c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2243      	movs	r2, #67	; 0x43
 800c742:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c744:	4b02      	ldr	r3, [pc, #8]	; (800c750 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c746:	4618      	mov	r0, r3
 800c748:	3718      	adds	r7, #24
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop
 800c750:	200000d0 	.word	0x200000d0

0800c754 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b086      	sub	sp, #24
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c75c:	2182      	movs	r1, #130	; 0x82
 800c75e:	4818      	ldr	r0, [pc, #96]	; (800c7c0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c760:	f000 fd17 	bl	800d192 <USBD_GetEpDesc>
 800c764:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c766:	2101      	movs	r1, #1
 800c768:	4815      	ldr	r0, [pc, #84]	; (800c7c0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c76a:	f000 fd12 	bl	800d192 <USBD_GetEpDesc>
 800c76e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c770:	2181      	movs	r1, #129	; 0x81
 800c772:	4813      	ldr	r0, [pc, #76]	; (800c7c0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c774:	f000 fd0d 	bl	800d192 <USBD_GetEpDesc>
 800c778:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d002      	beq.n	800c786 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	2210      	movs	r2, #16
 800c784:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d006      	beq.n	800c79a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	2200      	movs	r2, #0
 800c790:	711a      	strb	r2, [r3, #4]
 800c792:	2200      	movs	r2, #0
 800c794:	f042 0202 	orr.w	r2, r2, #2
 800c798:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d006      	beq.n	800c7ae <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	711a      	strb	r2, [r3, #4]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	f042 0202 	orr.w	r2, r2, #2
 800c7ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2243      	movs	r2, #67	; 0x43
 800c7b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c7b4:	4b02      	ldr	r3, [pc, #8]	; (800c7c0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3718      	adds	r7, #24
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	bf00      	nop
 800c7c0:	200000d0 	.word	0x200000d0

0800c7c4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b086      	sub	sp, #24
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c7cc:	2182      	movs	r1, #130	; 0x82
 800c7ce:	4818      	ldr	r0, [pc, #96]	; (800c830 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c7d0:	f000 fcdf 	bl	800d192 <USBD_GetEpDesc>
 800c7d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c7d6:	2101      	movs	r1, #1
 800c7d8:	4815      	ldr	r0, [pc, #84]	; (800c830 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c7da:	f000 fcda 	bl	800d192 <USBD_GetEpDesc>
 800c7de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c7e0:	2181      	movs	r1, #129	; 0x81
 800c7e2:	4813      	ldr	r0, [pc, #76]	; (800c830 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c7e4:	f000 fcd5 	bl	800d192 <USBD_GetEpDesc>
 800c7e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c7ea:	697b      	ldr	r3, [r7, #20]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d002      	beq.n	800c7f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	2210      	movs	r2, #16
 800c7f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d006      	beq.n	800c80a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	2200      	movs	r2, #0
 800c800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c804:	711a      	strb	r2, [r3, #4]
 800c806:	2200      	movs	r2, #0
 800c808:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d006      	beq.n	800c81e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	2200      	movs	r2, #0
 800c814:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c818:	711a      	strb	r2, [r3, #4]
 800c81a:	2200      	movs	r2, #0
 800c81c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2243      	movs	r2, #67	; 0x43
 800c822:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c824:	4b02      	ldr	r3, [pc, #8]	; (800c830 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c826:	4618      	mov	r0, r3
 800c828:	3718      	adds	r7, #24
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	200000d0 	.word	0x200000d0

0800c834 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c834:	b480      	push	{r7}
 800c836:	b083      	sub	sp, #12
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	220a      	movs	r2, #10
 800c840:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c842:	4b03      	ldr	r3, [pc, #12]	; (800c850 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c844:	4618      	mov	r0, r3
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr
 800c850:	2000008c 	.word	0x2000008c

0800c854 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
 800c85c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d101      	bne.n	800c868 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c864:	2303      	movs	r3, #3
 800c866:	e009      	b.n	800c87c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	33b0      	adds	r3, #176	; 0xb0
 800c872:	009b      	lsls	r3, r3, #2
 800c874:	4413      	add	r3, r2
 800c876:	683a      	ldr	r2, [r7, #0]
 800c878:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c87a:	2300      	movs	r3, #0
}
 800c87c:	4618      	mov	r0, r3
 800c87e:	370c      	adds	r7, #12
 800c880:	46bd      	mov	sp, r7
 800c882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c886:	4770      	bx	lr

0800c888 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c888:	b480      	push	{r7}
 800c88a:	b087      	sub	sp, #28
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	60f8      	str	r0, [r7, #12]
 800c890:	60b9      	str	r1, [r7, #8]
 800c892:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	32b0      	adds	r2, #176	; 0xb0
 800c89e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8a2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d101      	bne.n	800c8ae <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c8aa:	2303      	movs	r3, #3
 800c8ac:	e008      	b.n	800c8c0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	68ba      	ldr	r2, [r7, #8]
 800c8b2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	687a      	ldr	r2, [r7, #4]
 800c8ba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c8be:	2300      	movs	r3, #0
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	371c      	adds	r7, #28
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b085      	sub	sp, #20
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
 800c8d4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	32b0      	adds	r2, #176	; 0xb0
 800c8e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8e4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d101      	bne.n	800c8f0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c8ec:	2303      	movs	r3, #3
 800c8ee:	e004      	b.n	800c8fa <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	683a      	ldr	r2, [r7, #0]
 800c8f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c8f8:	2300      	movs	r3, #0
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3714      	adds	r7, #20
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr
	...

0800c908 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	32b0      	adds	r2, #176	; 0xb0
 800c91a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c91e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c920:	2301      	movs	r3, #1
 800c922:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	32b0      	adds	r2, #176	; 0xb0
 800c92e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d101      	bne.n	800c93a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c936:	2303      	movs	r3, #3
 800c938:	e025      	b.n	800c986 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c940:	2b00      	cmp	r3, #0
 800c942:	d11f      	bne.n	800c984 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	2201      	movs	r2, #1
 800c948:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c94c:	4b10      	ldr	r3, [pc, #64]	; (800c990 <USBD_CDC_TransmitPacket+0x88>)
 800c94e:	781b      	ldrb	r3, [r3, #0]
 800c950:	f003 020f 	and.w	r2, r3, #15
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	4613      	mov	r3, r2
 800c95e:	009b      	lsls	r3, r3, #2
 800c960:	4413      	add	r3, r2
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	4403      	add	r3, r0
 800c966:	3318      	adds	r3, #24
 800c968:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c96a:	4b09      	ldr	r3, [pc, #36]	; (800c990 <USBD_CDC_TransmitPacket+0x88>)
 800c96c:	7819      	ldrb	r1, [r3, #0]
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f001 ffb5 	bl	800e8ea <USBD_LL_Transmit>

    ret = USBD_OK;
 800c980:	2300      	movs	r3, #0
 800c982:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c984:	7bfb      	ldrb	r3, [r7, #15]
}
 800c986:	4618      	mov	r0, r3
 800c988:	3710      	adds	r7, #16
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}
 800c98e:	bf00      	nop
 800c990:	20000113 	.word	0x20000113

0800c994 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b084      	sub	sp, #16
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	32b0      	adds	r2, #176	; 0xb0
 800c9a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9aa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	32b0      	adds	r2, #176	; 0xb0
 800c9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d101      	bne.n	800c9c2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c9be:	2303      	movs	r3, #3
 800c9c0:	e018      	b.n	800c9f4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	7c1b      	ldrb	r3, [r3, #16]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10a      	bne.n	800c9e0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c9ca:	4b0c      	ldr	r3, [pc, #48]	; (800c9fc <USBD_CDC_ReceivePacket+0x68>)
 800c9cc:	7819      	ldrb	r1, [r3, #0]
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c9d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f001 ffa7 	bl	800e92c <USBD_LL_PrepareReceive>
 800c9de:	e008      	b.n	800c9f2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c9e0:	4b06      	ldr	r3, [pc, #24]	; (800c9fc <USBD_CDC_ReceivePacket+0x68>)
 800c9e2:	7819      	ldrb	r1, [r3, #0]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c9ea:	2340      	movs	r3, #64	; 0x40
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f001 ff9d 	bl	800e92c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	20000114 	.word	0x20000114

0800ca00 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d101      	bne.n	800ca18 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ca14:	2303      	movs	r3, #3
 800ca16:	e01f      	b.n	800ca58 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	2200      	movs	r2, #0
 800ca24:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ca30:	68bb      	ldr	r3, [r7, #8]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d003      	beq.n	800ca3e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	68ba      	ldr	r2, [r7, #8]
 800ca3a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	2201      	movs	r2, #1
 800ca42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	79fa      	ldrb	r2, [r7, #7]
 800ca4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ca4c:	68f8      	ldr	r0, [r7, #12]
 800ca4e:	f001 fe11 	bl	800e674 <USBD_LL_Init>
 800ca52:	4603      	mov	r3, r0
 800ca54:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ca56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3718      	adds	r7, #24
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}

0800ca60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b084      	sub	sp, #16
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
 800ca68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d101      	bne.n	800ca78 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ca74:	2303      	movs	r3, #3
 800ca76:	e025      	b.n	800cac4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	683a      	ldr	r2, [r7, #0]
 800ca7c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	32ae      	adds	r2, #174	; 0xae
 800ca8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d00f      	beq.n	800cab4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	32ae      	adds	r2, #174	; 0xae
 800ca9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa4:	f107 020e 	add.w	r2, r7, #14
 800caa8:	4610      	mov	r0, r2
 800caaa:	4798      	blx	r3
 800caac:	4602      	mov	r2, r0
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800caba:	1c5a      	adds	r2, r3, #1
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800cac2:	2300      	movs	r3, #0
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	3710      	adds	r7, #16
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd80      	pop	{r7, pc}

0800cacc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b082      	sub	sp, #8
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f001 fe1f 	bl	800e718 <USBD_LL_Start>
 800cada:	4603      	mov	r3, r0
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3708      	adds	r7, #8
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cae4:	b480      	push	{r7}
 800cae6:	b083      	sub	sp, #12
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800caec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800caee:	4618      	mov	r0, r3
 800caf0:	370c      	adds	r7, #12
 800caf2:	46bd      	mov	sp, r7
 800caf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf8:	4770      	bx	lr

0800cafa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b084      	sub	sp, #16
 800cafe:	af00      	add	r7, sp, #0
 800cb00:	6078      	str	r0, [r7, #4]
 800cb02:	460b      	mov	r3, r1
 800cb04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb06:	2300      	movs	r3, #0
 800cb08:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d009      	beq.n	800cb28 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	78fa      	ldrb	r2, [r7, #3]
 800cb1e:	4611      	mov	r1, r2
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	4798      	blx	r3
 800cb24:	4603      	mov	r3, r0
 800cb26:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cb28:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3710      	adds	r7, #16
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}

0800cb32 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb32:	b580      	push	{r7, lr}
 800cb34:	b084      	sub	sp, #16
 800cb36:	af00      	add	r7, sp, #0
 800cb38:	6078      	str	r0, [r7, #4]
 800cb3a:	460b      	mov	r3, r1
 800cb3c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	78fa      	ldrb	r2, [r7, #3]
 800cb4c:	4611      	mov	r1, r2
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	4798      	blx	r3
 800cb52:	4603      	mov	r3, r0
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d001      	beq.n	800cb5c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cb5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3710      	adds	r7, #16
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b084      	sub	sp, #16
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cb76:	6839      	ldr	r1, [r7, #0]
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f001 f908 	bl	800dd8e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2201      	movs	r2, #1
 800cb82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cb9a:	f003 031f 	and.w	r3, r3, #31
 800cb9e:	2b02      	cmp	r3, #2
 800cba0:	d01a      	beq.n	800cbd8 <USBD_LL_SetupStage+0x72>
 800cba2:	2b02      	cmp	r3, #2
 800cba4:	d822      	bhi.n	800cbec <USBD_LL_SetupStage+0x86>
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d002      	beq.n	800cbb0 <USBD_LL_SetupStage+0x4a>
 800cbaa:	2b01      	cmp	r3, #1
 800cbac:	d00a      	beq.n	800cbc4 <USBD_LL_SetupStage+0x5e>
 800cbae:	e01d      	b.n	800cbec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 fb5f 	bl	800d27c <USBD_StdDevReq>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	73fb      	strb	r3, [r7, #15]
      break;
 800cbc2:	e020      	b.n	800cc06 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cbca:	4619      	mov	r1, r3
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f000 fbc7 	bl	800d360 <USBD_StdItfReq>
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	73fb      	strb	r3, [r7, #15]
      break;
 800cbd6:	e016      	b.n	800cc06 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800cbde:	4619      	mov	r1, r3
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f000 fc29 	bl	800d438 <USBD_StdEPReq>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	73fb      	strb	r3, [r7, #15]
      break;
 800cbea:	e00c      	b.n	800cc06 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cbf2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cbf6:	b2db      	uxtb	r3, r3
 800cbf8:	4619      	mov	r1, r3
 800cbfa:	6878      	ldr	r0, [r7, #4]
 800cbfc:	f001 fdec 	bl	800e7d8 <USBD_LL_StallEP>
 800cc00:	4603      	mov	r3, r0
 800cc02:	73fb      	strb	r3, [r7, #15]
      break;
 800cc04:	bf00      	nop
  }

  return ret;
 800cc06:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3710      	adds	r7, #16
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b086      	sub	sp, #24
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	60f8      	str	r0, [r7, #12]
 800cc18:	460b      	mov	r3, r1
 800cc1a:	607a      	str	r2, [r7, #4]
 800cc1c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800cc22:	7afb      	ldrb	r3, [r7, #11]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d16e      	bne.n	800cd06 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800cc2e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cc36:	2b03      	cmp	r3, #3
 800cc38:	f040 8098 	bne.w	800cd6c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	689a      	ldr	r2, [r3, #8]
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	68db      	ldr	r3, [r3, #12]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d913      	bls.n	800cc70 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	689a      	ldr	r2, [r3, #8]
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	68db      	ldr	r3, [r3, #12]
 800cc50:	1ad2      	subs	r2, r2, r3
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	68da      	ldr	r2, [r3, #12]
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	689b      	ldr	r3, [r3, #8]
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	bf28      	it	cs
 800cc62:	4613      	movcs	r3, r2
 800cc64:	461a      	mov	r2, r3
 800cc66:	6879      	ldr	r1, [r7, #4]
 800cc68:	68f8      	ldr	r0, [r7, #12]
 800cc6a:	f001 f984 	bl	800df76 <USBD_CtlContinueRx>
 800cc6e:	e07d      	b.n	800cd6c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800cc76:	f003 031f 	and.w	r3, r3, #31
 800cc7a:	2b02      	cmp	r3, #2
 800cc7c:	d014      	beq.n	800cca8 <USBD_LL_DataOutStage+0x98>
 800cc7e:	2b02      	cmp	r3, #2
 800cc80:	d81d      	bhi.n	800ccbe <USBD_LL_DataOutStage+0xae>
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d002      	beq.n	800cc8c <USBD_LL_DataOutStage+0x7c>
 800cc86:	2b01      	cmp	r3, #1
 800cc88:	d003      	beq.n	800cc92 <USBD_LL_DataOutStage+0x82>
 800cc8a:	e018      	b.n	800ccbe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	75bb      	strb	r3, [r7, #22]
            break;
 800cc90:	e018      	b.n	800ccc4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800cc98:	b2db      	uxtb	r3, r3
 800cc9a:	4619      	mov	r1, r3
 800cc9c:	68f8      	ldr	r0, [r7, #12]
 800cc9e:	f000 fa5e 	bl	800d15e <USBD_CoreFindIF>
 800cca2:	4603      	mov	r3, r0
 800cca4:	75bb      	strb	r3, [r7, #22]
            break;
 800cca6:	e00d      	b.n	800ccc4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f000 fa60 	bl	800d178 <USBD_CoreFindEP>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	75bb      	strb	r3, [r7, #22]
            break;
 800ccbc:	e002      	b.n	800ccc4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	75bb      	strb	r3, [r7, #22]
            break;
 800ccc2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ccc4:	7dbb      	ldrb	r3, [r7, #22]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d119      	bne.n	800ccfe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ccd0:	b2db      	uxtb	r3, r3
 800ccd2:	2b03      	cmp	r3, #3
 800ccd4:	d113      	bne.n	800ccfe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ccd6:	7dba      	ldrb	r2, [r7, #22]
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	32ae      	adds	r2, #174	; 0xae
 800ccdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d00b      	beq.n	800ccfe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800cce6:	7dba      	ldrb	r2, [r7, #22]
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ccee:	7dba      	ldrb	r2, [r7, #22]
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	32ae      	adds	r2, #174	; 0xae
 800ccf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccf8:	691b      	ldr	r3, [r3, #16]
 800ccfa:	68f8      	ldr	r0, [r7, #12]
 800ccfc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f001 f94a 	bl	800df98 <USBD_CtlSendStatus>
 800cd04:	e032      	b.n	800cd6c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cd06:	7afb      	ldrb	r3, [r7, #11]
 800cd08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd0c:	b2db      	uxtb	r3, r3
 800cd0e:	4619      	mov	r1, r3
 800cd10:	68f8      	ldr	r0, [r7, #12]
 800cd12:	f000 fa31 	bl	800d178 <USBD_CoreFindEP>
 800cd16:	4603      	mov	r3, r0
 800cd18:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cd1a:	7dbb      	ldrb	r3, [r7, #22]
 800cd1c:	2bff      	cmp	r3, #255	; 0xff
 800cd1e:	d025      	beq.n	800cd6c <USBD_LL_DataOutStage+0x15c>
 800cd20:	7dbb      	ldrb	r3, [r7, #22]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d122      	bne.n	800cd6c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	2b03      	cmp	r3, #3
 800cd30:	d117      	bne.n	800cd62 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cd32:	7dba      	ldrb	r2, [r7, #22]
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	32ae      	adds	r2, #174	; 0xae
 800cd38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd3c:	699b      	ldr	r3, [r3, #24]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d00f      	beq.n	800cd62 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800cd42:	7dba      	ldrb	r2, [r7, #22]
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cd4a:	7dba      	ldrb	r2, [r7, #22]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	32ae      	adds	r2, #174	; 0xae
 800cd50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd54:	699b      	ldr	r3, [r3, #24]
 800cd56:	7afa      	ldrb	r2, [r7, #11]
 800cd58:	4611      	mov	r1, r2
 800cd5a:	68f8      	ldr	r0, [r7, #12]
 800cd5c:	4798      	blx	r3
 800cd5e:	4603      	mov	r3, r0
 800cd60:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cd62:	7dfb      	ldrb	r3, [r7, #23]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d001      	beq.n	800cd6c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800cd68:	7dfb      	ldrb	r3, [r7, #23]
 800cd6a:	e000      	b.n	800cd6e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800cd6c:	2300      	movs	r3, #0
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3718      	adds	r7, #24
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}

0800cd76 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cd76:	b580      	push	{r7, lr}
 800cd78:	b086      	sub	sp, #24
 800cd7a:	af00      	add	r7, sp, #0
 800cd7c:	60f8      	str	r0, [r7, #12]
 800cd7e:	460b      	mov	r3, r1
 800cd80:	607a      	str	r2, [r7, #4]
 800cd82:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800cd84:	7afb      	ldrb	r3, [r7, #11]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d16f      	bne.n	800ce6a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	3314      	adds	r3, #20
 800cd8e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cd96:	2b02      	cmp	r3, #2
 800cd98:	d15a      	bne.n	800ce50 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	689a      	ldr	r2, [r3, #8]
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	68db      	ldr	r3, [r3, #12]
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d914      	bls.n	800cdd0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	689a      	ldr	r2, [r3, #8]
 800cdaa:	693b      	ldr	r3, [r7, #16]
 800cdac:	68db      	ldr	r3, [r3, #12]
 800cdae:	1ad2      	subs	r2, r2, r3
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cdb4:	693b      	ldr	r3, [r7, #16]
 800cdb6:	689b      	ldr	r3, [r3, #8]
 800cdb8:	461a      	mov	r2, r3
 800cdba:	6879      	ldr	r1, [r7, #4]
 800cdbc:	68f8      	ldr	r0, [r7, #12]
 800cdbe:	f001 f8ac 	bl	800df1a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	2100      	movs	r1, #0
 800cdc8:	68f8      	ldr	r0, [r7, #12]
 800cdca:	f001 fdaf 	bl	800e92c <USBD_LL_PrepareReceive>
 800cdce:	e03f      	b.n	800ce50 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	68da      	ldr	r2, [r3, #12]
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d11c      	bne.n	800ce16 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	685a      	ldr	r2, [r3, #4]
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d316      	bcc.n	800ce16 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	685a      	ldr	r2, [r3, #4]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d20f      	bcs.n	800ce16 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	2100      	movs	r1, #0
 800cdfa:	68f8      	ldr	r0, [r7, #12]
 800cdfc:	f001 f88d 	bl	800df1a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2200      	movs	r2, #0
 800ce04:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce08:	2300      	movs	r3, #0
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	2100      	movs	r1, #0
 800ce0e:	68f8      	ldr	r0, [r7, #12]
 800ce10:	f001 fd8c 	bl	800e92c <USBD_LL_PrepareReceive>
 800ce14:	e01c      	b.n	800ce50 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce1c:	b2db      	uxtb	r3, r3
 800ce1e:	2b03      	cmp	r3, #3
 800ce20:	d10f      	bne.n	800ce42 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d009      	beq.n	800ce42 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2200      	movs	r2, #0
 800ce32:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce42:	2180      	movs	r1, #128	; 0x80
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	f001 fcc7 	bl	800e7d8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ce4a:	68f8      	ldr	r0, [r7, #12]
 800ce4c:	f001 f8b7 	bl	800dfbe <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d03a      	beq.n	800ced0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ce5a:	68f8      	ldr	r0, [r7, #12]
 800ce5c:	f7ff fe42 	bl	800cae4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2200      	movs	r2, #0
 800ce64:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ce68:	e032      	b.n	800ced0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ce6a:	7afb      	ldrb	r3, [r7, #11]
 800ce6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	4619      	mov	r1, r3
 800ce74:	68f8      	ldr	r0, [r7, #12]
 800ce76:	f000 f97f 	bl	800d178 <USBD_CoreFindEP>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce7e:	7dfb      	ldrb	r3, [r7, #23]
 800ce80:	2bff      	cmp	r3, #255	; 0xff
 800ce82:	d025      	beq.n	800ced0 <USBD_LL_DataInStage+0x15a>
 800ce84:	7dfb      	ldrb	r3, [r7, #23]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d122      	bne.n	800ced0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce90:	b2db      	uxtb	r3, r3
 800ce92:	2b03      	cmp	r3, #3
 800ce94:	d11c      	bne.n	800ced0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ce96:	7dfa      	ldrb	r2, [r7, #23]
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	32ae      	adds	r2, #174	; 0xae
 800ce9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cea0:	695b      	ldr	r3, [r3, #20]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d014      	beq.n	800ced0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800cea6:	7dfa      	ldrb	r2, [r7, #23]
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ceae:	7dfa      	ldrb	r2, [r7, #23]
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	32ae      	adds	r2, #174	; 0xae
 800ceb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceb8:	695b      	ldr	r3, [r3, #20]
 800ceba:	7afa      	ldrb	r2, [r7, #11]
 800cebc:	4611      	mov	r1, r2
 800cebe:	68f8      	ldr	r0, [r7, #12]
 800cec0:	4798      	blx	r3
 800cec2:	4603      	mov	r3, r0
 800cec4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cec6:	7dbb      	ldrb	r3, [r7, #22]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d001      	beq.n	800ced0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800cecc:	7dbb      	ldrb	r3, [r7, #22]
 800cece:	e000      	b.n	800ced2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ced0:	2300      	movs	r3, #0
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3718      	adds	r7, #24
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}

0800ceda <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ceda:	b580      	push	{r7, lr}
 800cedc:	b084      	sub	sp, #16
 800cede:	af00      	add	r7, sp, #0
 800cee0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cee2:	2300      	movs	r3, #0
 800cee4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	2201      	movs	r2, #1
 800ceea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	2200      	movs	r2, #0
 800cef2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2200      	movs	r2, #0
 800cefa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	2200      	movs	r2, #0
 800cf00:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2200      	movs	r2, #0
 800cf08:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d014      	beq.n	800cf40 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf1c:	685b      	ldr	r3, [r3, #4]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d00e      	beq.n	800cf40 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf28:	685b      	ldr	r3, [r3, #4]
 800cf2a:	687a      	ldr	r2, [r7, #4]
 800cf2c:	6852      	ldr	r2, [r2, #4]
 800cf2e:	b2d2      	uxtb	r2, r2
 800cf30:	4611      	mov	r1, r2
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	4798      	blx	r3
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d001      	beq.n	800cf40 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800cf3c:	2303      	movs	r3, #3
 800cf3e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cf40:	2340      	movs	r3, #64	; 0x40
 800cf42:	2200      	movs	r2, #0
 800cf44:	2100      	movs	r1, #0
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f001 fc01 	bl	800e74e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2240      	movs	r2, #64	; 0x40
 800cf58:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cf5c:	2340      	movs	r3, #64	; 0x40
 800cf5e:	2200      	movs	r2, #0
 800cf60:	2180      	movs	r1, #128	; 0x80
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f001 fbf3 	bl	800e74e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2240      	movs	r2, #64	; 0x40
 800cf72:	621a      	str	r2, [r3, #32]

  return ret;
 800cf74:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3710      	adds	r7, #16
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}

0800cf7e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cf7e:	b480      	push	{r7}
 800cf80:	b083      	sub	sp, #12
 800cf82:	af00      	add	r7, sp, #0
 800cf84:	6078      	str	r0, [r7, #4]
 800cf86:	460b      	mov	r3, r1
 800cf88:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	78fa      	ldrb	r2, [r7, #3]
 800cf8e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cf90:	2300      	movs	r3, #0
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	370c      	adds	r7, #12
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr

0800cf9e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cf9e:	b480      	push	{r7}
 800cfa0:	b083      	sub	sp, #12
 800cfa2:	af00      	add	r7, sp, #0
 800cfa4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfac:	b2da      	uxtb	r2, r3
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2204      	movs	r2, #4
 800cfb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800cfbc:	2300      	movs	r3, #0
}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	370c      	adds	r7, #12
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc8:	4770      	bx	lr

0800cfca <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cfca:	b480      	push	{r7}
 800cfcc:	b083      	sub	sp, #12
 800cfce:	af00      	add	r7, sp, #0
 800cfd0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfd8:	b2db      	uxtb	r3, r3
 800cfda:	2b04      	cmp	r3, #4
 800cfdc:	d106      	bne.n	800cfec <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800cfe4:	b2da      	uxtb	r2, r3
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800cfec:	2300      	movs	r3, #0
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	370c      	adds	r7, #12
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr

0800cffa <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cffa:	b580      	push	{r7, lr}
 800cffc:	b082      	sub	sp, #8
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d008:	b2db      	uxtb	r3, r3
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d110      	bne.n	800d030 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d014:	2b00      	cmp	r3, #0
 800d016:	d00b      	beq.n	800d030 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d01e:	69db      	ldr	r3, [r3, #28]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d005      	beq.n	800d030 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d02a:	69db      	ldr	r3, [r3, #28]
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d030:	2300      	movs	r3, #0
}
 800d032:	4618      	mov	r0, r3
 800d034:	3708      	adds	r7, #8
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}

0800d03a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b082      	sub	sp, #8
 800d03e:	af00      	add	r7, sp, #0
 800d040:	6078      	str	r0, [r7, #4]
 800d042:	460b      	mov	r3, r1
 800d044:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	32ae      	adds	r2, #174	; 0xae
 800d050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d101      	bne.n	800d05c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d058:	2303      	movs	r3, #3
 800d05a:	e01c      	b.n	800d096 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d062:	b2db      	uxtb	r3, r3
 800d064:	2b03      	cmp	r3, #3
 800d066:	d115      	bne.n	800d094 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	32ae      	adds	r2, #174	; 0xae
 800d072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d076:	6a1b      	ldr	r3, [r3, #32]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d00b      	beq.n	800d094 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	32ae      	adds	r2, #174	; 0xae
 800d086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d08a:	6a1b      	ldr	r3, [r3, #32]
 800d08c:	78fa      	ldrb	r2, [r7, #3]
 800d08e:	4611      	mov	r1, r2
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d094:	2300      	movs	r3, #0
}
 800d096:	4618      	mov	r0, r3
 800d098:	3708      	adds	r7, #8
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}

0800d09e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d09e:	b580      	push	{r7, lr}
 800d0a0:	b082      	sub	sp, #8
 800d0a2:	af00      	add	r7, sp, #0
 800d0a4:	6078      	str	r0, [r7, #4]
 800d0a6:	460b      	mov	r3, r1
 800d0a8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	32ae      	adds	r2, #174	; 0xae
 800d0b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d101      	bne.n	800d0c0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d0bc:	2303      	movs	r3, #3
 800d0be:	e01c      	b.n	800d0fa <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0c6:	b2db      	uxtb	r3, r3
 800d0c8:	2b03      	cmp	r3, #3
 800d0ca:	d115      	bne.n	800d0f8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	32ae      	adds	r2, #174	; 0xae
 800d0d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d00b      	beq.n	800d0f8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	32ae      	adds	r2, #174	; 0xae
 800d0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0f0:	78fa      	ldrb	r2, [r7, #3]
 800d0f2:	4611      	mov	r1, r2
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3708      	adds	r7, #8
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}

0800d102 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d102:	b480      	push	{r7}
 800d104:	b083      	sub	sp, #12
 800d106:	af00      	add	r7, sp, #0
 800d108:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d10a:	2300      	movs	r3, #0
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	370c      	adds	r7, #12
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b084      	sub	sp, #16
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d120:	2300      	movs	r3, #0
 800d122:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00e      	beq.n	800d154 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	6852      	ldr	r2, [r2, #4]
 800d142:	b2d2      	uxtb	r2, r2
 800d144:	4611      	mov	r1, r2
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	4798      	blx	r3
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d001      	beq.n	800d154 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d150:	2303      	movs	r3, #3
 800d152:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d154:	7bfb      	ldrb	r3, [r7, #15]
}
 800d156:	4618      	mov	r0, r3
 800d158:	3710      	adds	r7, #16
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bd80      	pop	{r7, pc}

0800d15e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d15e:	b480      	push	{r7}
 800d160:	b083      	sub	sp, #12
 800d162:	af00      	add	r7, sp, #0
 800d164:	6078      	str	r0, [r7, #4]
 800d166:	460b      	mov	r3, r1
 800d168:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d16a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	370c      	adds	r7, #12
 800d170:	46bd      	mov	sp, r7
 800d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d176:	4770      	bx	lr

0800d178 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d178:	b480      	push	{r7}
 800d17a:	b083      	sub	sp, #12
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	460b      	mov	r3, r1
 800d182:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d184:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d186:	4618      	mov	r0, r3
 800d188:	370c      	adds	r7, #12
 800d18a:	46bd      	mov	sp, r7
 800d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d190:	4770      	bx	lr

0800d192 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d192:	b580      	push	{r7, lr}
 800d194:	b086      	sub	sp, #24
 800d196:	af00      	add	r7, sp, #0
 800d198:	6078      	str	r0, [r7, #4]
 800d19a:	460b      	mov	r3, r1
 800d19c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	885b      	ldrh	r3, [r3, #2]
 800d1ae:	b29a      	uxth	r2, r3
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	781b      	ldrb	r3, [r3, #0]
 800d1b4:	b29b      	uxth	r3, r3
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d920      	bls.n	800d1fc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	b29b      	uxth	r3, r3
 800d1c0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d1c2:	e013      	b.n	800d1ec <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d1c4:	f107 030a 	add.w	r3, r7, #10
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	6978      	ldr	r0, [r7, #20]
 800d1cc:	f000 f81b 	bl	800d206 <USBD_GetNextDesc>
 800d1d0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	785b      	ldrb	r3, [r3, #1]
 800d1d6:	2b05      	cmp	r3, #5
 800d1d8:	d108      	bne.n	800d1ec <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	789b      	ldrb	r3, [r3, #2]
 800d1e2:	78fa      	ldrb	r2, [r7, #3]
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d008      	beq.n	800d1fa <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	885b      	ldrh	r3, [r3, #2]
 800d1f0:	b29a      	uxth	r2, r3
 800d1f2:	897b      	ldrh	r3, [r7, #10]
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	d8e5      	bhi.n	800d1c4 <USBD_GetEpDesc+0x32>
 800d1f8:	e000      	b.n	800d1fc <USBD_GetEpDesc+0x6a>
          break;
 800d1fa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d1fc:	693b      	ldr	r3, [r7, #16]
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3718      	adds	r7, #24
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d206:	b480      	push	{r7}
 800d208:	b085      	sub	sp, #20
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	6078      	str	r0, [r7, #4]
 800d20e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	881a      	ldrh	r2, [r3, #0]
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	781b      	ldrb	r3, [r3, #0]
 800d21c:	b29b      	uxth	r3, r3
 800d21e:	4413      	add	r3, r2
 800d220:	b29a      	uxth	r2, r3
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	461a      	mov	r2, r3
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	4413      	add	r3, r2
 800d230:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d232:	68fb      	ldr	r3, [r7, #12]
}
 800d234:	4618      	mov	r0, r3
 800d236:	3714      	adds	r7, #20
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d240:	b480      	push	{r7}
 800d242:	b087      	sub	sp, #28
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	3301      	adds	r3, #1
 800d256:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d25e:	8a3b      	ldrh	r3, [r7, #16]
 800d260:	021b      	lsls	r3, r3, #8
 800d262:	b21a      	sxth	r2, r3
 800d264:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d268:	4313      	orrs	r3, r2
 800d26a:	b21b      	sxth	r3, r3
 800d26c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d26e:	89fb      	ldrh	r3, [r7, #14]
}
 800d270:	4618      	mov	r0, r3
 800d272:	371c      	adds	r7, #28
 800d274:	46bd      	mov	sp, r7
 800d276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27a:	4770      	bx	lr

0800d27c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d286:	2300      	movs	r3, #0
 800d288:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	781b      	ldrb	r3, [r3, #0]
 800d28e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d292:	2b40      	cmp	r3, #64	; 0x40
 800d294:	d005      	beq.n	800d2a2 <USBD_StdDevReq+0x26>
 800d296:	2b40      	cmp	r3, #64	; 0x40
 800d298:	d857      	bhi.n	800d34a <USBD_StdDevReq+0xce>
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d00f      	beq.n	800d2be <USBD_StdDevReq+0x42>
 800d29e:	2b20      	cmp	r3, #32
 800d2a0:	d153      	bne.n	800d34a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	32ae      	adds	r2, #174	; 0xae
 800d2ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2b0:	689b      	ldr	r3, [r3, #8]
 800d2b2:	6839      	ldr	r1, [r7, #0]
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	4798      	blx	r3
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73fb      	strb	r3, [r7, #15]
      break;
 800d2bc:	e04a      	b.n	800d354 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	785b      	ldrb	r3, [r3, #1]
 800d2c2:	2b09      	cmp	r3, #9
 800d2c4:	d83b      	bhi.n	800d33e <USBD_StdDevReq+0xc2>
 800d2c6:	a201      	add	r2, pc, #4	; (adr r2, 800d2cc <USBD_StdDevReq+0x50>)
 800d2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2cc:	0800d321 	.word	0x0800d321
 800d2d0:	0800d335 	.word	0x0800d335
 800d2d4:	0800d33f 	.word	0x0800d33f
 800d2d8:	0800d32b 	.word	0x0800d32b
 800d2dc:	0800d33f 	.word	0x0800d33f
 800d2e0:	0800d2ff 	.word	0x0800d2ff
 800d2e4:	0800d2f5 	.word	0x0800d2f5
 800d2e8:	0800d33f 	.word	0x0800d33f
 800d2ec:	0800d317 	.word	0x0800d317
 800d2f0:	0800d309 	.word	0x0800d309
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d2f4:	6839      	ldr	r1, [r7, #0]
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f000 fa3c 	bl	800d774 <USBD_GetDescriptor>
          break;
 800d2fc:	e024      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d2fe:	6839      	ldr	r1, [r7, #0]
 800d300:	6878      	ldr	r0, [r7, #4]
 800d302:	f000 fba1 	bl	800da48 <USBD_SetAddress>
          break;
 800d306:	e01f      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d308:	6839      	ldr	r1, [r7, #0]
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f000 fbe0 	bl	800dad0 <USBD_SetConfig>
 800d310:	4603      	mov	r3, r0
 800d312:	73fb      	strb	r3, [r7, #15]
          break;
 800d314:	e018      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d316:	6839      	ldr	r1, [r7, #0]
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f000 fc83 	bl	800dc24 <USBD_GetConfig>
          break;
 800d31e:	e013      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d320:	6839      	ldr	r1, [r7, #0]
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f000 fcb4 	bl	800dc90 <USBD_GetStatus>
          break;
 800d328:	e00e      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d32a:	6839      	ldr	r1, [r7, #0]
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f000 fce3 	bl	800dcf8 <USBD_SetFeature>
          break;
 800d332:	e009      	b.n	800d348 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d334:	6839      	ldr	r1, [r7, #0]
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f000 fd07 	bl	800dd4a <USBD_ClrFeature>
          break;
 800d33c:	e004      	b.n	800d348 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d33e:	6839      	ldr	r1, [r7, #0]
 800d340:	6878      	ldr	r0, [r7, #4]
 800d342:	f000 fd5e 	bl	800de02 <USBD_CtlError>
          break;
 800d346:	bf00      	nop
      }
      break;
 800d348:	e004      	b.n	800d354 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d34a:	6839      	ldr	r1, [r7, #0]
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f000 fd58 	bl	800de02 <USBD_CtlError>
      break;
 800d352:	bf00      	nop
  }

  return ret;
 800d354:	7bfb      	ldrb	r3, [r7, #15]
}
 800d356:	4618      	mov	r0, r3
 800d358:	3710      	adds	r7, #16
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	bf00      	nop

0800d360 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d36a:	2300      	movs	r3, #0
 800d36c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d376:	2b40      	cmp	r3, #64	; 0x40
 800d378:	d005      	beq.n	800d386 <USBD_StdItfReq+0x26>
 800d37a:	2b40      	cmp	r3, #64	; 0x40
 800d37c:	d852      	bhi.n	800d424 <USBD_StdItfReq+0xc4>
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d001      	beq.n	800d386 <USBD_StdItfReq+0x26>
 800d382:	2b20      	cmp	r3, #32
 800d384:	d14e      	bne.n	800d424 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d38c:	b2db      	uxtb	r3, r3
 800d38e:	3b01      	subs	r3, #1
 800d390:	2b02      	cmp	r3, #2
 800d392:	d840      	bhi.n	800d416 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	889b      	ldrh	r3, [r3, #4]
 800d398:	b2db      	uxtb	r3, r3
 800d39a:	2b01      	cmp	r3, #1
 800d39c:	d836      	bhi.n	800d40c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	889b      	ldrh	r3, [r3, #4]
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f7ff fed9 	bl	800d15e <USBD_CoreFindIF>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d3b0:	7bbb      	ldrb	r3, [r7, #14]
 800d3b2:	2bff      	cmp	r3, #255	; 0xff
 800d3b4:	d01d      	beq.n	800d3f2 <USBD_StdItfReq+0x92>
 800d3b6:	7bbb      	ldrb	r3, [r7, #14]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d11a      	bne.n	800d3f2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d3bc:	7bba      	ldrb	r2, [r7, #14]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	32ae      	adds	r2, #174	; 0xae
 800d3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00f      	beq.n	800d3ec <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d3cc:	7bba      	ldrb	r2, [r7, #14]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d3d4:	7bba      	ldrb	r2, [r7, #14]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	32ae      	adds	r2, #174	; 0xae
 800d3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	6839      	ldr	r1, [r7, #0]
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	4798      	blx	r3
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d3ea:	e004      	b.n	800d3f6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d3ec:	2303      	movs	r3, #3
 800d3ee:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d3f0:	e001      	b.n	800d3f6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d3f2:	2303      	movs	r3, #3
 800d3f4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	88db      	ldrh	r3, [r3, #6]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d110      	bne.n	800d420 <USBD_StdItfReq+0xc0>
 800d3fe:	7bfb      	ldrb	r3, [r7, #15]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10d      	bne.n	800d420 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f000 fdc7 	bl	800df98 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d40a:	e009      	b.n	800d420 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d40c:	6839      	ldr	r1, [r7, #0]
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f000 fcf7 	bl	800de02 <USBD_CtlError>
          break;
 800d414:	e004      	b.n	800d420 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d416:	6839      	ldr	r1, [r7, #0]
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f000 fcf2 	bl	800de02 <USBD_CtlError>
          break;
 800d41e:	e000      	b.n	800d422 <USBD_StdItfReq+0xc2>
          break;
 800d420:	bf00      	nop
      }
      break;
 800d422:	e004      	b.n	800d42e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d424:	6839      	ldr	r1, [r7, #0]
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f000 fceb 	bl	800de02 <USBD_CtlError>
      break;
 800d42c:	bf00      	nop
  }

  return ret;
 800d42e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d430:	4618      	mov	r0, r3
 800d432:	3710      	adds	r7, #16
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}

0800d438 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b084      	sub	sp, #16
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
 800d440:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d442:	2300      	movs	r3, #0
 800d444:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	889b      	ldrh	r3, [r3, #4]
 800d44a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d454:	2b40      	cmp	r3, #64	; 0x40
 800d456:	d007      	beq.n	800d468 <USBD_StdEPReq+0x30>
 800d458:	2b40      	cmp	r3, #64	; 0x40
 800d45a:	f200 817f 	bhi.w	800d75c <USBD_StdEPReq+0x324>
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d02a      	beq.n	800d4b8 <USBD_StdEPReq+0x80>
 800d462:	2b20      	cmp	r3, #32
 800d464:	f040 817a 	bne.w	800d75c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d468:	7bbb      	ldrb	r3, [r7, #14]
 800d46a:	4619      	mov	r1, r3
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f7ff fe83 	bl	800d178 <USBD_CoreFindEP>
 800d472:	4603      	mov	r3, r0
 800d474:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d476:	7b7b      	ldrb	r3, [r7, #13]
 800d478:	2bff      	cmp	r3, #255	; 0xff
 800d47a:	f000 8174 	beq.w	800d766 <USBD_StdEPReq+0x32e>
 800d47e:	7b7b      	ldrb	r3, [r7, #13]
 800d480:	2b00      	cmp	r3, #0
 800d482:	f040 8170 	bne.w	800d766 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d486:	7b7a      	ldrb	r2, [r7, #13]
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d48e:	7b7a      	ldrb	r2, [r7, #13]
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	32ae      	adds	r2, #174	; 0xae
 800d494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d498:	689b      	ldr	r3, [r3, #8]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	f000 8163 	beq.w	800d766 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d4a0:	7b7a      	ldrb	r2, [r7, #13]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	32ae      	adds	r2, #174	; 0xae
 800d4a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4aa:	689b      	ldr	r3, [r3, #8]
 800d4ac:	6839      	ldr	r1, [r7, #0]
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	4798      	blx	r3
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d4b6:	e156      	b.n	800d766 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	785b      	ldrb	r3, [r3, #1]
 800d4bc:	2b03      	cmp	r3, #3
 800d4be:	d008      	beq.n	800d4d2 <USBD_StdEPReq+0x9a>
 800d4c0:	2b03      	cmp	r3, #3
 800d4c2:	f300 8145 	bgt.w	800d750 <USBD_StdEPReq+0x318>
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	f000 809b 	beq.w	800d602 <USBD_StdEPReq+0x1ca>
 800d4cc:	2b01      	cmp	r3, #1
 800d4ce:	d03c      	beq.n	800d54a <USBD_StdEPReq+0x112>
 800d4d0:	e13e      	b.n	800d750 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4d8:	b2db      	uxtb	r3, r3
 800d4da:	2b02      	cmp	r3, #2
 800d4dc:	d002      	beq.n	800d4e4 <USBD_StdEPReq+0xac>
 800d4de:	2b03      	cmp	r3, #3
 800d4e0:	d016      	beq.n	800d510 <USBD_StdEPReq+0xd8>
 800d4e2:	e02c      	b.n	800d53e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d4e4:	7bbb      	ldrb	r3, [r7, #14]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d00d      	beq.n	800d506 <USBD_StdEPReq+0xce>
 800d4ea:	7bbb      	ldrb	r3, [r7, #14]
 800d4ec:	2b80      	cmp	r3, #128	; 0x80
 800d4ee:	d00a      	beq.n	800d506 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f001 f96f 	bl	800e7d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d4fa:	2180      	movs	r1, #128	; 0x80
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f001 f96b 	bl	800e7d8 <USBD_LL_StallEP>
 800d502:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d504:	e020      	b.n	800d548 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d506:	6839      	ldr	r1, [r7, #0]
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 fc7a 	bl	800de02 <USBD_CtlError>
              break;
 800d50e:	e01b      	b.n	800d548 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	885b      	ldrh	r3, [r3, #2]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d10e      	bne.n	800d536 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d518:	7bbb      	ldrb	r3, [r7, #14]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d00b      	beq.n	800d536 <USBD_StdEPReq+0xfe>
 800d51e:	7bbb      	ldrb	r3, [r7, #14]
 800d520:	2b80      	cmp	r3, #128	; 0x80
 800d522:	d008      	beq.n	800d536 <USBD_StdEPReq+0xfe>
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	88db      	ldrh	r3, [r3, #6]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d104      	bne.n	800d536 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d52c:	7bbb      	ldrb	r3, [r7, #14]
 800d52e:	4619      	mov	r1, r3
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f001 f951 	bl	800e7d8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d536:	6878      	ldr	r0, [r7, #4]
 800d538:	f000 fd2e 	bl	800df98 <USBD_CtlSendStatus>

              break;
 800d53c:	e004      	b.n	800d548 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d53e:	6839      	ldr	r1, [r7, #0]
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f000 fc5e 	bl	800de02 <USBD_CtlError>
              break;
 800d546:	bf00      	nop
          }
          break;
 800d548:	e107      	b.n	800d75a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d550:	b2db      	uxtb	r3, r3
 800d552:	2b02      	cmp	r3, #2
 800d554:	d002      	beq.n	800d55c <USBD_StdEPReq+0x124>
 800d556:	2b03      	cmp	r3, #3
 800d558:	d016      	beq.n	800d588 <USBD_StdEPReq+0x150>
 800d55a:	e04b      	b.n	800d5f4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d55c:	7bbb      	ldrb	r3, [r7, #14]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d00d      	beq.n	800d57e <USBD_StdEPReq+0x146>
 800d562:	7bbb      	ldrb	r3, [r7, #14]
 800d564:	2b80      	cmp	r3, #128	; 0x80
 800d566:	d00a      	beq.n	800d57e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d568:	7bbb      	ldrb	r3, [r7, #14]
 800d56a:	4619      	mov	r1, r3
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f001 f933 	bl	800e7d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d572:	2180      	movs	r1, #128	; 0x80
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f001 f92f 	bl	800e7d8 <USBD_LL_StallEP>
 800d57a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d57c:	e040      	b.n	800d600 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d57e:	6839      	ldr	r1, [r7, #0]
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f000 fc3e 	bl	800de02 <USBD_CtlError>
              break;
 800d586:	e03b      	b.n	800d600 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	885b      	ldrh	r3, [r3, #2]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d136      	bne.n	800d5fe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d590:	7bbb      	ldrb	r3, [r7, #14]
 800d592:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d596:	2b00      	cmp	r3, #0
 800d598:	d004      	beq.n	800d5a4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d59a:	7bbb      	ldrb	r3, [r7, #14]
 800d59c:	4619      	mov	r1, r3
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f001 f939 	bl	800e816 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f000 fcf7 	bl	800df98 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d5aa:	7bbb      	ldrb	r3, [r7, #14]
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f7ff fde2 	bl	800d178 <USBD_CoreFindEP>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d5b8:	7b7b      	ldrb	r3, [r7, #13]
 800d5ba:	2bff      	cmp	r3, #255	; 0xff
 800d5bc:	d01f      	beq.n	800d5fe <USBD_StdEPReq+0x1c6>
 800d5be:	7b7b      	ldrb	r3, [r7, #13]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d11c      	bne.n	800d5fe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d5c4:	7b7a      	ldrb	r2, [r7, #13]
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d5cc:	7b7a      	ldrb	r2, [r7, #13]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	32ae      	adds	r2, #174	; 0xae
 800d5d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5d6:	689b      	ldr	r3, [r3, #8]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d010      	beq.n	800d5fe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d5dc:	7b7a      	ldrb	r2, [r7, #13]
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	32ae      	adds	r2, #174	; 0xae
 800d5e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5e6:	689b      	ldr	r3, [r3, #8]
 800d5e8:	6839      	ldr	r1, [r7, #0]
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	4798      	blx	r3
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d5f2:	e004      	b.n	800d5fe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d5f4:	6839      	ldr	r1, [r7, #0]
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f000 fc03 	bl	800de02 <USBD_CtlError>
              break;
 800d5fc:	e000      	b.n	800d600 <USBD_StdEPReq+0x1c8>
              break;
 800d5fe:	bf00      	nop
          }
          break;
 800d600:	e0ab      	b.n	800d75a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	2b02      	cmp	r3, #2
 800d60c:	d002      	beq.n	800d614 <USBD_StdEPReq+0x1dc>
 800d60e:	2b03      	cmp	r3, #3
 800d610:	d032      	beq.n	800d678 <USBD_StdEPReq+0x240>
 800d612:	e097      	b.n	800d744 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d614:	7bbb      	ldrb	r3, [r7, #14]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d007      	beq.n	800d62a <USBD_StdEPReq+0x1f2>
 800d61a:	7bbb      	ldrb	r3, [r7, #14]
 800d61c:	2b80      	cmp	r3, #128	; 0x80
 800d61e:	d004      	beq.n	800d62a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d620:	6839      	ldr	r1, [r7, #0]
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f000 fbed 	bl	800de02 <USBD_CtlError>
                break;
 800d628:	e091      	b.n	800d74e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d62a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	da0b      	bge.n	800d64a <USBD_StdEPReq+0x212>
 800d632:	7bbb      	ldrb	r3, [r7, #14]
 800d634:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d638:	4613      	mov	r3, r2
 800d63a:	009b      	lsls	r3, r3, #2
 800d63c:	4413      	add	r3, r2
 800d63e:	009b      	lsls	r3, r3, #2
 800d640:	3310      	adds	r3, #16
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	4413      	add	r3, r2
 800d646:	3304      	adds	r3, #4
 800d648:	e00b      	b.n	800d662 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d64a:	7bbb      	ldrb	r3, [r7, #14]
 800d64c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d650:	4613      	mov	r3, r2
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	4413      	add	r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d65c:	687a      	ldr	r2, [r7, #4]
 800d65e:	4413      	add	r3, r2
 800d660:	3304      	adds	r3, #4
 800d662:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	2200      	movs	r2, #0
 800d668:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	2202      	movs	r2, #2
 800d66e:	4619      	mov	r1, r3
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f000 fc37 	bl	800dee4 <USBD_CtlSendData>
              break;
 800d676:	e06a      	b.n	800d74e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	da11      	bge.n	800d6a4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d680:	7bbb      	ldrb	r3, [r7, #14]
 800d682:	f003 020f 	and.w	r2, r3, #15
 800d686:	6879      	ldr	r1, [r7, #4]
 800d688:	4613      	mov	r3, r2
 800d68a:	009b      	lsls	r3, r3, #2
 800d68c:	4413      	add	r3, r2
 800d68e:	009b      	lsls	r3, r3, #2
 800d690:	440b      	add	r3, r1
 800d692:	3324      	adds	r3, #36	; 0x24
 800d694:	881b      	ldrh	r3, [r3, #0]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d117      	bne.n	800d6ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d69a:	6839      	ldr	r1, [r7, #0]
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f000 fbb0 	bl	800de02 <USBD_CtlError>
                  break;
 800d6a2:	e054      	b.n	800d74e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d6a4:	7bbb      	ldrb	r3, [r7, #14]
 800d6a6:	f003 020f 	and.w	r2, r3, #15
 800d6aa:	6879      	ldr	r1, [r7, #4]
 800d6ac:	4613      	mov	r3, r2
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4413      	add	r3, r2
 800d6b2:	009b      	lsls	r3, r3, #2
 800d6b4:	440b      	add	r3, r1
 800d6b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d6ba:	881b      	ldrh	r3, [r3, #0]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d104      	bne.n	800d6ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d6c0:	6839      	ldr	r1, [r7, #0]
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f000 fb9d 	bl	800de02 <USBD_CtlError>
                  break;
 800d6c8:	e041      	b.n	800d74e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	da0b      	bge.n	800d6ea <USBD_StdEPReq+0x2b2>
 800d6d2:	7bbb      	ldrb	r3, [r7, #14]
 800d6d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d6d8:	4613      	mov	r3, r2
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	4413      	add	r3, r2
 800d6de:	009b      	lsls	r3, r3, #2
 800d6e0:	3310      	adds	r3, #16
 800d6e2:	687a      	ldr	r2, [r7, #4]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	3304      	adds	r3, #4
 800d6e8:	e00b      	b.n	800d702 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d6ea:	7bbb      	ldrb	r3, [r7, #14]
 800d6ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6f0:	4613      	mov	r3, r2
 800d6f2:	009b      	lsls	r3, r3, #2
 800d6f4:	4413      	add	r3, r2
 800d6f6:	009b      	lsls	r3, r3, #2
 800d6f8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d6fc:	687a      	ldr	r2, [r7, #4]
 800d6fe:	4413      	add	r3, r2
 800d700:	3304      	adds	r3, #4
 800d702:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d704:	7bbb      	ldrb	r3, [r7, #14]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d002      	beq.n	800d710 <USBD_StdEPReq+0x2d8>
 800d70a:	7bbb      	ldrb	r3, [r7, #14]
 800d70c:	2b80      	cmp	r3, #128	; 0x80
 800d70e:	d103      	bne.n	800d718 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	2200      	movs	r2, #0
 800d714:	601a      	str	r2, [r3, #0]
 800d716:	e00e      	b.n	800d736 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d718:	7bbb      	ldrb	r3, [r7, #14]
 800d71a:	4619      	mov	r1, r3
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f001 f899 	bl	800e854 <USBD_LL_IsStallEP>
 800d722:	4603      	mov	r3, r0
 800d724:	2b00      	cmp	r3, #0
 800d726:	d003      	beq.n	800d730 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	2201      	movs	r2, #1
 800d72c:	601a      	str	r2, [r3, #0]
 800d72e:	e002      	b.n	800d736 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d730:	68bb      	ldr	r3, [r7, #8]
 800d732:	2200      	movs	r2, #0
 800d734:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	2202      	movs	r2, #2
 800d73a:	4619      	mov	r1, r3
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f000 fbd1 	bl	800dee4 <USBD_CtlSendData>
              break;
 800d742:	e004      	b.n	800d74e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d744:	6839      	ldr	r1, [r7, #0]
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f000 fb5b 	bl	800de02 <USBD_CtlError>
              break;
 800d74c:	bf00      	nop
          }
          break;
 800d74e:	e004      	b.n	800d75a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d750:	6839      	ldr	r1, [r7, #0]
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f000 fb55 	bl	800de02 <USBD_CtlError>
          break;
 800d758:	bf00      	nop
      }
      break;
 800d75a:	e005      	b.n	800d768 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d75c:	6839      	ldr	r1, [r7, #0]
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 fb4f 	bl	800de02 <USBD_CtlError>
      break;
 800d764:	e000      	b.n	800d768 <USBD_StdEPReq+0x330>
      break;
 800d766:	bf00      	nop
  }

  return ret;
 800d768:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3710      	adds	r7, #16
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}
	...

0800d774 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d77e:	2300      	movs	r3, #0
 800d780:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d782:	2300      	movs	r3, #0
 800d784:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d786:	2300      	movs	r3, #0
 800d788:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	885b      	ldrh	r3, [r3, #2]
 800d78e:	0a1b      	lsrs	r3, r3, #8
 800d790:	b29b      	uxth	r3, r3
 800d792:	3b01      	subs	r3, #1
 800d794:	2b06      	cmp	r3, #6
 800d796:	f200 8128 	bhi.w	800d9ea <USBD_GetDescriptor+0x276>
 800d79a:	a201      	add	r2, pc, #4	; (adr r2, 800d7a0 <USBD_GetDescriptor+0x2c>)
 800d79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7a0:	0800d7bd 	.word	0x0800d7bd
 800d7a4:	0800d7d5 	.word	0x0800d7d5
 800d7a8:	0800d815 	.word	0x0800d815
 800d7ac:	0800d9eb 	.word	0x0800d9eb
 800d7b0:	0800d9eb 	.word	0x0800d9eb
 800d7b4:	0800d98b 	.word	0x0800d98b
 800d7b8:	0800d9b7 	.word	0x0800d9b7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	687a      	ldr	r2, [r7, #4]
 800d7c6:	7c12      	ldrb	r2, [r2, #16]
 800d7c8:	f107 0108 	add.w	r1, r7, #8
 800d7cc:	4610      	mov	r0, r2
 800d7ce:	4798      	blx	r3
 800d7d0:	60f8      	str	r0, [r7, #12]
      break;
 800d7d2:	e112      	b.n	800d9fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	7c1b      	ldrb	r3, [r3, #16]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10d      	bne.n	800d7f8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7e4:	f107 0208 	add.w	r2, r7, #8
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	4798      	blx	r3
 800d7ec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	3301      	adds	r3, #1
 800d7f2:	2202      	movs	r2, #2
 800d7f4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d7f6:	e100      	b.n	800d9fa <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d7fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d800:	f107 0208 	add.w	r2, r7, #8
 800d804:	4610      	mov	r0, r2
 800d806:	4798      	blx	r3
 800d808:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	3301      	adds	r3, #1
 800d80e:	2202      	movs	r2, #2
 800d810:	701a      	strb	r2, [r3, #0]
      break;
 800d812:	e0f2      	b.n	800d9fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	885b      	ldrh	r3, [r3, #2]
 800d818:	b2db      	uxtb	r3, r3
 800d81a:	2b05      	cmp	r3, #5
 800d81c:	f200 80ac 	bhi.w	800d978 <USBD_GetDescriptor+0x204>
 800d820:	a201      	add	r2, pc, #4	; (adr r2, 800d828 <USBD_GetDescriptor+0xb4>)
 800d822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d826:	bf00      	nop
 800d828:	0800d841 	.word	0x0800d841
 800d82c:	0800d875 	.word	0x0800d875
 800d830:	0800d8a9 	.word	0x0800d8a9
 800d834:	0800d8dd 	.word	0x0800d8dd
 800d838:	0800d911 	.word	0x0800d911
 800d83c:	0800d945 	.word	0x0800d945
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d00b      	beq.n	800d864 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	687a      	ldr	r2, [r7, #4]
 800d856:	7c12      	ldrb	r2, [r2, #16]
 800d858:	f107 0108 	add.w	r1, r7, #8
 800d85c:	4610      	mov	r0, r2
 800d85e:	4798      	blx	r3
 800d860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d862:	e091      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d864:	6839      	ldr	r1, [r7, #0]
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f000 facb 	bl	800de02 <USBD_CtlError>
            err++;
 800d86c:	7afb      	ldrb	r3, [r7, #11]
 800d86e:	3301      	adds	r3, #1
 800d870:	72fb      	strb	r3, [r7, #11]
          break;
 800d872:	e089      	b.n	800d988 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d87a:	689b      	ldr	r3, [r3, #8]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d00b      	beq.n	800d898 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	687a      	ldr	r2, [r7, #4]
 800d88a:	7c12      	ldrb	r2, [r2, #16]
 800d88c:	f107 0108 	add.w	r1, r7, #8
 800d890:	4610      	mov	r0, r2
 800d892:	4798      	blx	r3
 800d894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d896:	e077      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d898:	6839      	ldr	r1, [r7, #0]
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f000 fab1 	bl	800de02 <USBD_CtlError>
            err++;
 800d8a0:	7afb      	ldrb	r3, [r7, #11]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	72fb      	strb	r3, [r7, #11]
          break;
 800d8a6:	e06f      	b.n	800d988 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8ae:	68db      	ldr	r3, [r3, #12]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d00b      	beq.n	800d8cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	687a      	ldr	r2, [r7, #4]
 800d8be:	7c12      	ldrb	r2, [r2, #16]
 800d8c0:	f107 0108 	add.w	r1, r7, #8
 800d8c4:	4610      	mov	r0, r2
 800d8c6:	4798      	blx	r3
 800d8c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8ca:	e05d      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8cc:	6839      	ldr	r1, [r7, #0]
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f000 fa97 	bl	800de02 <USBD_CtlError>
            err++;
 800d8d4:	7afb      	ldrb	r3, [r7, #11]
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	72fb      	strb	r3, [r7, #11]
          break;
 800d8da:	e055      	b.n	800d988 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8e2:	691b      	ldr	r3, [r3, #16]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d00b      	beq.n	800d900 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8ee:	691b      	ldr	r3, [r3, #16]
 800d8f0:	687a      	ldr	r2, [r7, #4]
 800d8f2:	7c12      	ldrb	r2, [r2, #16]
 800d8f4:	f107 0108 	add.w	r1, r7, #8
 800d8f8:	4610      	mov	r0, r2
 800d8fa:	4798      	blx	r3
 800d8fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8fe:	e043      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d900:	6839      	ldr	r1, [r7, #0]
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f000 fa7d 	bl	800de02 <USBD_CtlError>
            err++;
 800d908:	7afb      	ldrb	r3, [r7, #11]
 800d90a:	3301      	adds	r3, #1
 800d90c:	72fb      	strb	r3, [r7, #11]
          break;
 800d90e:	e03b      	b.n	800d988 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d916:	695b      	ldr	r3, [r3, #20]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d00b      	beq.n	800d934 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d922:	695b      	ldr	r3, [r3, #20]
 800d924:	687a      	ldr	r2, [r7, #4]
 800d926:	7c12      	ldrb	r2, [r2, #16]
 800d928:	f107 0108 	add.w	r1, r7, #8
 800d92c:	4610      	mov	r0, r2
 800d92e:	4798      	blx	r3
 800d930:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d932:	e029      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d934:	6839      	ldr	r1, [r7, #0]
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 fa63 	bl	800de02 <USBD_CtlError>
            err++;
 800d93c:	7afb      	ldrb	r3, [r7, #11]
 800d93e:	3301      	adds	r3, #1
 800d940:	72fb      	strb	r3, [r7, #11]
          break;
 800d942:	e021      	b.n	800d988 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d94a:	699b      	ldr	r3, [r3, #24]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d00b      	beq.n	800d968 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d956:	699b      	ldr	r3, [r3, #24]
 800d958:	687a      	ldr	r2, [r7, #4]
 800d95a:	7c12      	ldrb	r2, [r2, #16]
 800d95c:	f107 0108 	add.w	r1, r7, #8
 800d960:	4610      	mov	r0, r2
 800d962:	4798      	blx	r3
 800d964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d966:	e00f      	b.n	800d988 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d968:	6839      	ldr	r1, [r7, #0]
 800d96a:	6878      	ldr	r0, [r7, #4]
 800d96c:	f000 fa49 	bl	800de02 <USBD_CtlError>
            err++;
 800d970:	7afb      	ldrb	r3, [r7, #11]
 800d972:	3301      	adds	r3, #1
 800d974:	72fb      	strb	r3, [r7, #11]
          break;
 800d976:	e007      	b.n	800d988 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d978:	6839      	ldr	r1, [r7, #0]
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 fa41 	bl	800de02 <USBD_CtlError>
          err++;
 800d980:	7afb      	ldrb	r3, [r7, #11]
 800d982:	3301      	adds	r3, #1
 800d984:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d986:	bf00      	nop
      }
      break;
 800d988:	e037      	b.n	800d9fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	7c1b      	ldrb	r3, [r3, #16]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d109      	bne.n	800d9a6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d99a:	f107 0208 	add.w	r2, r7, #8
 800d99e:	4610      	mov	r0, r2
 800d9a0:	4798      	blx	r3
 800d9a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9a4:	e029      	b.n	800d9fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d9a6:	6839      	ldr	r1, [r7, #0]
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f000 fa2a 	bl	800de02 <USBD_CtlError>
        err++;
 800d9ae:	7afb      	ldrb	r3, [r7, #11]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	72fb      	strb	r3, [r7, #11]
      break;
 800d9b4:	e021      	b.n	800d9fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	7c1b      	ldrb	r3, [r3, #16]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d10d      	bne.n	800d9da <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9c6:	f107 0208 	add.w	r2, r7, #8
 800d9ca:	4610      	mov	r0, r2
 800d9cc:	4798      	blx	r3
 800d9ce:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	2207      	movs	r2, #7
 800d9d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9d8:	e00f      	b.n	800d9fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d9da:	6839      	ldr	r1, [r7, #0]
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f000 fa10 	bl	800de02 <USBD_CtlError>
        err++;
 800d9e2:	7afb      	ldrb	r3, [r7, #11]
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	72fb      	strb	r3, [r7, #11]
      break;
 800d9e8:	e007      	b.n	800d9fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d9ea:	6839      	ldr	r1, [r7, #0]
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	f000 fa08 	bl	800de02 <USBD_CtlError>
      err++;
 800d9f2:	7afb      	ldrb	r3, [r7, #11]
 800d9f4:	3301      	adds	r3, #1
 800d9f6:	72fb      	strb	r3, [r7, #11]
      break;
 800d9f8:	bf00      	nop
  }

  if (err != 0U)
 800d9fa:	7afb      	ldrb	r3, [r7, #11]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d11e      	bne.n	800da3e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	88db      	ldrh	r3, [r3, #6]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d016      	beq.n	800da36 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800da08:	893b      	ldrh	r3, [r7, #8]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d00e      	beq.n	800da2c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	88da      	ldrh	r2, [r3, #6]
 800da12:	893b      	ldrh	r3, [r7, #8]
 800da14:	4293      	cmp	r3, r2
 800da16:	bf28      	it	cs
 800da18:	4613      	movcs	r3, r2
 800da1a:	b29b      	uxth	r3, r3
 800da1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800da1e:	893b      	ldrh	r3, [r7, #8]
 800da20:	461a      	mov	r2, r3
 800da22:	68f9      	ldr	r1, [r7, #12]
 800da24:	6878      	ldr	r0, [r7, #4]
 800da26:	f000 fa5d 	bl	800dee4 <USBD_CtlSendData>
 800da2a:	e009      	b.n	800da40 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800da2c:	6839      	ldr	r1, [r7, #0]
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f000 f9e7 	bl	800de02 <USBD_CtlError>
 800da34:	e004      	b.n	800da40 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 faae 	bl	800df98 <USBD_CtlSendStatus>
 800da3c:	e000      	b.n	800da40 <USBD_GetDescriptor+0x2cc>
    return;
 800da3e:	bf00      	nop
  }
}
 800da40:	3710      	adds	r7, #16
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
 800da46:	bf00      	nop

0800da48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
 800da50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	889b      	ldrh	r3, [r3, #4]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d131      	bne.n	800dabe <USBD_SetAddress+0x76>
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	88db      	ldrh	r3, [r3, #6]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d12d      	bne.n	800dabe <USBD_SetAddress+0x76>
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	885b      	ldrh	r3, [r3, #2]
 800da66:	2b7f      	cmp	r3, #127	; 0x7f
 800da68:	d829      	bhi.n	800dabe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	885b      	ldrh	r3, [r3, #2]
 800da6e:	b2db      	uxtb	r3, r3
 800da70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	2b03      	cmp	r3, #3
 800da80:	d104      	bne.n	800da8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800da82:	6839      	ldr	r1, [r7, #0]
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f000 f9bc 	bl	800de02 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da8a:	e01d      	b.n	800dac8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	7bfa      	ldrb	r2, [r7, #15]
 800da90:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800da94:	7bfb      	ldrb	r3, [r7, #15]
 800da96:	4619      	mov	r1, r3
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f000 ff07 	bl	800e8ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f000 fa7a 	bl	800df98 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800daa4:	7bfb      	ldrb	r3, [r7, #15]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d004      	beq.n	800dab4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2202      	movs	r2, #2
 800daae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dab2:	e009      	b.n	800dac8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2201      	movs	r2, #1
 800dab8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dabc:	e004      	b.n	800dac8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dabe:	6839      	ldr	r1, [r7, #0]
 800dac0:	6878      	ldr	r0, [r7, #4]
 800dac2:	f000 f99e 	bl	800de02 <USBD_CtlError>
  }
}
 800dac6:	bf00      	nop
 800dac8:	bf00      	nop
 800daca:	3710      	adds	r7, #16
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}

0800dad0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b084      	sub	sp, #16
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
 800dad8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dada:	2300      	movs	r3, #0
 800dadc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	885b      	ldrh	r3, [r3, #2]
 800dae2:	b2da      	uxtb	r2, r3
 800dae4:	4b4e      	ldr	r3, [pc, #312]	; (800dc20 <USBD_SetConfig+0x150>)
 800dae6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dae8:	4b4d      	ldr	r3, [pc, #308]	; (800dc20 <USBD_SetConfig+0x150>)
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	2b01      	cmp	r3, #1
 800daee:	d905      	bls.n	800dafc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800daf0:	6839      	ldr	r1, [r7, #0]
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f000 f985 	bl	800de02 <USBD_CtlError>
    return USBD_FAIL;
 800daf8:	2303      	movs	r3, #3
 800dafa:	e08c      	b.n	800dc16 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db02:	b2db      	uxtb	r3, r3
 800db04:	2b02      	cmp	r3, #2
 800db06:	d002      	beq.n	800db0e <USBD_SetConfig+0x3e>
 800db08:	2b03      	cmp	r3, #3
 800db0a:	d029      	beq.n	800db60 <USBD_SetConfig+0x90>
 800db0c:	e075      	b.n	800dbfa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800db0e:	4b44      	ldr	r3, [pc, #272]	; (800dc20 <USBD_SetConfig+0x150>)
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d020      	beq.n	800db58 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800db16:	4b42      	ldr	r3, [pc, #264]	; (800dc20 <USBD_SetConfig+0x150>)
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	461a      	mov	r2, r3
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800db20:	4b3f      	ldr	r3, [pc, #252]	; (800dc20 <USBD_SetConfig+0x150>)
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	4619      	mov	r1, r3
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f7fe ffe7 	bl	800cafa <USBD_SetClassConfig>
 800db2c:	4603      	mov	r3, r0
 800db2e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800db30:	7bfb      	ldrb	r3, [r7, #15]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d008      	beq.n	800db48 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800db36:	6839      	ldr	r1, [r7, #0]
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	f000 f962 	bl	800de02 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2202      	movs	r2, #2
 800db42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db46:	e065      	b.n	800dc14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f000 fa25 	bl	800df98 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2203      	movs	r2, #3
 800db52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800db56:	e05d      	b.n	800dc14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f000 fa1d 	bl	800df98 <USBD_CtlSendStatus>
      break;
 800db5e:	e059      	b.n	800dc14 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800db60:	4b2f      	ldr	r3, [pc, #188]	; (800dc20 <USBD_SetConfig+0x150>)
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d112      	bne.n	800db8e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2202      	movs	r2, #2
 800db6c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800db70:	4b2b      	ldr	r3, [pc, #172]	; (800dc20 <USBD_SetConfig+0x150>)
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	461a      	mov	r2, r3
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800db7a:	4b29      	ldr	r3, [pc, #164]	; (800dc20 <USBD_SetConfig+0x150>)
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	4619      	mov	r1, r3
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f7fe ffd6 	bl	800cb32 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 fa06 	bl	800df98 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db8c:	e042      	b.n	800dc14 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800db8e:	4b24      	ldr	r3, [pc, #144]	; (800dc20 <USBD_SetConfig+0x150>)
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	461a      	mov	r2, r3
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	685b      	ldr	r3, [r3, #4]
 800db98:	429a      	cmp	r2, r3
 800db9a:	d02a      	beq.n	800dbf2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	685b      	ldr	r3, [r3, #4]
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	4619      	mov	r1, r3
 800dba4:	6878      	ldr	r0, [r7, #4]
 800dba6:	f7fe ffc4 	bl	800cb32 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dbaa:	4b1d      	ldr	r3, [pc, #116]	; (800dc20 <USBD_SetConfig+0x150>)
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	461a      	mov	r2, r3
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dbb4:	4b1a      	ldr	r3, [pc, #104]	; (800dc20 <USBD_SetConfig+0x150>)
 800dbb6:	781b      	ldrb	r3, [r3, #0]
 800dbb8:	4619      	mov	r1, r3
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f7fe ff9d 	bl	800cafa <USBD_SetClassConfig>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dbc4:	7bfb      	ldrb	r3, [r7, #15]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d00f      	beq.n	800dbea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800dbca:	6839      	ldr	r1, [r7, #0]
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f000 f918 	bl	800de02 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	4619      	mov	r1, r3
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f7fe ffa9 	bl	800cb32 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2202      	movs	r2, #2
 800dbe4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800dbe8:	e014      	b.n	800dc14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 f9d4 	bl	800df98 <USBD_CtlSendStatus>
      break;
 800dbf0:	e010      	b.n	800dc14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f000 f9d0 	bl	800df98 <USBD_CtlSendStatus>
      break;
 800dbf8:	e00c      	b.n	800dc14 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dbfa:	6839      	ldr	r1, [r7, #0]
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 f900 	bl	800de02 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dc02:	4b07      	ldr	r3, [pc, #28]	; (800dc20 <USBD_SetConfig+0x150>)
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	4619      	mov	r1, r3
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f7fe ff92 	bl	800cb32 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dc0e:	2303      	movs	r3, #3
 800dc10:	73fb      	strb	r3, [r7, #15]
      break;
 800dc12:	bf00      	nop
  }

  return ret;
 800dc14:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	3710      	adds	r7, #16
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}
 800dc1e:	bf00      	nop
 800dc20:	20004604 	.word	0x20004604

0800dc24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b082      	sub	sp, #8
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	88db      	ldrh	r3, [r3, #6]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d004      	beq.n	800dc40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dc36:	6839      	ldr	r1, [r7, #0]
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f000 f8e2 	bl	800de02 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dc3e:	e023      	b.n	800dc88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc46:	b2db      	uxtb	r3, r3
 800dc48:	2b02      	cmp	r3, #2
 800dc4a:	dc02      	bgt.n	800dc52 <USBD_GetConfig+0x2e>
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	dc03      	bgt.n	800dc58 <USBD_GetConfig+0x34>
 800dc50:	e015      	b.n	800dc7e <USBD_GetConfig+0x5a>
 800dc52:	2b03      	cmp	r3, #3
 800dc54:	d00b      	beq.n	800dc6e <USBD_GetConfig+0x4a>
 800dc56:	e012      	b.n	800dc7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	3308      	adds	r3, #8
 800dc62:	2201      	movs	r2, #1
 800dc64:	4619      	mov	r1, r3
 800dc66:	6878      	ldr	r0, [r7, #4]
 800dc68:	f000 f93c 	bl	800dee4 <USBD_CtlSendData>
        break;
 800dc6c:	e00c      	b.n	800dc88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	3304      	adds	r3, #4
 800dc72:	2201      	movs	r2, #1
 800dc74:	4619      	mov	r1, r3
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f000 f934 	bl	800dee4 <USBD_CtlSendData>
        break;
 800dc7c:	e004      	b.n	800dc88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dc7e:	6839      	ldr	r1, [r7, #0]
 800dc80:	6878      	ldr	r0, [r7, #4]
 800dc82:	f000 f8be 	bl	800de02 <USBD_CtlError>
        break;
 800dc86:	bf00      	nop
}
 800dc88:	bf00      	nop
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	3b01      	subs	r3, #1
 800dca4:	2b02      	cmp	r3, #2
 800dca6:	d81e      	bhi.n	800dce6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	88db      	ldrh	r3, [r3, #6]
 800dcac:	2b02      	cmp	r3, #2
 800dcae:	d004      	beq.n	800dcba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dcb0:	6839      	ldr	r1, [r7, #0]
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f000 f8a5 	bl	800de02 <USBD_CtlError>
        break;
 800dcb8:	e01a      	b.n	800dcf0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2201      	movs	r2, #1
 800dcbe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d005      	beq.n	800dcd6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	68db      	ldr	r3, [r3, #12]
 800dcce:	f043 0202 	orr.w	r2, r3, #2
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	330c      	adds	r3, #12
 800dcda:	2202      	movs	r2, #2
 800dcdc:	4619      	mov	r1, r3
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 f900 	bl	800dee4 <USBD_CtlSendData>
      break;
 800dce4:	e004      	b.n	800dcf0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dce6:	6839      	ldr	r1, [r7, #0]
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f000 f88a 	bl	800de02 <USBD_CtlError>
      break;
 800dcee:	bf00      	nop
  }
}
 800dcf0:	bf00      	nop
 800dcf2:	3708      	adds	r7, #8
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}

0800dcf8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b082      	sub	sp, #8
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	885b      	ldrh	r3, [r3, #2]
 800dd06:	2b01      	cmp	r3, #1
 800dd08:	d107      	bne.n	800dd1a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f000 f940 	bl	800df98 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dd18:	e013      	b.n	800dd42 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	885b      	ldrh	r3, [r3, #2]
 800dd1e:	2b02      	cmp	r3, #2
 800dd20:	d10b      	bne.n	800dd3a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	889b      	ldrh	r3, [r3, #4]
 800dd26:	0a1b      	lsrs	r3, r3, #8
 800dd28:	b29b      	uxth	r3, r3
 800dd2a:	b2da      	uxtb	r2, r3
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f000 f930 	bl	800df98 <USBD_CtlSendStatus>
}
 800dd38:	e003      	b.n	800dd42 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800dd3a:	6839      	ldr	r1, [r7, #0]
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 f860 	bl	800de02 <USBD_CtlError>
}
 800dd42:	bf00      	nop
 800dd44:	3708      	adds	r7, #8
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}

0800dd4a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd4a:	b580      	push	{r7, lr}
 800dd4c:	b082      	sub	sp, #8
 800dd4e:	af00      	add	r7, sp, #0
 800dd50:	6078      	str	r0, [r7, #4]
 800dd52:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	3b01      	subs	r3, #1
 800dd5e:	2b02      	cmp	r3, #2
 800dd60:	d80b      	bhi.n	800dd7a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	885b      	ldrh	r3, [r3, #2]
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d10c      	bne.n	800dd84 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f000 f910 	bl	800df98 <USBD_CtlSendStatus>
      }
      break;
 800dd78:	e004      	b.n	800dd84 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dd7a:	6839      	ldr	r1, [r7, #0]
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 f840 	bl	800de02 <USBD_CtlError>
      break;
 800dd82:	e000      	b.n	800dd86 <USBD_ClrFeature+0x3c>
      break;
 800dd84:	bf00      	nop
  }
}
 800dd86:	bf00      	nop
 800dd88:	3708      	adds	r7, #8
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}

0800dd8e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dd8e:	b580      	push	{r7, lr}
 800dd90:	b084      	sub	sp, #16
 800dd92:	af00      	add	r7, sp, #0
 800dd94:	6078      	str	r0, [r7, #4]
 800dd96:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	781a      	ldrb	r2, [r3, #0]
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	3301      	adds	r3, #1
 800dda8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	781a      	ldrb	r2, [r3, #0]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ddb8:	68f8      	ldr	r0, [r7, #12]
 800ddba:	f7ff fa41 	bl	800d240 <SWAPBYTE>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	461a      	mov	r2, r3
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	3301      	adds	r3, #1
 800ddca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	3301      	adds	r3, #1
 800ddd0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ddd2:	68f8      	ldr	r0, [r7, #12]
 800ddd4:	f7ff fa34 	bl	800d240 <SWAPBYTE>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	461a      	mov	r2, r3
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	3301      	adds	r3, #1
 800dde4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	3301      	adds	r3, #1
 800ddea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f7ff fa27 	bl	800d240 <SWAPBYTE>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	461a      	mov	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	80da      	strh	r2, [r3, #6]
}
 800ddfa:	bf00      	nop
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}

0800de02 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de02:	b580      	push	{r7, lr}
 800de04:	b082      	sub	sp, #8
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
 800de0a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800de0c:	2180      	movs	r1, #128	; 0x80
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fce2 	bl	800e7d8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800de14:	2100      	movs	r1, #0
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f000 fcde 	bl	800e7d8 <USBD_LL_StallEP>
}
 800de1c:	bf00      	nop
 800de1e:	3708      	adds	r7, #8
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}

0800de24 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b086      	sub	sp, #24
 800de28:	af00      	add	r7, sp, #0
 800de2a:	60f8      	str	r0, [r7, #12]
 800de2c:	60b9      	str	r1, [r7, #8]
 800de2e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800de30:	2300      	movs	r3, #0
 800de32:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d036      	beq.n	800dea8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800de3e:	6938      	ldr	r0, [r7, #16]
 800de40:	f000 f836 	bl	800deb0 <USBD_GetLen>
 800de44:	4603      	mov	r3, r0
 800de46:	3301      	adds	r3, #1
 800de48:	b29b      	uxth	r3, r3
 800de4a:	005b      	lsls	r3, r3, #1
 800de4c:	b29a      	uxth	r2, r3
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800de52:	7dfb      	ldrb	r3, [r7, #23]
 800de54:	68ba      	ldr	r2, [r7, #8]
 800de56:	4413      	add	r3, r2
 800de58:	687a      	ldr	r2, [r7, #4]
 800de5a:	7812      	ldrb	r2, [r2, #0]
 800de5c:	701a      	strb	r2, [r3, #0]
  idx++;
 800de5e:	7dfb      	ldrb	r3, [r7, #23]
 800de60:	3301      	adds	r3, #1
 800de62:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800de64:	7dfb      	ldrb	r3, [r7, #23]
 800de66:	68ba      	ldr	r2, [r7, #8]
 800de68:	4413      	add	r3, r2
 800de6a:	2203      	movs	r2, #3
 800de6c:	701a      	strb	r2, [r3, #0]
  idx++;
 800de6e:	7dfb      	ldrb	r3, [r7, #23]
 800de70:	3301      	adds	r3, #1
 800de72:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800de74:	e013      	b.n	800de9e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800de76:	7dfb      	ldrb	r3, [r7, #23]
 800de78:	68ba      	ldr	r2, [r7, #8]
 800de7a:	4413      	add	r3, r2
 800de7c:	693a      	ldr	r2, [r7, #16]
 800de7e:	7812      	ldrb	r2, [r2, #0]
 800de80:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800de82:	693b      	ldr	r3, [r7, #16]
 800de84:	3301      	adds	r3, #1
 800de86:	613b      	str	r3, [r7, #16]
    idx++;
 800de88:	7dfb      	ldrb	r3, [r7, #23]
 800de8a:	3301      	adds	r3, #1
 800de8c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800de8e:	7dfb      	ldrb	r3, [r7, #23]
 800de90:	68ba      	ldr	r2, [r7, #8]
 800de92:	4413      	add	r3, r2
 800de94:	2200      	movs	r2, #0
 800de96:	701a      	strb	r2, [r3, #0]
    idx++;
 800de98:	7dfb      	ldrb	r3, [r7, #23]
 800de9a:	3301      	adds	r3, #1
 800de9c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d1e7      	bne.n	800de76 <USBD_GetString+0x52>
 800dea6:	e000      	b.n	800deaa <USBD_GetString+0x86>
    return;
 800dea8:	bf00      	nop
  }
}
 800deaa:	3718      	adds	r7, #24
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}

0800deb0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800deb0:	b480      	push	{r7}
 800deb2:	b085      	sub	sp, #20
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800deb8:	2300      	movs	r3, #0
 800deba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dec0:	e005      	b.n	800dece <USBD_GetLen+0x1e>
  {
    len++;
 800dec2:	7bfb      	ldrb	r3, [r7, #15]
 800dec4:	3301      	adds	r3, #1
 800dec6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	3301      	adds	r3, #1
 800decc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dece:	68bb      	ldr	r3, [r7, #8]
 800ded0:	781b      	ldrb	r3, [r3, #0]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d1f5      	bne.n	800dec2 <USBD_GetLen+0x12>
  }

  return len;
 800ded6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ded8:	4618      	mov	r0, r3
 800deda:	3714      	adds	r7, #20
 800dedc:	46bd      	mov	sp, r7
 800dede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee2:	4770      	bx	lr

0800dee4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b084      	sub	sp, #16
 800dee8:	af00      	add	r7, sp, #0
 800deea:	60f8      	str	r0, [r7, #12]
 800deec:	60b9      	str	r1, [r7, #8]
 800deee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2202      	movs	r2, #2
 800def4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	687a      	ldr	r2, [r7, #4]
 800df02:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	68ba      	ldr	r2, [r7, #8]
 800df08:	2100      	movs	r1, #0
 800df0a:	68f8      	ldr	r0, [r7, #12]
 800df0c:	f000 fced 	bl	800e8ea <USBD_LL_Transmit>

  return USBD_OK;
 800df10:	2300      	movs	r3, #0
}
 800df12:	4618      	mov	r0, r3
 800df14:	3710      	adds	r7, #16
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}

0800df1a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800df1a:	b580      	push	{r7, lr}
 800df1c:	b084      	sub	sp, #16
 800df1e:	af00      	add	r7, sp, #0
 800df20:	60f8      	str	r0, [r7, #12]
 800df22:	60b9      	str	r1, [r7, #8]
 800df24:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	68ba      	ldr	r2, [r7, #8]
 800df2a:	2100      	movs	r1, #0
 800df2c:	68f8      	ldr	r0, [r7, #12]
 800df2e:	f000 fcdc 	bl	800e8ea <USBD_LL_Transmit>

  return USBD_OK;
 800df32:	2300      	movs	r3, #0
}
 800df34:	4618      	mov	r0, r3
 800df36:	3710      	adds	r7, #16
 800df38:	46bd      	mov	sp, r7
 800df3a:	bd80      	pop	{r7, pc}

0800df3c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b084      	sub	sp, #16
 800df40:	af00      	add	r7, sp, #0
 800df42:	60f8      	str	r0, [r7, #12]
 800df44:	60b9      	str	r1, [r7, #8]
 800df46:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2203      	movs	r2, #3
 800df4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	687a      	ldr	r2, [r7, #4]
 800df54:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	687a      	ldr	r2, [r7, #4]
 800df5c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	68ba      	ldr	r2, [r7, #8]
 800df64:	2100      	movs	r1, #0
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f000 fce0 	bl	800e92c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df6c:	2300      	movs	r3, #0
}
 800df6e:	4618      	mov	r0, r3
 800df70:	3710      	adds	r7, #16
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}

0800df76 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800df76:	b580      	push	{r7, lr}
 800df78:	b084      	sub	sp, #16
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	60f8      	str	r0, [r7, #12]
 800df7e:	60b9      	str	r1, [r7, #8]
 800df80:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	68ba      	ldr	r2, [r7, #8]
 800df86:	2100      	movs	r1, #0
 800df88:	68f8      	ldr	r0, [r7, #12]
 800df8a:	f000 fccf 	bl	800e92c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df8e:	2300      	movs	r3, #0
}
 800df90:	4618      	mov	r0, r3
 800df92:	3710      	adds	r7, #16
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b082      	sub	sp, #8
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	2204      	movs	r2, #4
 800dfa4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	2200      	movs	r2, #0
 800dfac:	2100      	movs	r1, #0
 800dfae:	6878      	ldr	r0, [r7, #4]
 800dfb0:	f000 fc9b 	bl	800e8ea <USBD_LL_Transmit>

  return USBD_OK;
 800dfb4:	2300      	movs	r3, #0
}
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	3708      	adds	r7, #8
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	bd80      	pop	{r7, pc}

0800dfbe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800dfbe:	b580      	push	{r7, lr}
 800dfc0:	b082      	sub	sp, #8
 800dfc2:	af00      	add	r7, sp, #0
 800dfc4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2205      	movs	r2, #5
 800dfca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dfce:	2300      	movs	r3, #0
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	2100      	movs	r1, #0
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f000 fca9 	bl	800e92c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dfda:	2300      	movs	r3, #0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3708      	adds	r7, #8
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800dfe8:	2201      	movs	r2, #1
 800dfea:	4912      	ldr	r1, [pc, #72]	; (800e034 <MX_USB_DEVICE_Init+0x50>)
 800dfec:	4812      	ldr	r0, [pc, #72]	; (800e038 <MX_USB_DEVICE_Init+0x54>)
 800dfee:	f7fe fd07 	bl	800ca00 <USBD_Init>
 800dff2:	4603      	mov	r3, r0
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d001      	beq.n	800dffc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dff8:	f7f3 faf6 	bl	80015e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800dffc:	490f      	ldr	r1, [pc, #60]	; (800e03c <MX_USB_DEVICE_Init+0x58>)
 800dffe:	480e      	ldr	r0, [pc, #56]	; (800e038 <MX_USB_DEVICE_Init+0x54>)
 800e000:	f7fe fd2e 	bl	800ca60 <USBD_RegisterClass>
 800e004:	4603      	mov	r3, r0
 800e006:	2b00      	cmp	r3, #0
 800e008:	d001      	beq.n	800e00e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e00a:	f7f3 faed 	bl	80015e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800e00e:	490c      	ldr	r1, [pc, #48]	; (800e040 <MX_USB_DEVICE_Init+0x5c>)
 800e010:	4809      	ldr	r0, [pc, #36]	; (800e038 <MX_USB_DEVICE_Init+0x54>)
 800e012:	f7fe fc1f 	bl	800c854 <USBD_CDC_RegisterInterface>
 800e016:	4603      	mov	r3, r0
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d001      	beq.n	800e020 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e01c:	f7f3 fae4 	bl	80015e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800e020:	4805      	ldr	r0, [pc, #20]	; (800e038 <MX_USB_DEVICE_Init+0x54>)
 800e022:	f7fe fd53 	bl	800cacc <USBD_Start>
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d001      	beq.n	800e030 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e02c:	f7f3 fadc 	bl	80015e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e030:	bf00      	nop
 800e032:	bd80      	pop	{r7, pc}
 800e034:	2000012c 	.word	0x2000012c
 800e038:	20004608 	.word	0x20004608
 800e03c:	20000098 	.word	0x20000098
 800e040:	20000118 	.word	0x20000118

0800e044 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800e048:	2200      	movs	r2, #0
 800e04a:	4905      	ldr	r1, [pc, #20]	; (800e060 <CDC_Init_HS+0x1c>)
 800e04c:	4805      	ldr	r0, [pc, #20]	; (800e064 <CDC_Init_HS+0x20>)
 800e04e:	f7fe fc1b 	bl	800c888 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800e052:	4905      	ldr	r1, [pc, #20]	; (800e068 <CDC_Init_HS+0x24>)
 800e054:	4803      	ldr	r0, [pc, #12]	; (800e064 <CDC_Init_HS+0x20>)
 800e056:	f7fe fc39 	bl	800c8cc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e05a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	bd80      	pop	{r7, pc}
 800e060:	200050e4 	.word	0x200050e4
 800e064:	20004608 	.word	0x20004608
 800e068:	200048e4 	.word	0x200048e4

0800e06c <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800e06c:	b480      	push	{r7}
 800e06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800e070:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800e072:	4618      	mov	r0, r3
 800e074:	46bd      	mov	sp, r7
 800e076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07a:	4770      	bx	lr

0800e07c <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e07c:	b480      	push	{r7}
 800e07e:	b083      	sub	sp, #12
 800e080:	af00      	add	r7, sp, #0
 800e082:	4603      	mov	r3, r0
 800e084:	6039      	str	r1, [r7, #0]
 800e086:	71fb      	strb	r3, [r7, #7]
 800e088:	4613      	mov	r3, r2
 800e08a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800e08c:	79fb      	ldrb	r3, [r7, #7]
 800e08e:	2b23      	cmp	r3, #35	; 0x23
 800e090:	d84a      	bhi.n	800e128 <CDC_Control_HS+0xac>
 800e092:	a201      	add	r2, pc, #4	; (adr r2, 800e098 <CDC_Control_HS+0x1c>)
 800e094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e098:	0800e129 	.word	0x0800e129
 800e09c:	0800e129 	.word	0x0800e129
 800e0a0:	0800e129 	.word	0x0800e129
 800e0a4:	0800e129 	.word	0x0800e129
 800e0a8:	0800e129 	.word	0x0800e129
 800e0ac:	0800e129 	.word	0x0800e129
 800e0b0:	0800e129 	.word	0x0800e129
 800e0b4:	0800e129 	.word	0x0800e129
 800e0b8:	0800e129 	.word	0x0800e129
 800e0bc:	0800e129 	.word	0x0800e129
 800e0c0:	0800e129 	.word	0x0800e129
 800e0c4:	0800e129 	.word	0x0800e129
 800e0c8:	0800e129 	.word	0x0800e129
 800e0cc:	0800e129 	.word	0x0800e129
 800e0d0:	0800e129 	.word	0x0800e129
 800e0d4:	0800e129 	.word	0x0800e129
 800e0d8:	0800e129 	.word	0x0800e129
 800e0dc:	0800e129 	.word	0x0800e129
 800e0e0:	0800e129 	.word	0x0800e129
 800e0e4:	0800e129 	.word	0x0800e129
 800e0e8:	0800e129 	.word	0x0800e129
 800e0ec:	0800e129 	.word	0x0800e129
 800e0f0:	0800e129 	.word	0x0800e129
 800e0f4:	0800e129 	.word	0x0800e129
 800e0f8:	0800e129 	.word	0x0800e129
 800e0fc:	0800e129 	.word	0x0800e129
 800e100:	0800e129 	.word	0x0800e129
 800e104:	0800e129 	.word	0x0800e129
 800e108:	0800e129 	.word	0x0800e129
 800e10c:	0800e129 	.word	0x0800e129
 800e110:	0800e129 	.word	0x0800e129
 800e114:	0800e129 	.word	0x0800e129
 800e118:	0800e129 	.word	0x0800e129
 800e11c:	0800e129 	.word	0x0800e129
 800e120:	0800e129 	.word	0x0800e129
 800e124:	0800e129 	.word	0x0800e129
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e128:	bf00      	nop
  }

  return (USBD_OK);
 800e12a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	370c      	adds	r7, #12
 800e130:	46bd      	mov	sp, r7
 800e132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e136:	4770      	bx	lr

0800e138 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b082      	sub	sp, #8
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
 800e140:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800e142:	6879      	ldr	r1, [r7, #4]
 800e144:	4805      	ldr	r0, [pc, #20]	; (800e15c <CDC_Receive_HS+0x24>)
 800e146:	f7fe fbc1 	bl	800c8cc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800e14a:	4804      	ldr	r0, [pc, #16]	; (800e15c <CDC_Receive_HS+0x24>)
 800e14c:	f7fe fc22 	bl	800c994 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e150:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 800e152:	4618      	mov	r0, r3
 800e154:	3708      	adds	r7, #8
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}
 800e15a:	bf00      	nop
 800e15c:	20004608 	.word	0x20004608

0800e160 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	460b      	mov	r3, r1
 800e16a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e16c:	2300      	movs	r3, #0
 800e16e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 800e170:	4b0d      	ldr	r3, [pc, #52]	; (800e1a8 <CDC_Transmit_HS+0x48>)
 800e172:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e176:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e178:	68bb      	ldr	r3, [r7, #8]
 800e17a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d001      	beq.n	800e186 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 800e182:	2301      	movs	r3, #1
 800e184:	e00b      	b.n	800e19e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800e186:	887b      	ldrh	r3, [r7, #2]
 800e188:	461a      	mov	r2, r3
 800e18a:	6879      	ldr	r1, [r7, #4]
 800e18c:	4806      	ldr	r0, [pc, #24]	; (800e1a8 <CDC_Transmit_HS+0x48>)
 800e18e:	f7fe fb7b 	bl	800c888 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 800e192:	4805      	ldr	r0, [pc, #20]	; (800e1a8 <CDC_Transmit_HS+0x48>)
 800e194:	f7fe fbb8 	bl	800c908 <USBD_CDC_TransmitPacket>
 800e198:	4603      	mov	r3, r0
 800e19a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 800e19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20004608 	.word	0x20004608

0800e1ac <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b087      	sub	sp, #28
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	60f8      	str	r0, [r7, #12]
 800e1b4:	60b9      	str	r1, [r7, #8]
 800e1b6:	4613      	mov	r3, r2
 800e1b8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 800e1be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	371c      	adds	r7, #28
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1cc:	4770      	bx	lr
	...

0800e1d0 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b083      	sub	sp, #12
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	6039      	str	r1, [r7, #0]
 800e1da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2212      	movs	r2, #18
 800e1e0:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800e1e2:	4b03      	ldr	r3, [pc, #12]	; (800e1f0 <USBD_HS_DeviceDescriptor+0x20>)
}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	370c      	adds	r7, #12
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ee:	4770      	bx	lr
 800e1f0:	20000148 	.word	0x20000148

0800e1f4 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1f4:	b480      	push	{r7}
 800e1f6:	b083      	sub	sp, #12
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	6039      	str	r1, [r7, #0]
 800e1fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	2204      	movs	r2, #4
 800e204:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e206:	4b03      	ldr	r3, [pc, #12]	; (800e214 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800e208:	4618      	mov	r0, r3
 800e20a:	370c      	adds	r7, #12
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr
 800e214:	2000015c 	.word	0x2000015c

0800e218 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	4603      	mov	r3, r0
 800e220:	6039      	str	r1, [r7, #0]
 800e222:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e224:	79fb      	ldrb	r3, [r7, #7]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d105      	bne.n	800e236 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800e22a:	683a      	ldr	r2, [r7, #0]
 800e22c:	4907      	ldr	r1, [pc, #28]	; (800e24c <USBD_HS_ProductStrDescriptor+0x34>)
 800e22e:	4808      	ldr	r0, [pc, #32]	; (800e250 <USBD_HS_ProductStrDescriptor+0x38>)
 800e230:	f7ff fdf8 	bl	800de24 <USBD_GetString>
 800e234:	e004      	b.n	800e240 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800e236:	683a      	ldr	r2, [r7, #0]
 800e238:	4904      	ldr	r1, [pc, #16]	; (800e24c <USBD_HS_ProductStrDescriptor+0x34>)
 800e23a:	4805      	ldr	r0, [pc, #20]	; (800e250 <USBD_HS_ProductStrDescriptor+0x38>)
 800e23c:	f7ff fdf2 	bl	800de24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e240:	4b02      	ldr	r3, [pc, #8]	; (800e24c <USBD_HS_ProductStrDescriptor+0x34>)
}
 800e242:	4618      	mov	r0, r3
 800e244:	3708      	adds	r7, #8
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
 800e24a:	bf00      	nop
 800e24c:	200058e4 	.word	0x200058e4
 800e250:	080118dc 	.word	0x080118dc

0800e254 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
 800e25a:	4603      	mov	r3, r0
 800e25c:	6039      	str	r1, [r7, #0]
 800e25e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e260:	683a      	ldr	r2, [r7, #0]
 800e262:	4904      	ldr	r1, [pc, #16]	; (800e274 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800e264:	4804      	ldr	r0, [pc, #16]	; (800e278 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800e266:	f7ff fddd 	bl	800de24 <USBD_GetString>
  return USBD_StrDesc;
 800e26a:	4b02      	ldr	r3, [pc, #8]	; (800e274 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800e26c:	4618      	mov	r0, r3
 800e26e:	3708      	adds	r7, #8
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}
 800e274:	200058e4 	.word	0x200058e4
 800e278:	080118f4 	.word	0x080118f4

0800e27c <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
 800e282:	4603      	mov	r3, r0
 800e284:	6039      	str	r1, [r7, #0]
 800e286:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	221a      	movs	r2, #26
 800e28c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e28e:	f000 f843 	bl	800e318 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e292:	4b02      	ldr	r3, [pc, #8]	; (800e29c <USBD_HS_SerialStrDescriptor+0x20>)
}
 800e294:	4618      	mov	r0, r3
 800e296:	3708      	adds	r7, #8
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}
 800e29c:	20000160 	.word	0x20000160

0800e2a0 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b082      	sub	sp, #8
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	6039      	str	r1, [r7, #0]
 800e2aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e2ac:	79fb      	ldrb	r3, [r7, #7]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d105      	bne.n	800e2be <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800e2b2:	683a      	ldr	r2, [r7, #0]
 800e2b4:	4907      	ldr	r1, [pc, #28]	; (800e2d4 <USBD_HS_ConfigStrDescriptor+0x34>)
 800e2b6:	4808      	ldr	r0, [pc, #32]	; (800e2d8 <USBD_HS_ConfigStrDescriptor+0x38>)
 800e2b8:	f7ff fdb4 	bl	800de24 <USBD_GetString>
 800e2bc:	e004      	b.n	800e2c8 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800e2be:	683a      	ldr	r2, [r7, #0]
 800e2c0:	4904      	ldr	r1, [pc, #16]	; (800e2d4 <USBD_HS_ConfigStrDescriptor+0x34>)
 800e2c2:	4805      	ldr	r0, [pc, #20]	; (800e2d8 <USBD_HS_ConfigStrDescriptor+0x38>)
 800e2c4:	f7ff fdae 	bl	800de24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2c8:	4b02      	ldr	r3, [pc, #8]	; (800e2d4 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	3708      	adds	r7, #8
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bd80      	pop	{r7, pc}
 800e2d2:	bf00      	nop
 800e2d4:	200058e4 	.word	0x200058e4
 800e2d8:	08011908 	.word	0x08011908

0800e2dc <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b082      	sub	sp, #8
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	6039      	str	r1, [r7, #0]
 800e2e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e2e8:	79fb      	ldrb	r3, [r7, #7]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d105      	bne.n	800e2fa <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800e2ee:	683a      	ldr	r2, [r7, #0]
 800e2f0:	4907      	ldr	r1, [pc, #28]	; (800e310 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800e2f2:	4808      	ldr	r0, [pc, #32]	; (800e314 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800e2f4:	f7ff fd96 	bl	800de24 <USBD_GetString>
 800e2f8:	e004      	b.n	800e304 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800e2fa:	683a      	ldr	r2, [r7, #0]
 800e2fc:	4904      	ldr	r1, [pc, #16]	; (800e310 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800e2fe:	4805      	ldr	r0, [pc, #20]	; (800e314 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800e300:	f7ff fd90 	bl	800de24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e304:	4b02      	ldr	r3, [pc, #8]	; (800e310 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800e306:	4618      	mov	r0, r3
 800e308:	3708      	adds	r7, #8
 800e30a:	46bd      	mov	sp, r7
 800e30c:	bd80      	pop	{r7, pc}
 800e30e:	bf00      	nop
 800e310:	200058e4 	.word	0x200058e4
 800e314:	08011914 	.word	0x08011914

0800e318 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b084      	sub	sp, #16
 800e31c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e31e:	4b0f      	ldr	r3, [pc, #60]	; (800e35c <Get_SerialNum+0x44>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e324:	4b0e      	ldr	r3, [pc, #56]	; (800e360 <Get_SerialNum+0x48>)
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e32a:	4b0e      	ldr	r3, [pc, #56]	; (800e364 <Get_SerialNum+0x4c>)
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e330:	68fa      	ldr	r2, [r7, #12]
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	4413      	add	r3, r2
 800e336:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d009      	beq.n	800e352 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e33e:	2208      	movs	r2, #8
 800e340:	4909      	ldr	r1, [pc, #36]	; (800e368 <Get_SerialNum+0x50>)
 800e342:	68f8      	ldr	r0, [r7, #12]
 800e344:	f000 f814 	bl	800e370 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e348:	2204      	movs	r2, #4
 800e34a:	4908      	ldr	r1, [pc, #32]	; (800e36c <Get_SerialNum+0x54>)
 800e34c:	68b8      	ldr	r0, [r7, #8]
 800e34e:	f000 f80f 	bl	800e370 <IntToUnicode>
  }
}
 800e352:	bf00      	nop
 800e354:	3710      	adds	r7, #16
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}
 800e35a:	bf00      	nop
 800e35c:	1fff7a10 	.word	0x1fff7a10
 800e360:	1fff7a14 	.word	0x1fff7a14
 800e364:	1fff7a18 	.word	0x1fff7a18
 800e368:	20000162 	.word	0x20000162
 800e36c:	20000172 	.word	0x20000172

0800e370 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e370:	b480      	push	{r7}
 800e372:	b087      	sub	sp, #28
 800e374:	af00      	add	r7, sp, #0
 800e376:	60f8      	str	r0, [r7, #12]
 800e378:	60b9      	str	r1, [r7, #8]
 800e37a:	4613      	mov	r3, r2
 800e37c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e37e:	2300      	movs	r3, #0
 800e380:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e382:	2300      	movs	r3, #0
 800e384:	75fb      	strb	r3, [r7, #23]
 800e386:	e027      	b.n	800e3d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	0f1b      	lsrs	r3, r3, #28
 800e38c:	2b09      	cmp	r3, #9
 800e38e:	d80b      	bhi.n	800e3a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	0f1b      	lsrs	r3, r3, #28
 800e394:	b2da      	uxtb	r2, r3
 800e396:	7dfb      	ldrb	r3, [r7, #23]
 800e398:	005b      	lsls	r3, r3, #1
 800e39a:	4619      	mov	r1, r3
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	440b      	add	r3, r1
 800e3a0:	3230      	adds	r2, #48	; 0x30
 800e3a2:	b2d2      	uxtb	r2, r2
 800e3a4:	701a      	strb	r2, [r3, #0]
 800e3a6:	e00a      	b.n	800e3be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	0f1b      	lsrs	r3, r3, #28
 800e3ac:	b2da      	uxtb	r2, r3
 800e3ae:	7dfb      	ldrb	r3, [r7, #23]
 800e3b0:	005b      	lsls	r3, r3, #1
 800e3b2:	4619      	mov	r1, r3
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	440b      	add	r3, r1
 800e3b8:	3237      	adds	r2, #55	; 0x37
 800e3ba:	b2d2      	uxtb	r2, r2
 800e3bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	011b      	lsls	r3, r3, #4
 800e3c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3c4:	7dfb      	ldrb	r3, [r7, #23]
 800e3c6:	005b      	lsls	r3, r3, #1
 800e3c8:	3301      	adds	r3, #1
 800e3ca:	68ba      	ldr	r2, [r7, #8]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e3d2:	7dfb      	ldrb	r3, [r7, #23]
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	75fb      	strb	r3, [r7, #23]
 800e3d8:	7dfa      	ldrb	r2, [r7, #23]
 800e3da:	79fb      	ldrb	r3, [r7, #7]
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d3d3      	bcc.n	800e388 <IntToUnicode+0x18>
  }
}
 800e3e0:	bf00      	nop
 800e3e2:	bf00      	nop
 800e3e4:	371c      	adds	r7, #28
 800e3e6:	46bd      	mov	sp, r7
 800e3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ec:	4770      	bx	lr
	...

0800e3f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b08a      	sub	sp, #40	; 0x28
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e3f8:	f107 0314 	add.w	r3, r7, #20
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	601a      	str	r2, [r3, #0]
 800e400:	605a      	str	r2, [r3, #4]
 800e402:	609a      	str	r2, [r3, #8]
 800e404:	60da      	str	r2, [r3, #12]
 800e406:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	4a1d      	ldr	r2, [pc, #116]	; (800e484 <HAL_PCD_MspInit+0x94>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	d134      	bne.n	800e47c <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e412:	2300      	movs	r3, #0
 800e414:	613b      	str	r3, [r7, #16]
 800e416:	4b1c      	ldr	r3, [pc, #112]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e41a:	4a1b      	ldr	r2, [pc, #108]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e41c:	f043 0302 	orr.w	r3, r3, #2
 800e420:	6313      	str	r3, [r2, #48]	; 0x30
 800e422:	4b19      	ldr	r3, [pc, #100]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e426:	f003 0302 	and.w	r3, r3, #2
 800e42a:	613b      	str	r3, [r7, #16]
 800e42c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800e42e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800e432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e434:	2302      	movs	r3, #2
 800e436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e438:	2300      	movs	r3, #0
 800e43a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e43c:	2303      	movs	r3, #3
 800e43e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800e440:	230c      	movs	r3, #12
 800e442:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e444:	f107 0314 	add.w	r3, r7, #20
 800e448:	4619      	mov	r1, r3
 800e44a:	4810      	ldr	r0, [pc, #64]	; (800e48c <HAL_PCD_MspInit+0x9c>)
 800e44c:	f7f5 fce4 	bl	8003e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800e450:	2300      	movs	r3, #0
 800e452:	60fb      	str	r3, [r7, #12]
 800e454:	4b0c      	ldr	r3, [pc, #48]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e458:	4a0b      	ldr	r2, [pc, #44]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e45a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e45e:	6313      	str	r3, [r2, #48]	; 0x30
 800e460:	4b09      	ldr	r3, [pc, #36]	; (800e488 <HAL_PCD_MspInit+0x98>)
 800e462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e464:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e468:	60fb      	str	r3, [r7, #12]
 800e46a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800e46c:	2200      	movs	r2, #0
 800e46e:	2105      	movs	r1, #5
 800e470:	204d      	movs	r0, #77	; 0x4d
 800e472:	f7f5 f853 	bl	800351c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800e476:	204d      	movs	r0, #77	; 0x4d
 800e478:	f7f5 f86c 	bl	8003554 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800e47c:	bf00      	nop
 800e47e:	3728      	adds	r7, #40	; 0x28
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}
 800e484:	40040000 	.word	0x40040000
 800e488:	40023800 	.word	0x40023800
 800e48c:	40020400 	.word	0x40020400

0800e490 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	4610      	mov	r0, r2
 800e4a8:	f7fe fb5d 	bl	800cb66 <USBD_LL_SetupStage>
}
 800e4ac:	bf00      	nop
 800e4ae:	3708      	adds	r7, #8
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	bd80      	pop	{r7, pc}

0800e4b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b082      	sub	sp, #8
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
 800e4bc:	460b      	mov	r3, r1
 800e4be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e4c6:	78fa      	ldrb	r2, [r7, #3]
 800e4c8:	6879      	ldr	r1, [r7, #4]
 800e4ca:	4613      	mov	r3, r2
 800e4cc:	00db      	lsls	r3, r3, #3
 800e4ce:	4413      	add	r3, r2
 800e4d0:	009b      	lsls	r3, r3, #2
 800e4d2:	440b      	add	r3, r1
 800e4d4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e4d8:	681a      	ldr	r2, [r3, #0]
 800e4da:	78fb      	ldrb	r3, [r7, #3]
 800e4dc:	4619      	mov	r1, r3
 800e4de:	f7fe fb97 	bl	800cc10 <USBD_LL_DataOutStage>
}
 800e4e2:	bf00      	nop
 800e4e4:	3708      	adds	r7, #8
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	bd80      	pop	{r7, pc}

0800e4ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4ea:	b580      	push	{r7, lr}
 800e4ec:	b082      	sub	sp, #8
 800e4ee:	af00      	add	r7, sp, #0
 800e4f0:	6078      	str	r0, [r7, #4]
 800e4f2:	460b      	mov	r3, r1
 800e4f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e4fc:	78fa      	ldrb	r2, [r7, #3]
 800e4fe:	6879      	ldr	r1, [r7, #4]
 800e500:	4613      	mov	r3, r2
 800e502:	00db      	lsls	r3, r3, #3
 800e504:	4413      	add	r3, r2
 800e506:	009b      	lsls	r3, r3, #2
 800e508:	440b      	add	r3, r1
 800e50a:	334c      	adds	r3, #76	; 0x4c
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	78fb      	ldrb	r3, [r7, #3]
 800e510:	4619      	mov	r1, r3
 800e512:	f7fe fc30 	bl	800cd76 <USBD_LL_DataInStage>
}
 800e516:	bf00      	nop
 800e518:	3708      	adds	r7, #8
 800e51a:	46bd      	mov	sp, r7
 800e51c:	bd80      	pop	{r7, pc}

0800e51e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e51e:	b580      	push	{r7, lr}
 800e520:	b082      	sub	sp, #8
 800e522:	af00      	add	r7, sp, #0
 800e524:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e52c:	4618      	mov	r0, r3
 800e52e:	f7fe fd64 	bl	800cffa <USBD_LL_SOF>
}
 800e532:	bf00      	nop
 800e534:	3708      	adds	r7, #8
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}

0800e53a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e53a:	b580      	push	{r7, lr}
 800e53c:	b084      	sub	sp, #16
 800e53e:	af00      	add	r7, sp, #0
 800e540:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e542:	2301      	movs	r3, #1
 800e544:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d102      	bne.n	800e554 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e54e:	2300      	movs	r3, #0
 800e550:	73fb      	strb	r3, [r7, #15]
 800e552:	e008      	b.n	800e566 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	68db      	ldr	r3, [r3, #12]
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d102      	bne.n	800e562 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e55c:	2301      	movs	r3, #1
 800e55e:	73fb      	strb	r3, [r7, #15]
 800e560:	e001      	b.n	800e566 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e562:	f7f3 f841 	bl	80015e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e56c:	7bfa      	ldrb	r2, [r7, #15]
 800e56e:	4611      	mov	r1, r2
 800e570:	4618      	mov	r0, r3
 800e572:	f7fe fd04 	bl	800cf7e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e57c:	4618      	mov	r0, r3
 800e57e:	f7fe fcac 	bl	800ceda <USBD_LL_Reset>
}
 800e582:	bf00      	nop
 800e584:	3710      	adds	r7, #16
 800e586:	46bd      	mov	sp, r7
 800e588:	bd80      	pop	{r7, pc}
	...

0800e58c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b082      	sub	sp, #8
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7fe fcff 	bl	800cf9e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	6812      	ldr	r2, [r2, #0]
 800e5ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e5b2:	f043 0301 	orr.w	r3, r3, #1
 800e5b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	6a1b      	ldr	r3, [r3, #32]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d005      	beq.n	800e5cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e5c0:	4b04      	ldr	r3, [pc, #16]	; (800e5d4 <HAL_PCD_SuspendCallback+0x48>)
 800e5c2:	691b      	ldr	r3, [r3, #16]
 800e5c4:	4a03      	ldr	r2, [pc, #12]	; (800e5d4 <HAL_PCD_SuspendCallback+0x48>)
 800e5c6:	f043 0306 	orr.w	r3, r3, #6
 800e5ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e5cc:	bf00      	nop
 800e5ce:	3708      	adds	r7, #8
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}
 800e5d4:	e000ed00 	.word	0xe000ed00

0800e5d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b082      	sub	sp, #8
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	f7fe fcef 	bl	800cfca <USBD_LL_Resume>
}
 800e5ec:	bf00      	nop
 800e5ee:	3708      	adds	r7, #8
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b082      	sub	sp, #8
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e606:	78fa      	ldrb	r2, [r7, #3]
 800e608:	4611      	mov	r1, r2
 800e60a:	4618      	mov	r0, r3
 800e60c:	f7fe fd47 	bl	800d09e <USBD_LL_IsoOUTIncomplete>
}
 800e610:	bf00      	nop
 800e612:	3708      	adds	r7, #8
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b082      	sub	sp, #8
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
 800e620:	460b      	mov	r3, r1
 800e622:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e62a:	78fa      	ldrb	r2, [r7, #3]
 800e62c:	4611      	mov	r1, r2
 800e62e:	4618      	mov	r0, r3
 800e630:	f7fe fd03 	bl	800d03a <USBD_LL_IsoINIncomplete>
}
 800e634:	bf00      	nop
 800e636:	3708      	adds	r7, #8
 800e638:	46bd      	mov	sp, r7
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7fe fd59 	bl	800d102 <USBD_LL_DevConnected>
}
 800e650:	bf00      	nop
 800e652:	3708      	adds	r7, #8
 800e654:	46bd      	mov	sp, r7
 800e656:	bd80      	pop	{r7, pc}

0800e658 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b082      	sub	sp, #8
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e666:	4618      	mov	r0, r3
 800e668:	f7fe fd56 	bl	800d118 <USBD_LL_DevDisconnected>
}
 800e66c:	bf00      	nop
 800e66e:	3708      	adds	r7, #8
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}

0800e674 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b082      	sub	sp, #8
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	781b      	ldrb	r3, [r3, #0]
 800e680:	2b01      	cmp	r3, #1
 800e682:	d140      	bne.n	800e706 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800e684:	4a22      	ldr	r2, [pc, #136]	; (800e710 <USBD_LL_Init+0x9c>)
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	4a20      	ldr	r2, [pc, #128]	; (800e710 <USBD_LL_Init+0x9c>)
 800e690:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800e694:	4b1e      	ldr	r3, [pc, #120]	; (800e710 <USBD_LL_Init+0x9c>)
 800e696:	4a1f      	ldr	r2, [pc, #124]	; (800e714 <USBD_LL_Init+0xa0>)
 800e698:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800e69a:	4b1d      	ldr	r3, [pc, #116]	; (800e710 <USBD_LL_Init+0x9c>)
 800e69c:	2206      	movs	r2, #6
 800e69e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800e6a0:	4b1b      	ldr	r3, [pc, #108]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6a2:	2202      	movs	r2, #2
 800e6a4:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800e6a6:	4b1a      	ldr	r3, [pc, #104]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800e6ac:	4b18      	ldr	r3, [pc, #96]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6ae:	2202      	movs	r2, #2
 800e6b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800e6b2:	4b17      	ldr	r3, [pc, #92]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800e6b8:	4b15      	ldr	r3, [pc, #84]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800e6be:	4b14      	ldr	r3, [pc, #80]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800e6c4:	4b12      	ldr	r3, [pc, #72]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800e6ca:	4b11      	ldr	r3, [pc, #68]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800e6d0:	4b0f      	ldr	r3, [pc, #60]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800e6d6:	480e      	ldr	r0, [pc, #56]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6d8:	f7f6 f83d 	bl	8004756 <HAL_PCD_Init>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d001      	beq.n	800e6e6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e6e2:	f7f2 ff81 	bl	80015e8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800e6e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e6ea:	4809      	ldr	r0, [pc, #36]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6ec:	f7f7 fa93 	bl	8005c16 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800e6f0:	2280      	movs	r2, #128	; 0x80
 800e6f2:	2100      	movs	r1, #0
 800e6f4:	4806      	ldr	r0, [pc, #24]	; (800e710 <USBD_LL_Init+0x9c>)
 800e6f6:	f7f7 fa47 	bl	8005b88 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800e6fa:	f44f 72ba 	mov.w	r2, #372	; 0x174
 800e6fe:	2101      	movs	r1, #1
 800e700:	4803      	ldr	r0, [pc, #12]	; (800e710 <USBD_LL_Init+0x9c>)
 800e702:	f7f7 fa41 	bl	8005b88 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e706:	2300      	movs	r3, #0
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3708      	adds	r7, #8
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	20005ae4 	.word	0x20005ae4
 800e714:	40040000 	.word	0x40040000

0800e718 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	b084      	sub	sp, #16
 800e71c:	af00      	add	r7, sp, #0
 800e71e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e720:	2300      	movs	r3, #0
 800e722:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e724:	2300      	movs	r3, #0
 800e726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e72e:	4618      	mov	r0, r3
 800e730:	f7f6 f92e 	bl	8004990 <HAL_PCD_Start>
 800e734:	4603      	mov	r3, r0
 800e736:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e738:	7bfb      	ldrb	r3, [r7, #15]
 800e73a:	4618      	mov	r0, r3
 800e73c:	f000 f942 	bl	800e9c4 <USBD_Get_USB_Status>
 800e740:	4603      	mov	r3, r0
 800e742:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e744:	7bbb      	ldrb	r3, [r7, #14]
}
 800e746:	4618      	mov	r0, r3
 800e748:	3710      	adds	r7, #16
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd80      	pop	{r7, pc}

0800e74e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e74e:	b580      	push	{r7, lr}
 800e750:	b084      	sub	sp, #16
 800e752:	af00      	add	r7, sp, #0
 800e754:	6078      	str	r0, [r7, #4]
 800e756:	4608      	mov	r0, r1
 800e758:	4611      	mov	r1, r2
 800e75a:	461a      	mov	r2, r3
 800e75c:	4603      	mov	r3, r0
 800e75e:	70fb      	strb	r3, [r7, #3]
 800e760:	460b      	mov	r3, r1
 800e762:	70bb      	strb	r3, [r7, #2]
 800e764:	4613      	mov	r3, r2
 800e766:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e768:	2300      	movs	r3, #0
 800e76a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e76c:	2300      	movs	r3, #0
 800e76e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e776:	78bb      	ldrb	r3, [r7, #2]
 800e778:	883a      	ldrh	r2, [r7, #0]
 800e77a:	78f9      	ldrb	r1, [r7, #3]
 800e77c:	f7f6 fdff 	bl	800537e <HAL_PCD_EP_Open>
 800e780:	4603      	mov	r3, r0
 800e782:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e784:	7bfb      	ldrb	r3, [r7, #15]
 800e786:	4618      	mov	r0, r3
 800e788:	f000 f91c 	bl	800e9c4 <USBD_Get_USB_Status>
 800e78c:	4603      	mov	r3, r0
 800e78e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e790:	7bbb      	ldrb	r3, [r7, #14]
}
 800e792:	4618      	mov	r0, r3
 800e794:	3710      	adds	r7, #16
 800e796:	46bd      	mov	sp, r7
 800e798:	bd80      	pop	{r7, pc}

0800e79a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e79a:	b580      	push	{r7, lr}
 800e79c:	b084      	sub	sp, #16
 800e79e:	af00      	add	r7, sp, #0
 800e7a0:	6078      	str	r0, [r7, #4]
 800e7a2:	460b      	mov	r3, r1
 800e7a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e7b4:	78fa      	ldrb	r2, [r7, #3]
 800e7b6:	4611      	mov	r1, r2
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f7f6 fe48 	bl	800544e <HAL_PCD_EP_Close>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7c2:	7bfb      	ldrb	r3, [r7, #15]
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f000 f8fd 	bl	800e9c4 <USBD_Get_USB_Status>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	3710      	adds	r7, #16
 800e7d4:	46bd      	mov	sp, r7
 800e7d6:	bd80      	pop	{r7, pc}

0800e7d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b084      	sub	sp, #16
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e7f2:	78fa      	ldrb	r2, [r7, #3]
 800e7f4:	4611      	mov	r1, r2
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	f7f6 ff20 	bl	800563c <HAL_PCD_EP_SetStall>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e800:	7bfb      	ldrb	r3, [r7, #15]
 800e802:	4618      	mov	r0, r3
 800e804:	f000 f8de 	bl	800e9c4 <USBD_Get_USB_Status>
 800e808:	4603      	mov	r3, r0
 800e80a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e80c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e80e:	4618      	mov	r0, r3
 800e810:	3710      	adds	r7, #16
 800e812:	46bd      	mov	sp, r7
 800e814:	bd80      	pop	{r7, pc}

0800e816 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e816:	b580      	push	{r7, lr}
 800e818:	b084      	sub	sp, #16
 800e81a:	af00      	add	r7, sp, #0
 800e81c:	6078      	str	r0, [r7, #4]
 800e81e:	460b      	mov	r3, r1
 800e820:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e822:	2300      	movs	r3, #0
 800e824:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e826:	2300      	movs	r3, #0
 800e828:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e830:	78fa      	ldrb	r2, [r7, #3]
 800e832:	4611      	mov	r1, r2
 800e834:	4618      	mov	r0, r3
 800e836:	f7f6 ff65 	bl	8005704 <HAL_PCD_EP_ClrStall>
 800e83a:	4603      	mov	r3, r0
 800e83c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e83e:	7bfb      	ldrb	r3, [r7, #15]
 800e840:	4618      	mov	r0, r3
 800e842:	f000 f8bf 	bl	800e9c4 <USBD_Get_USB_Status>
 800e846:	4603      	mov	r3, r0
 800e848:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e84a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3710      	adds	r7, #16
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}

0800e854 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e854:	b480      	push	{r7}
 800e856:	b085      	sub	sp, #20
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
 800e85c:	460b      	mov	r3, r1
 800e85e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e866:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e868:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	da0b      	bge.n	800e888 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e870:	78fb      	ldrb	r3, [r7, #3]
 800e872:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e876:	68f9      	ldr	r1, [r7, #12]
 800e878:	4613      	mov	r3, r2
 800e87a:	00db      	lsls	r3, r3, #3
 800e87c:	4413      	add	r3, r2
 800e87e:	009b      	lsls	r3, r3, #2
 800e880:	440b      	add	r3, r1
 800e882:	333e      	adds	r3, #62	; 0x3e
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	e00b      	b.n	800e8a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e888:	78fb      	ldrb	r3, [r7, #3]
 800e88a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e88e:	68f9      	ldr	r1, [r7, #12]
 800e890:	4613      	mov	r3, r2
 800e892:	00db      	lsls	r3, r3, #3
 800e894:	4413      	add	r3, r2
 800e896:	009b      	lsls	r3, r3, #2
 800e898:	440b      	add	r3, r1
 800e89a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e89e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	3714      	adds	r7, #20
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr

0800e8ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
 800e8b4:	460b      	mov	r3, r1
 800e8b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8c6:	78fa      	ldrb	r2, [r7, #3]
 800e8c8:	4611      	mov	r1, r2
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	f7f6 fd32 	bl	8005334 <HAL_PCD_SetAddress>
 800e8d0:	4603      	mov	r3, r0
 800e8d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8d4:	7bfb      	ldrb	r3, [r7, #15]
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	f000 f874 	bl	800e9c4 <USBD_Get_USB_Status>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	3710      	adds	r7, #16
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}

0800e8ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b086      	sub	sp, #24
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	60f8      	str	r0, [r7, #12]
 800e8f2:	607a      	str	r2, [r7, #4]
 800e8f4:	603b      	str	r3, [r7, #0]
 800e8f6:	460b      	mov	r3, r1
 800e8f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8fe:	2300      	movs	r3, #0
 800e900:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e908:	7af9      	ldrb	r1, [r7, #11]
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	687a      	ldr	r2, [r7, #4]
 800e90e:	f7f6 fe4b 	bl	80055a8 <HAL_PCD_EP_Transmit>
 800e912:	4603      	mov	r3, r0
 800e914:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e916:	7dfb      	ldrb	r3, [r7, #23]
 800e918:	4618      	mov	r0, r3
 800e91a:	f000 f853 	bl	800e9c4 <USBD_Get_USB_Status>
 800e91e:	4603      	mov	r3, r0
 800e920:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e922:	7dbb      	ldrb	r3, [r7, #22]
}
 800e924:	4618      	mov	r0, r3
 800e926:	3718      	adds	r7, #24
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}

0800e92c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b086      	sub	sp, #24
 800e930:	af00      	add	r7, sp, #0
 800e932:	60f8      	str	r0, [r7, #12]
 800e934:	607a      	str	r2, [r7, #4]
 800e936:	603b      	str	r3, [r7, #0]
 800e938:	460b      	mov	r3, r1
 800e93a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e93c:	2300      	movs	r3, #0
 800e93e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e940:	2300      	movs	r3, #0
 800e942:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e94a:	7af9      	ldrb	r1, [r7, #11]
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	687a      	ldr	r2, [r7, #4]
 800e950:	f7f6 fdc7 	bl	80054e2 <HAL_PCD_EP_Receive>
 800e954:	4603      	mov	r3, r0
 800e956:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e958:	7dfb      	ldrb	r3, [r7, #23]
 800e95a:	4618      	mov	r0, r3
 800e95c:	f000 f832 	bl	800e9c4 <USBD_Get_USB_Status>
 800e960:	4603      	mov	r3, r0
 800e962:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e964:	7dbb      	ldrb	r3, [r7, #22]
}
 800e966:	4618      	mov	r0, r3
 800e968:	3718      	adds	r7, #24
 800e96a:	46bd      	mov	sp, r7
 800e96c:	bd80      	pop	{r7, pc}

0800e96e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e96e:	b580      	push	{r7, lr}
 800e970:	b082      	sub	sp, #8
 800e972:	af00      	add	r7, sp, #0
 800e974:	6078      	str	r0, [r7, #4]
 800e976:	460b      	mov	r3, r1
 800e978:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e980:	78fa      	ldrb	r2, [r7, #3]
 800e982:	4611      	mov	r1, r2
 800e984:	4618      	mov	r0, r3
 800e986:	f7f6 fdf7 	bl	8005578 <HAL_PCD_EP_GetRxCount>
 800e98a:	4603      	mov	r3, r0
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3708      	adds	r7, #8
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}

0800e994 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e994:	b480      	push	{r7}
 800e996:	b083      	sub	sp, #12
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e99c:	4b03      	ldr	r3, [pc, #12]	; (800e9ac <USBD_static_malloc+0x18>)
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	370c      	adds	r7, #12
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a8:	4770      	bx	lr
 800e9aa:	bf00      	nop
 800e9ac:	20005ff0 	.word	0x20005ff0

0800e9b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b083      	sub	sp, #12
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]

}
 800e9b8:	bf00      	nop
 800e9ba:	370c      	adds	r7, #12
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c2:	4770      	bx	lr

0800e9c4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e9c4:	b480      	push	{r7}
 800e9c6:	b085      	sub	sp, #20
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e9d2:	79fb      	ldrb	r3, [r7, #7]
 800e9d4:	2b03      	cmp	r3, #3
 800e9d6:	d817      	bhi.n	800ea08 <USBD_Get_USB_Status+0x44>
 800e9d8:	a201      	add	r2, pc, #4	; (adr r2, 800e9e0 <USBD_Get_USB_Status+0x1c>)
 800e9da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9de:	bf00      	nop
 800e9e0:	0800e9f1 	.word	0x0800e9f1
 800e9e4:	0800e9f7 	.word	0x0800e9f7
 800e9e8:	0800e9fd 	.word	0x0800e9fd
 800e9ec:	0800ea03 	.word	0x0800ea03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	73fb      	strb	r3, [r7, #15]
    break;
 800e9f4:	e00b      	b.n	800ea0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e9f6:	2303      	movs	r3, #3
 800e9f8:	73fb      	strb	r3, [r7, #15]
    break;
 800e9fa:	e008      	b.n	800ea0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	73fb      	strb	r3, [r7, #15]
    break;
 800ea00:	e005      	b.n	800ea0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ea02:	2303      	movs	r3, #3
 800ea04:	73fb      	strb	r3, [r7, #15]
    break;
 800ea06:	e002      	b.n	800ea0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ea08:	2303      	movs	r3, #3
 800ea0a:	73fb      	strb	r3, [r7, #15]
    break;
 800ea0c:	bf00      	nop
  }
  return usb_status;
 800ea0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3714      	adds	r7, #20
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <__errno>:
 800ea1c:	4b01      	ldr	r3, [pc, #4]	; (800ea24 <__errno+0x8>)
 800ea1e:	6818      	ldr	r0, [r3, #0]
 800ea20:	4770      	bx	lr
 800ea22:	bf00      	nop
 800ea24:	2000017c 	.word	0x2000017c

0800ea28 <__libc_init_array>:
 800ea28:	b570      	push	{r4, r5, r6, lr}
 800ea2a:	4d0d      	ldr	r5, [pc, #52]	; (800ea60 <__libc_init_array+0x38>)
 800ea2c:	4c0d      	ldr	r4, [pc, #52]	; (800ea64 <__libc_init_array+0x3c>)
 800ea2e:	1b64      	subs	r4, r4, r5
 800ea30:	10a4      	asrs	r4, r4, #2
 800ea32:	2600      	movs	r6, #0
 800ea34:	42a6      	cmp	r6, r4
 800ea36:	d109      	bne.n	800ea4c <__libc_init_array+0x24>
 800ea38:	4d0b      	ldr	r5, [pc, #44]	; (800ea68 <__libc_init_array+0x40>)
 800ea3a:	4c0c      	ldr	r4, [pc, #48]	; (800ea6c <__libc_init_array+0x44>)
 800ea3c:	f002 ff02 	bl	8011844 <_init>
 800ea40:	1b64      	subs	r4, r4, r5
 800ea42:	10a4      	asrs	r4, r4, #2
 800ea44:	2600      	movs	r6, #0
 800ea46:	42a6      	cmp	r6, r4
 800ea48:	d105      	bne.n	800ea56 <__libc_init_array+0x2e>
 800ea4a:	bd70      	pop	{r4, r5, r6, pc}
 800ea4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea50:	4798      	blx	r3
 800ea52:	3601      	adds	r6, #1
 800ea54:	e7ee      	b.n	800ea34 <__libc_init_array+0xc>
 800ea56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea5a:	4798      	blx	r3
 800ea5c:	3601      	adds	r6, #1
 800ea5e:	e7f2      	b.n	800ea46 <__libc_init_array+0x1e>
 800ea60:	080137dc 	.word	0x080137dc
 800ea64:	080137dc 	.word	0x080137dc
 800ea68:	080137dc 	.word	0x080137dc
 800ea6c:	080137e0 	.word	0x080137e0

0800ea70 <memcpy>:
 800ea70:	440a      	add	r2, r1
 800ea72:	4291      	cmp	r1, r2
 800ea74:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea78:	d100      	bne.n	800ea7c <memcpy+0xc>
 800ea7a:	4770      	bx	lr
 800ea7c:	b510      	push	{r4, lr}
 800ea7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea86:	4291      	cmp	r1, r2
 800ea88:	d1f9      	bne.n	800ea7e <memcpy+0xe>
 800ea8a:	bd10      	pop	{r4, pc}

0800ea8c <memset>:
 800ea8c:	4402      	add	r2, r0
 800ea8e:	4603      	mov	r3, r0
 800ea90:	4293      	cmp	r3, r2
 800ea92:	d100      	bne.n	800ea96 <memset+0xa>
 800ea94:	4770      	bx	lr
 800ea96:	f803 1b01 	strb.w	r1, [r3], #1
 800ea9a:	e7f9      	b.n	800ea90 <memset+0x4>

0800ea9c <__cvt>:
 800ea9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eaa0:	ec55 4b10 	vmov	r4, r5, d0
 800eaa4:	2d00      	cmp	r5, #0
 800eaa6:	460e      	mov	r6, r1
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	462b      	mov	r3, r5
 800eaac:	bfbb      	ittet	lt
 800eaae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800eab2:	461d      	movlt	r5, r3
 800eab4:	2300      	movge	r3, #0
 800eab6:	232d      	movlt	r3, #45	; 0x2d
 800eab8:	700b      	strb	r3, [r1, #0]
 800eaba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eabc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800eac0:	4691      	mov	r9, r2
 800eac2:	f023 0820 	bic.w	r8, r3, #32
 800eac6:	bfbc      	itt	lt
 800eac8:	4622      	movlt	r2, r4
 800eaca:	4614      	movlt	r4, r2
 800eacc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ead0:	d005      	beq.n	800eade <__cvt+0x42>
 800ead2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ead6:	d100      	bne.n	800eada <__cvt+0x3e>
 800ead8:	3601      	adds	r6, #1
 800eada:	2102      	movs	r1, #2
 800eadc:	e000      	b.n	800eae0 <__cvt+0x44>
 800eade:	2103      	movs	r1, #3
 800eae0:	ab03      	add	r3, sp, #12
 800eae2:	9301      	str	r3, [sp, #4]
 800eae4:	ab02      	add	r3, sp, #8
 800eae6:	9300      	str	r3, [sp, #0]
 800eae8:	ec45 4b10 	vmov	d0, r4, r5
 800eaec:	4653      	mov	r3, sl
 800eaee:	4632      	mov	r2, r6
 800eaf0:	f000 fcea 	bl	800f4c8 <_dtoa_r>
 800eaf4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800eaf8:	4607      	mov	r7, r0
 800eafa:	d102      	bne.n	800eb02 <__cvt+0x66>
 800eafc:	f019 0f01 	tst.w	r9, #1
 800eb00:	d022      	beq.n	800eb48 <__cvt+0xac>
 800eb02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eb06:	eb07 0906 	add.w	r9, r7, r6
 800eb0a:	d110      	bne.n	800eb2e <__cvt+0x92>
 800eb0c:	783b      	ldrb	r3, [r7, #0]
 800eb0e:	2b30      	cmp	r3, #48	; 0x30
 800eb10:	d10a      	bne.n	800eb28 <__cvt+0x8c>
 800eb12:	2200      	movs	r2, #0
 800eb14:	2300      	movs	r3, #0
 800eb16:	4620      	mov	r0, r4
 800eb18:	4629      	mov	r1, r5
 800eb1a:	f7f1 ffe5 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb1e:	b918      	cbnz	r0, 800eb28 <__cvt+0x8c>
 800eb20:	f1c6 0601 	rsb	r6, r6, #1
 800eb24:	f8ca 6000 	str.w	r6, [sl]
 800eb28:	f8da 3000 	ldr.w	r3, [sl]
 800eb2c:	4499      	add	r9, r3
 800eb2e:	2200      	movs	r2, #0
 800eb30:	2300      	movs	r3, #0
 800eb32:	4620      	mov	r0, r4
 800eb34:	4629      	mov	r1, r5
 800eb36:	f7f1 ffd7 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb3a:	b108      	cbz	r0, 800eb40 <__cvt+0xa4>
 800eb3c:	f8cd 900c 	str.w	r9, [sp, #12]
 800eb40:	2230      	movs	r2, #48	; 0x30
 800eb42:	9b03      	ldr	r3, [sp, #12]
 800eb44:	454b      	cmp	r3, r9
 800eb46:	d307      	bcc.n	800eb58 <__cvt+0xbc>
 800eb48:	9b03      	ldr	r3, [sp, #12]
 800eb4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eb4c:	1bdb      	subs	r3, r3, r7
 800eb4e:	4638      	mov	r0, r7
 800eb50:	6013      	str	r3, [r2, #0]
 800eb52:	b004      	add	sp, #16
 800eb54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb58:	1c59      	adds	r1, r3, #1
 800eb5a:	9103      	str	r1, [sp, #12]
 800eb5c:	701a      	strb	r2, [r3, #0]
 800eb5e:	e7f0      	b.n	800eb42 <__cvt+0xa6>

0800eb60 <__exponent>:
 800eb60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb62:	4603      	mov	r3, r0
 800eb64:	2900      	cmp	r1, #0
 800eb66:	bfb8      	it	lt
 800eb68:	4249      	neglt	r1, r1
 800eb6a:	f803 2b02 	strb.w	r2, [r3], #2
 800eb6e:	bfb4      	ite	lt
 800eb70:	222d      	movlt	r2, #45	; 0x2d
 800eb72:	222b      	movge	r2, #43	; 0x2b
 800eb74:	2909      	cmp	r1, #9
 800eb76:	7042      	strb	r2, [r0, #1]
 800eb78:	dd2a      	ble.n	800ebd0 <__exponent+0x70>
 800eb7a:	f10d 0407 	add.w	r4, sp, #7
 800eb7e:	46a4      	mov	ip, r4
 800eb80:	270a      	movs	r7, #10
 800eb82:	46a6      	mov	lr, r4
 800eb84:	460a      	mov	r2, r1
 800eb86:	fb91 f6f7 	sdiv	r6, r1, r7
 800eb8a:	fb07 1516 	mls	r5, r7, r6, r1
 800eb8e:	3530      	adds	r5, #48	; 0x30
 800eb90:	2a63      	cmp	r2, #99	; 0x63
 800eb92:	f104 34ff 	add.w	r4, r4, #4294967295
 800eb96:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eb9a:	4631      	mov	r1, r6
 800eb9c:	dcf1      	bgt.n	800eb82 <__exponent+0x22>
 800eb9e:	3130      	adds	r1, #48	; 0x30
 800eba0:	f1ae 0502 	sub.w	r5, lr, #2
 800eba4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800eba8:	1c44      	adds	r4, r0, #1
 800ebaa:	4629      	mov	r1, r5
 800ebac:	4561      	cmp	r1, ip
 800ebae:	d30a      	bcc.n	800ebc6 <__exponent+0x66>
 800ebb0:	f10d 0209 	add.w	r2, sp, #9
 800ebb4:	eba2 020e 	sub.w	r2, r2, lr
 800ebb8:	4565      	cmp	r5, ip
 800ebba:	bf88      	it	hi
 800ebbc:	2200      	movhi	r2, #0
 800ebbe:	4413      	add	r3, r2
 800ebc0:	1a18      	subs	r0, r3, r0
 800ebc2:	b003      	add	sp, #12
 800ebc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebca:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ebce:	e7ed      	b.n	800ebac <__exponent+0x4c>
 800ebd0:	2330      	movs	r3, #48	; 0x30
 800ebd2:	3130      	adds	r1, #48	; 0x30
 800ebd4:	7083      	strb	r3, [r0, #2]
 800ebd6:	70c1      	strb	r1, [r0, #3]
 800ebd8:	1d03      	adds	r3, r0, #4
 800ebda:	e7f1      	b.n	800ebc0 <__exponent+0x60>

0800ebdc <_printf_float>:
 800ebdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebe0:	ed2d 8b02 	vpush	{d8}
 800ebe4:	b08d      	sub	sp, #52	; 0x34
 800ebe6:	460c      	mov	r4, r1
 800ebe8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ebec:	4616      	mov	r6, r2
 800ebee:	461f      	mov	r7, r3
 800ebf0:	4605      	mov	r5, r0
 800ebf2:	f001 fa57 	bl	80100a4 <_localeconv_r>
 800ebf6:	f8d0 a000 	ldr.w	sl, [r0]
 800ebfa:	4650      	mov	r0, sl
 800ebfc:	f7f1 faf8 	bl	80001f0 <strlen>
 800ec00:	2300      	movs	r3, #0
 800ec02:	930a      	str	r3, [sp, #40]	; 0x28
 800ec04:	6823      	ldr	r3, [r4, #0]
 800ec06:	9305      	str	r3, [sp, #20]
 800ec08:	f8d8 3000 	ldr.w	r3, [r8]
 800ec0c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ec10:	3307      	adds	r3, #7
 800ec12:	f023 0307 	bic.w	r3, r3, #7
 800ec16:	f103 0208 	add.w	r2, r3, #8
 800ec1a:	f8c8 2000 	str.w	r2, [r8]
 800ec1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec22:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ec26:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ec2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ec2e:	9307      	str	r3, [sp, #28]
 800ec30:	f8cd 8018 	str.w	r8, [sp, #24]
 800ec34:	ee08 0a10 	vmov	s16, r0
 800ec38:	4b9f      	ldr	r3, [pc, #636]	; (800eeb8 <_printf_float+0x2dc>)
 800ec3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ec42:	f7f1 ff83 	bl	8000b4c <__aeabi_dcmpun>
 800ec46:	bb88      	cbnz	r0, 800ecac <_printf_float+0xd0>
 800ec48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec4c:	4b9a      	ldr	r3, [pc, #616]	; (800eeb8 <_printf_float+0x2dc>)
 800ec4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ec52:	f7f1 ff5d 	bl	8000b10 <__aeabi_dcmple>
 800ec56:	bb48      	cbnz	r0, 800ecac <_printf_float+0xd0>
 800ec58:	2200      	movs	r2, #0
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	4640      	mov	r0, r8
 800ec5e:	4649      	mov	r1, r9
 800ec60:	f7f1 ff4c 	bl	8000afc <__aeabi_dcmplt>
 800ec64:	b110      	cbz	r0, 800ec6c <_printf_float+0x90>
 800ec66:	232d      	movs	r3, #45	; 0x2d
 800ec68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec6c:	4b93      	ldr	r3, [pc, #588]	; (800eebc <_printf_float+0x2e0>)
 800ec6e:	4894      	ldr	r0, [pc, #592]	; (800eec0 <_printf_float+0x2e4>)
 800ec70:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ec74:	bf94      	ite	ls
 800ec76:	4698      	movls	r8, r3
 800ec78:	4680      	movhi	r8, r0
 800ec7a:	2303      	movs	r3, #3
 800ec7c:	6123      	str	r3, [r4, #16]
 800ec7e:	9b05      	ldr	r3, [sp, #20]
 800ec80:	f023 0204 	bic.w	r2, r3, #4
 800ec84:	6022      	str	r2, [r4, #0]
 800ec86:	f04f 0900 	mov.w	r9, #0
 800ec8a:	9700      	str	r7, [sp, #0]
 800ec8c:	4633      	mov	r3, r6
 800ec8e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ec90:	4621      	mov	r1, r4
 800ec92:	4628      	mov	r0, r5
 800ec94:	f000 f9d8 	bl	800f048 <_printf_common>
 800ec98:	3001      	adds	r0, #1
 800ec9a:	f040 8090 	bne.w	800edbe <_printf_float+0x1e2>
 800ec9e:	f04f 30ff 	mov.w	r0, #4294967295
 800eca2:	b00d      	add	sp, #52	; 0x34
 800eca4:	ecbd 8b02 	vpop	{d8}
 800eca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecac:	4642      	mov	r2, r8
 800ecae:	464b      	mov	r3, r9
 800ecb0:	4640      	mov	r0, r8
 800ecb2:	4649      	mov	r1, r9
 800ecb4:	f7f1 ff4a 	bl	8000b4c <__aeabi_dcmpun>
 800ecb8:	b140      	cbz	r0, 800eccc <_printf_float+0xf0>
 800ecba:	464b      	mov	r3, r9
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	bfbc      	itt	lt
 800ecc0:	232d      	movlt	r3, #45	; 0x2d
 800ecc2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ecc6:	487f      	ldr	r0, [pc, #508]	; (800eec4 <_printf_float+0x2e8>)
 800ecc8:	4b7f      	ldr	r3, [pc, #508]	; (800eec8 <_printf_float+0x2ec>)
 800ecca:	e7d1      	b.n	800ec70 <_printf_float+0x94>
 800eccc:	6863      	ldr	r3, [r4, #4]
 800ecce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ecd2:	9206      	str	r2, [sp, #24]
 800ecd4:	1c5a      	adds	r2, r3, #1
 800ecd6:	d13f      	bne.n	800ed58 <_printf_float+0x17c>
 800ecd8:	2306      	movs	r3, #6
 800ecda:	6063      	str	r3, [r4, #4]
 800ecdc:	9b05      	ldr	r3, [sp, #20]
 800ecde:	6861      	ldr	r1, [r4, #4]
 800ece0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ece4:	2300      	movs	r3, #0
 800ece6:	9303      	str	r3, [sp, #12]
 800ece8:	ab0a      	add	r3, sp, #40	; 0x28
 800ecea:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ecee:	ab09      	add	r3, sp, #36	; 0x24
 800ecf0:	ec49 8b10 	vmov	d0, r8, r9
 800ecf4:	9300      	str	r3, [sp, #0]
 800ecf6:	6022      	str	r2, [r4, #0]
 800ecf8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ecfc:	4628      	mov	r0, r5
 800ecfe:	f7ff fecd 	bl	800ea9c <__cvt>
 800ed02:	9b06      	ldr	r3, [sp, #24]
 800ed04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed06:	2b47      	cmp	r3, #71	; 0x47
 800ed08:	4680      	mov	r8, r0
 800ed0a:	d108      	bne.n	800ed1e <_printf_float+0x142>
 800ed0c:	1cc8      	adds	r0, r1, #3
 800ed0e:	db02      	blt.n	800ed16 <_printf_float+0x13a>
 800ed10:	6863      	ldr	r3, [r4, #4]
 800ed12:	4299      	cmp	r1, r3
 800ed14:	dd41      	ble.n	800ed9a <_printf_float+0x1be>
 800ed16:	f1ab 0b02 	sub.w	fp, fp, #2
 800ed1a:	fa5f fb8b 	uxtb.w	fp, fp
 800ed1e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ed22:	d820      	bhi.n	800ed66 <_printf_float+0x18a>
 800ed24:	3901      	subs	r1, #1
 800ed26:	465a      	mov	r2, fp
 800ed28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ed2c:	9109      	str	r1, [sp, #36]	; 0x24
 800ed2e:	f7ff ff17 	bl	800eb60 <__exponent>
 800ed32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed34:	1813      	adds	r3, r2, r0
 800ed36:	2a01      	cmp	r2, #1
 800ed38:	4681      	mov	r9, r0
 800ed3a:	6123      	str	r3, [r4, #16]
 800ed3c:	dc02      	bgt.n	800ed44 <_printf_float+0x168>
 800ed3e:	6822      	ldr	r2, [r4, #0]
 800ed40:	07d2      	lsls	r2, r2, #31
 800ed42:	d501      	bpl.n	800ed48 <_printf_float+0x16c>
 800ed44:	3301      	adds	r3, #1
 800ed46:	6123      	str	r3, [r4, #16]
 800ed48:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d09c      	beq.n	800ec8a <_printf_float+0xae>
 800ed50:	232d      	movs	r3, #45	; 0x2d
 800ed52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed56:	e798      	b.n	800ec8a <_printf_float+0xae>
 800ed58:	9a06      	ldr	r2, [sp, #24]
 800ed5a:	2a47      	cmp	r2, #71	; 0x47
 800ed5c:	d1be      	bne.n	800ecdc <_printf_float+0x100>
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d1bc      	bne.n	800ecdc <_printf_float+0x100>
 800ed62:	2301      	movs	r3, #1
 800ed64:	e7b9      	b.n	800ecda <_printf_float+0xfe>
 800ed66:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ed6a:	d118      	bne.n	800ed9e <_printf_float+0x1c2>
 800ed6c:	2900      	cmp	r1, #0
 800ed6e:	6863      	ldr	r3, [r4, #4]
 800ed70:	dd0b      	ble.n	800ed8a <_printf_float+0x1ae>
 800ed72:	6121      	str	r1, [r4, #16]
 800ed74:	b913      	cbnz	r3, 800ed7c <_printf_float+0x1a0>
 800ed76:	6822      	ldr	r2, [r4, #0]
 800ed78:	07d0      	lsls	r0, r2, #31
 800ed7a:	d502      	bpl.n	800ed82 <_printf_float+0x1a6>
 800ed7c:	3301      	adds	r3, #1
 800ed7e:	440b      	add	r3, r1
 800ed80:	6123      	str	r3, [r4, #16]
 800ed82:	65a1      	str	r1, [r4, #88]	; 0x58
 800ed84:	f04f 0900 	mov.w	r9, #0
 800ed88:	e7de      	b.n	800ed48 <_printf_float+0x16c>
 800ed8a:	b913      	cbnz	r3, 800ed92 <_printf_float+0x1b6>
 800ed8c:	6822      	ldr	r2, [r4, #0]
 800ed8e:	07d2      	lsls	r2, r2, #31
 800ed90:	d501      	bpl.n	800ed96 <_printf_float+0x1ba>
 800ed92:	3302      	adds	r3, #2
 800ed94:	e7f4      	b.n	800ed80 <_printf_float+0x1a4>
 800ed96:	2301      	movs	r3, #1
 800ed98:	e7f2      	b.n	800ed80 <_printf_float+0x1a4>
 800ed9a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ed9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eda0:	4299      	cmp	r1, r3
 800eda2:	db05      	blt.n	800edb0 <_printf_float+0x1d4>
 800eda4:	6823      	ldr	r3, [r4, #0]
 800eda6:	6121      	str	r1, [r4, #16]
 800eda8:	07d8      	lsls	r0, r3, #31
 800edaa:	d5ea      	bpl.n	800ed82 <_printf_float+0x1a6>
 800edac:	1c4b      	adds	r3, r1, #1
 800edae:	e7e7      	b.n	800ed80 <_printf_float+0x1a4>
 800edb0:	2900      	cmp	r1, #0
 800edb2:	bfd4      	ite	le
 800edb4:	f1c1 0202 	rsble	r2, r1, #2
 800edb8:	2201      	movgt	r2, #1
 800edba:	4413      	add	r3, r2
 800edbc:	e7e0      	b.n	800ed80 <_printf_float+0x1a4>
 800edbe:	6823      	ldr	r3, [r4, #0]
 800edc0:	055a      	lsls	r2, r3, #21
 800edc2:	d407      	bmi.n	800edd4 <_printf_float+0x1f8>
 800edc4:	6923      	ldr	r3, [r4, #16]
 800edc6:	4642      	mov	r2, r8
 800edc8:	4631      	mov	r1, r6
 800edca:	4628      	mov	r0, r5
 800edcc:	47b8      	blx	r7
 800edce:	3001      	adds	r0, #1
 800edd0:	d12c      	bne.n	800ee2c <_printf_float+0x250>
 800edd2:	e764      	b.n	800ec9e <_printf_float+0xc2>
 800edd4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800edd8:	f240 80e0 	bls.w	800ef9c <_printf_float+0x3c0>
 800eddc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ede0:	2200      	movs	r2, #0
 800ede2:	2300      	movs	r3, #0
 800ede4:	f7f1 fe80 	bl	8000ae8 <__aeabi_dcmpeq>
 800ede8:	2800      	cmp	r0, #0
 800edea:	d034      	beq.n	800ee56 <_printf_float+0x27a>
 800edec:	4a37      	ldr	r2, [pc, #220]	; (800eecc <_printf_float+0x2f0>)
 800edee:	2301      	movs	r3, #1
 800edf0:	4631      	mov	r1, r6
 800edf2:	4628      	mov	r0, r5
 800edf4:	47b8      	blx	r7
 800edf6:	3001      	adds	r0, #1
 800edf8:	f43f af51 	beq.w	800ec9e <_printf_float+0xc2>
 800edfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee00:	429a      	cmp	r2, r3
 800ee02:	db02      	blt.n	800ee0a <_printf_float+0x22e>
 800ee04:	6823      	ldr	r3, [r4, #0]
 800ee06:	07d8      	lsls	r0, r3, #31
 800ee08:	d510      	bpl.n	800ee2c <_printf_float+0x250>
 800ee0a:	ee18 3a10 	vmov	r3, s16
 800ee0e:	4652      	mov	r2, sl
 800ee10:	4631      	mov	r1, r6
 800ee12:	4628      	mov	r0, r5
 800ee14:	47b8      	blx	r7
 800ee16:	3001      	adds	r0, #1
 800ee18:	f43f af41 	beq.w	800ec9e <_printf_float+0xc2>
 800ee1c:	f04f 0800 	mov.w	r8, #0
 800ee20:	f104 091a 	add.w	r9, r4, #26
 800ee24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee26:	3b01      	subs	r3, #1
 800ee28:	4543      	cmp	r3, r8
 800ee2a:	dc09      	bgt.n	800ee40 <_printf_float+0x264>
 800ee2c:	6823      	ldr	r3, [r4, #0]
 800ee2e:	079b      	lsls	r3, r3, #30
 800ee30:	f100 8105 	bmi.w	800f03e <_printf_float+0x462>
 800ee34:	68e0      	ldr	r0, [r4, #12]
 800ee36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee38:	4298      	cmp	r0, r3
 800ee3a:	bfb8      	it	lt
 800ee3c:	4618      	movlt	r0, r3
 800ee3e:	e730      	b.n	800eca2 <_printf_float+0xc6>
 800ee40:	2301      	movs	r3, #1
 800ee42:	464a      	mov	r2, r9
 800ee44:	4631      	mov	r1, r6
 800ee46:	4628      	mov	r0, r5
 800ee48:	47b8      	blx	r7
 800ee4a:	3001      	adds	r0, #1
 800ee4c:	f43f af27 	beq.w	800ec9e <_printf_float+0xc2>
 800ee50:	f108 0801 	add.w	r8, r8, #1
 800ee54:	e7e6      	b.n	800ee24 <_printf_float+0x248>
 800ee56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	dc39      	bgt.n	800eed0 <_printf_float+0x2f4>
 800ee5c:	4a1b      	ldr	r2, [pc, #108]	; (800eecc <_printf_float+0x2f0>)
 800ee5e:	2301      	movs	r3, #1
 800ee60:	4631      	mov	r1, r6
 800ee62:	4628      	mov	r0, r5
 800ee64:	47b8      	blx	r7
 800ee66:	3001      	adds	r0, #1
 800ee68:	f43f af19 	beq.w	800ec9e <_printf_float+0xc2>
 800ee6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee70:	4313      	orrs	r3, r2
 800ee72:	d102      	bne.n	800ee7a <_printf_float+0x29e>
 800ee74:	6823      	ldr	r3, [r4, #0]
 800ee76:	07d9      	lsls	r1, r3, #31
 800ee78:	d5d8      	bpl.n	800ee2c <_printf_float+0x250>
 800ee7a:	ee18 3a10 	vmov	r3, s16
 800ee7e:	4652      	mov	r2, sl
 800ee80:	4631      	mov	r1, r6
 800ee82:	4628      	mov	r0, r5
 800ee84:	47b8      	blx	r7
 800ee86:	3001      	adds	r0, #1
 800ee88:	f43f af09 	beq.w	800ec9e <_printf_float+0xc2>
 800ee8c:	f04f 0900 	mov.w	r9, #0
 800ee90:	f104 0a1a 	add.w	sl, r4, #26
 800ee94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee96:	425b      	negs	r3, r3
 800ee98:	454b      	cmp	r3, r9
 800ee9a:	dc01      	bgt.n	800eea0 <_printf_float+0x2c4>
 800ee9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee9e:	e792      	b.n	800edc6 <_printf_float+0x1ea>
 800eea0:	2301      	movs	r3, #1
 800eea2:	4652      	mov	r2, sl
 800eea4:	4631      	mov	r1, r6
 800eea6:	4628      	mov	r0, r5
 800eea8:	47b8      	blx	r7
 800eeaa:	3001      	adds	r0, #1
 800eeac:	f43f aef7 	beq.w	800ec9e <_printf_float+0xc2>
 800eeb0:	f109 0901 	add.w	r9, r9, #1
 800eeb4:	e7ee      	b.n	800ee94 <_printf_float+0x2b8>
 800eeb6:	bf00      	nop
 800eeb8:	7fefffff 	.word	0x7fefffff
 800eebc:	08013400 	.word	0x08013400
 800eec0:	08013404 	.word	0x08013404
 800eec4:	0801340c 	.word	0x0801340c
 800eec8:	08013408 	.word	0x08013408
 800eecc:	08013410 	.word	0x08013410
 800eed0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eed2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eed4:	429a      	cmp	r2, r3
 800eed6:	bfa8      	it	ge
 800eed8:	461a      	movge	r2, r3
 800eeda:	2a00      	cmp	r2, #0
 800eedc:	4691      	mov	r9, r2
 800eede:	dc37      	bgt.n	800ef50 <_printf_float+0x374>
 800eee0:	f04f 0b00 	mov.w	fp, #0
 800eee4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eee8:	f104 021a 	add.w	r2, r4, #26
 800eeec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eeee:	9305      	str	r3, [sp, #20]
 800eef0:	eba3 0309 	sub.w	r3, r3, r9
 800eef4:	455b      	cmp	r3, fp
 800eef6:	dc33      	bgt.n	800ef60 <_printf_float+0x384>
 800eef8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eefc:	429a      	cmp	r2, r3
 800eefe:	db3b      	blt.n	800ef78 <_printf_float+0x39c>
 800ef00:	6823      	ldr	r3, [r4, #0]
 800ef02:	07da      	lsls	r2, r3, #31
 800ef04:	d438      	bmi.n	800ef78 <_printf_float+0x39c>
 800ef06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef08:	9a05      	ldr	r2, [sp, #20]
 800ef0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef0c:	1a9a      	subs	r2, r3, r2
 800ef0e:	eba3 0901 	sub.w	r9, r3, r1
 800ef12:	4591      	cmp	r9, r2
 800ef14:	bfa8      	it	ge
 800ef16:	4691      	movge	r9, r2
 800ef18:	f1b9 0f00 	cmp.w	r9, #0
 800ef1c:	dc35      	bgt.n	800ef8a <_printf_float+0x3ae>
 800ef1e:	f04f 0800 	mov.w	r8, #0
 800ef22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef26:	f104 0a1a 	add.w	sl, r4, #26
 800ef2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef2e:	1a9b      	subs	r3, r3, r2
 800ef30:	eba3 0309 	sub.w	r3, r3, r9
 800ef34:	4543      	cmp	r3, r8
 800ef36:	f77f af79 	ble.w	800ee2c <_printf_float+0x250>
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	4652      	mov	r2, sl
 800ef3e:	4631      	mov	r1, r6
 800ef40:	4628      	mov	r0, r5
 800ef42:	47b8      	blx	r7
 800ef44:	3001      	adds	r0, #1
 800ef46:	f43f aeaa 	beq.w	800ec9e <_printf_float+0xc2>
 800ef4a:	f108 0801 	add.w	r8, r8, #1
 800ef4e:	e7ec      	b.n	800ef2a <_printf_float+0x34e>
 800ef50:	4613      	mov	r3, r2
 800ef52:	4631      	mov	r1, r6
 800ef54:	4642      	mov	r2, r8
 800ef56:	4628      	mov	r0, r5
 800ef58:	47b8      	blx	r7
 800ef5a:	3001      	adds	r0, #1
 800ef5c:	d1c0      	bne.n	800eee0 <_printf_float+0x304>
 800ef5e:	e69e      	b.n	800ec9e <_printf_float+0xc2>
 800ef60:	2301      	movs	r3, #1
 800ef62:	4631      	mov	r1, r6
 800ef64:	4628      	mov	r0, r5
 800ef66:	9205      	str	r2, [sp, #20]
 800ef68:	47b8      	blx	r7
 800ef6a:	3001      	adds	r0, #1
 800ef6c:	f43f ae97 	beq.w	800ec9e <_printf_float+0xc2>
 800ef70:	9a05      	ldr	r2, [sp, #20]
 800ef72:	f10b 0b01 	add.w	fp, fp, #1
 800ef76:	e7b9      	b.n	800eeec <_printf_float+0x310>
 800ef78:	ee18 3a10 	vmov	r3, s16
 800ef7c:	4652      	mov	r2, sl
 800ef7e:	4631      	mov	r1, r6
 800ef80:	4628      	mov	r0, r5
 800ef82:	47b8      	blx	r7
 800ef84:	3001      	adds	r0, #1
 800ef86:	d1be      	bne.n	800ef06 <_printf_float+0x32a>
 800ef88:	e689      	b.n	800ec9e <_printf_float+0xc2>
 800ef8a:	9a05      	ldr	r2, [sp, #20]
 800ef8c:	464b      	mov	r3, r9
 800ef8e:	4442      	add	r2, r8
 800ef90:	4631      	mov	r1, r6
 800ef92:	4628      	mov	r0, r5
 800ef94:	47b8      	blx	r7
 800ef96:	3001      	adds	r0, #1
 800ef98:	d1c1      	bne.n	800ef1e <_printf_float+0x342>
 800ef9a:	e680      	b.n	800ec9e <_printf_float+0xc2>
 800ef9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ef9e:	2a01      	cmp	r2, #1
 800efa0:	dc01      	bgt.n	800efa6 <_printf_float+0x3ca>
 800efa2:	07db      	lsls	r3, r3, #31
 800efa4:	d538      	bpl.n	800f018 <_printf_float+0x43c>
 800efa6:	2301      	movs	r3, #1
 800efa8:	4642      	mov	r2, r8
 800efaa:	4631      	mov	r1, r6
 800efac:	4628      	mov	r0, r5
 800efae:	47b8      	blx	r7
 800efb0:	3001      	adds	r0, #1
 800efb2:	f43f ae74 	beq.w	800ec9e <_printf_float+0xc2>
 800efb6:	ee18 3a10 	vmov	r3, s16
 800efba:	4652      	mov	r2, sl
 800efbc:	4631      	mov	r1, r6
 800efbe:	4628      	mov	r0, r5
 800efc0:	47b8      	blx	r7
 800efc2:	3001      	adds	r0, #1
 800efc4:	f43f ae6b 	beq.w	800ec9e <_printf_float+0xc2>
 800efc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800efcc:	2200      	movs	r2, #0
 800efce:	2300      	movs	r3, #0
 800efd0:	f7f1 fd8a 	bl	8000ae8 <__aeabi_dcmpeq>
 800efd4:	b9d8      	cbnz	r0, 800f00e <_printf_float+0x432>
 800efd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efd8:	f108 0201 	add.w	r2, r8, #1
 800efdc:	3b01      	subs	r3, #1
 800efde:	4631      	mov	r1, r6
 800efe0:	4628      	mov	r0, r5
 800efe2:	47b8      	blx	r7
 800efe4:	3001      	adds	r0, #1
 800efe6:	d10e      	bne.n	800f006 <_printf_float+0x42a>
 800efe8:	e659      	b.n	800ec9e <_printf_float+0xc2>
 800efea:	2301      	movs	r3, #1
 800efec:	4652      	mov	r2, sl
 800efee:	4631      	mov	r1, r6
 800eff0:	4628      	mov	r0, r5
 800eff2:	47b8      	blx	r7
 800eff4:	3001      	adds	r0, #1
 800eff6:	f43f ae52 	beq.w	800ec9e <_printf_float+0xc2>
 800effa:	f108 0801 	add.w	r8, r8, #1
 800effe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f000:	3b01      	subs	r3, #1
 800f002:	4543      	cmp	r3, r8
 800f004:	dcf1      	bgt.n	800efea <_printf_float+0x40e>
 800f006:	464b      	mov	r3, r9
 800f008:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f00c:	e6dc      	b.n	800edc8 <_printf_float+0x1ec>
 800f00e:	f04f 0800 	mov.w	r8, #0
 800f012:	f104 0a1a 	add.w	sl, r4, #26
 800f016:	e7f2      	b.n	800effe <_printf_float+0x422>
 800f018:	2301      	movs	r3, #1
 800f01a:	4642      	mov	r2, r8
 800f01c:	e7df      	b.n	800efde <_printf_float+0x402>
 800f01e:	2301      	movs	r3, #1
 800f020:	464a      	mov	r2, r9
 800f022:	4631      	mov	r1, r6
 800f024:	4628      	mov	r0, r5
 800f026:	47b8      	blx	r7
 800f028:	3001      	adds	r0, #1
 800f02a:	f43f ae38 	beq.w	800ec9e <_printf_float+0xc2>
 800f02e:	f108 0801 	add.w	r8, r8, #1
 800f032:	68e3      	ldr	r3, [r4, #12]
 800f034:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f036:	1a5b      	subs	r3, r3, r1
 800f038:	4543      	cmp	r3, r8
 800f03a:	dcf0      	bgt.n	800f01e <_printf_float+0x442>
 800f03c:	e6fa      	b.n	800ee34 <_printf_float+0x258>
 800f03e:	f04f 0800 	mov.w	r8, #0
 800f042:	f104 0919 	add.w	r9, r4, #25
 800f046:	e7f4      	b.n	800f032 <_printf_float+0x456>

0800f048 <_printf_common>:
 800f048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f04c:	4616      	mov	r6, r2
 800f04e:	4699      	mov	r9, r3
 800f050:	688a      	ldr	r2, [r1, #8]
 800f052:	690b      	ldr	r3, [r1, #16]
 800f054:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f058:	4293      	cmp	r3, r2
 800f05a:	bfb8      	it	lt
 800f05c:	4613      	movlt	r3, r2
 800f05e:	6033      	str	r3, [r6, #0]
 800f060:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f064:	4607      	mov	r7, r0
 800f066:	460c      	mov	r4, r1
 800f068:	b10a      	cbz	r2, 800f06e <_printf_common+0x26>
 800f06a:	3301      	adds	r3, #1
 800f06c:	6033      	str	r3, [r6, #0]
 800f06e:	6823      	ldr	r3, [r4, #0]
 800f070:	0699      	lsls	r1, r3, #26
 800f072:	bf42      	ittt	mi
 800f074:	6833      	ldrmi	r3, [r6, #0]
 800f076:	3302      	addmi	r3, #2
 800f078:	6033      	strmi	r3, [r6, #0]
 800f07a:	6825      	ldr	r5, [r4, #0]
 800f07c:	f015 0506 	ands.w	r5, r5, #6
 800f080:	d106      	bne.n	800f090 <_printf_common+0x48>
 800f082:	f104 0a19 	add.w	sl, r4, #25
 800f086:	68e3      	ldr	r3, [r4, #12]
 800f088:	6832      	ldr	r2, [r6, #0]
 800f08a:	1a9b      	subs	r3, r3, r2
 800f08c:	42ab      	cmp	r3, r5
 800f08e:	dc26      	bgt.n	800f0de <_printf_common+0x96>
 800f090:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f094:	1e13      	subs	r3, r2, #0
 800f096:	6822      	ldr	r2, [r4, #0]
 800f098:	bf18      	it	ne
 800f09a:	2301      	movne	r3, #1
 800f09c:	0692      	lsls	r2, r2, #26
 800f09e:	d42b      	bmi.n	800f0f8 <_printf_common+0xb0>
 800f0a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f0a4:	4649      	mov	r1, r9
 800f0a6:	4638      	mov	r0, r7
 800f0a8:	47c0      	blx	r8
 800f0aa:	3001      	adds	r0, #1
 800f0ac:	d01e      	beq.n	800f0ec <_printf_common+0xa4>
 800f0ae:	6823      	ldr	r3, [r4, #0]
 800f0b0:	68e5      	ldr	r5, [r4, #12]
 800f0b2:	6832      	ldr	r2, [r6, #0]
 800f0b4:	f003 0306 	and.w	r3, r3, #6
 800f0b8:	2b04      	cmp	r3, #4
 800f0ba:	bf08      	it	eq
 800f0bc:	1aad      	subeq	r5, r5, r2
 800f0be:	68a3      	ldr	r3, [r4, #8]
 800f0c0:	6922      	ldr	r2, [r4, #16]
 800f0c2:	bf0c      	ite	eq
 800f0c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f0c8:	2500      	movne	r5, #0
 800f0ca:	4293      	cmp	r3, r2
 800f0cc:	bfc4      	itt	gt
 800f0ce:	1a9b      	subgt	r3, r3, r2
 800f0d0:	18ed      	addgt	r5, r5, r3
 800f0d2:	2600      	movs	r6, #0
 800f0d4:	341a      	adds	r4, #26
 800f0d6:	42b5      	cmp	r5, r6
 800f0d8:	d11a      	bne.n	800f110 <_printf_common+0xc8>
 800f0da:	2000      	movs	r0, #0
 800f0dc:	e008      	b.n	800f0f0 <_printf_common+0xa8>
 800f0de:	2301      	movs	r3, #1
 800f0e0:	4652      	mov	r2, sl
 800f0e2:	4649      	mov	r1, r9
 800f0e4:	4638      	mov	r0, r7
 800f0e6:	47c0      	blx	r8
 800f0e8:	3001      	adds	r0, #1
 800f0ea:	d103      	bne.n	800f0f4 <_printf_common+0xac>
 800f0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0f4:	3501      	adds	r5, #1
 800f0f6:	e7c6      	b.n	800f086 <_printf_common+0x3e>
 800f0f8:	18e1      	adds	r1, r4, r3
 800f0fa:	1c5a      	adds	r2, r3, #1
 800f0fc:	2030      	movs	r0, #48	; 0x30
 800f0fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f102:	4422      	add	r2, r4
 800f104:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f108:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f10c:	3302      	adds	r3, #2
 800f10e:	e7c7      	b.n	800f0a0 <_printf_common+0x58>
 800f110:	2301      	movs	r3, #1
 800f112:	4622      	mov	r2, r4
 800f114:	4649      	mov	r1, r9
 800f116:	4638      	mov	r0, r7
 800f118:	47c0      	blx	r8
 800f11a:	3001      	adds	r0, #1
 800f11c:	d0e6      	beq.n	800f0ec <_printf_common+0xa4>
 800f11e:	3601      	adds	r6, #1
 800f120:	e7d9      	b.n	800f0d6 <_printf_common+0x8e>
	...

0800f124 <_printf_i>:
 800f124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f128:	7e0f      	ldrb	r7, [r1, #24]
 800f12a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f12c:	2f78      	cmp	r7, #120	; 0x78
 800f12e:	4691      	mov	r9, r2
 800f130:	4680      	mov	r8, r0
 800f132:	460c      	mov	r4, r1
 800f134:	469a      	mov	sl, r3
 800f136:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f13a:	d807      	bhi.n	800f14c <_printf_i+0x28>
 800f13c:	2f62      	cmp	r7, #98	; 0x62
 800f13e:	d80a      	bhi.n	800f156 <_printf_i+0x32>
 800f140:	2f00      	cmp	r7, #0
 800f142:	f000 80d8 	beq.w	800f2f6 <_printf_i+0x1d2>
 800f146:	2f58      	cmp	r7, #88	; 0x58
 800f148:	f000 80a3 	beq.w	800f292 <_printf_i+0x16e>
 800f14c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f150:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f154:	e03a      	b.n	800f1cc <_printf_i+0xa8>
 800f156:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f15a:	2b15      	cmp	r3, #21
 800f15c:	d8f6      	bhi.n	800f14c <_printf_i+0x28>
 800f15e:	a101      	add	r1, pc, #4	; (adr r1, 800f164 <_printf_i+0x40>)
 800f160:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f164:	0800f1bd 	.word	0x0800f1bd
 800f168:	0800f1d1 	.word	0x0800f1d1
 800f16c:	0800f14d 	.word	0x0800f14d
 800f170:	0800f14d 	.word	0x0800f14d
 800f174:	0800f14d 	.word	0x0800f14d
 800f178:	0800f14d 	.word	0x0800f14d
 800f17c:	0800f1d1 	.word	0x0800f1d1
 800f180:	0800f14d 	.word	0x0800f14d
 800f184:	0800f14d 	.word	0x0800f14d
 800f188:	0800f14d 	.word	0x0800f14d
 800f18c:	0800f14d 	.word	0x0800f14d
 800f190:	0800f2dd 	.word	0x0800f2dd
 800f194:	0800f201 	.word	0x0800f201
 800f198:	0800f2bf 	.word	0x0800f2bf
 800f19c:	0800f14d 	.word	0x0800f14d
 800f1a0:	0800f14d 	.word	0x0800f14d
 800f1a4:	0800f2ff 	.word	0x0800f2ff
 800f1a8:	0800f14d 	.word	0x0800f14d
 800f1ac:	0800f201 	.word	0x0800f201
 800f1b0:	0800f14d 	.word	0x0800f14d
 800f1b4:	0800f14d 	.word	0x0800f14d
 800f1b8:	0800f2c7 	.word	0x0800f2c7
 800f1bc:	682b      	ldr	r3, [r5, #0]
 800f1be:	1d1a      	adds	r2, r3, #4
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	602a      	str	r2, [r5, #0]
 800f1c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f1c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	e0a3      	b.n	800f318 <_printf_i+0x1f4>
 800f1d0:	6820      	ldr	r0, [r4, #0]
 800f1d2:	6829      	ldr	r1, [r5, #0]
 800f1d4:	0606      	lsls	r6, r0, #24
 800f1d6:	f101 0304 	add.w	r3, r1, #4
 800f1da:	d50a      	bpl.n	800f1f2 <_printf_i+0xce>
 800f1dc:	680e      	ldr	r6, [r1, #0]
 800f1de:	602b      	str	r3, [r5, #0]
 800f1e0:	2e00      	cmp	r6, #0
 800f1e2:	da03      	bge.n	800f1ec <_printf_i+0xc8>
 800f1e4:	232d      	movs	r3, #45	; 0x2d
 800f1e6:	4276      	negs	r6, r6
 800f1e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f1ec:	485e      	ldr	r0, [pc, #376]	; (800f368 <_printf_i+0x244>)
 800f1ee:	230a      	movs	r3, #10
 800f1f0:	e019      	b.n	800f226 <_printf_i+0x102>
 800f1f2:	680e      	ldr	r6, [r1, #0]
 800f1f4:	602b      	str	r3, [r5, #0]
 800f1f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f1fa:	bf18      	it	ne
 800f1fc:	b236      	sxthne	r6, r6
 800f1fe:	e7ef      	b.n	800f1e0 <_printf_i+0xbc>
 800f200:	682b      	ldr	r3, [r5, #0]
 800f202:	6820      	ldr	r0, [r4, #0]
 800f204:	1d19      	adds	r1, r3, #4
 800f206:	6029      	str	r1, [r5, #0]
 800f208:	0601      	lsls	r1, r0, #24
 800f20a:	d501      	bpl.n	800f210 <_printf_i+0xec>
 800f20c:	681e      	ldr	r6, [r3, #0]
 800f20e:	e002      	b.n	800f216 <_printf_i+0xf2>
 800f210:	0646      	lsls	r6, r0, #25
 800f212:	d5fb      	bpl.n	800f20c <_printf_i+0xe8>
 800f214:	881e      	ldrh	r6, [r3, #0]
 800f216:	4854      	ldr	r0, [pc, #336]	; (800f368 <_printf_i+0x244>)
 800f218:	2f6f      	cmp	r7, #111	; 0x6f
 800f21a:	bf0c      	ite	eq
 800f21c:	2308      	moveq	r3, #8
 800f21e:	230a      	movne	r3, #10
 800f220:	2100      	movs	r1, #0
 800f222:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f226:	6865      	ldr	r5, [r4, #4]
 800f228:	60a5      	str	r5, [r4, #8]
 800f22a:	2d00      	cmp	r5, #0
 800f22c:	bfa2      	ittt	ge
 800f22e:	6821      	ldrge	r1, [r4, #0]
 800f230:	f021 0104 	bicge.w	r1, r1, #4
 800f234:	6021      	strge	r1, [r4, #0]
 800f236:	b90e      	cbnz	r6, 800f23c <_printf_i+0x118>
 800f238:	2d00      	cmp	r5, #0
 800f23a:	d04d      	beq.n	800f2d8 <_printf_i+0x1b4>
 800f23c:	4615      	mov	r5, r2
 800f23e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f242:	fb03 6711 	mls	r7, r3, r1, r6
 800f246:	5dc7      	ldrb	r7, [r0, r7]
 800f248:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f24c:	4637      	mov	r7, r6
 800f24e:	42bb      	cmp	r3, r7
 800f250:	460e      	mov	r6, r1
 800f252:	d9f4      	bls.n	800f23e <_printf_i+0x11a>
 800f254:	2b08      	cmp	r3, #8
 800f256:	d10b      	bne.n	800f270 <_printf_i+0x14c>
 800f258:	6823      	ldr	r3, [r4, #0]
 800f25a:	07de      	lsls	r6, r3, #31
 800f25c:	d508      	bpl.n	800f270 <_printf_i+0x14c>
 800f25e:	6923      	ldr	r3, [r4, #16]
 800f260:	6861      	ldr	r1, [r4, #4]
 800f262:	4299      	cmp	r1, r3
 800f264:	bfde      	ittt	le
 800f266:	2330      	movle	r3, #48	; 0x30
 800f268:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f26c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f270:	1b52      	subs	r2, r2, r5
 800f272:	6122      	str	r2, [r4, #16]
 800f274:	f8cd a000 	str.w	sl, [sp]
 800f278:	464b      	mov	r3, r9
 800f27a:	aa03      	add	r2, sp, #12
 800f27c:	4621      	mov	r1, r4
 800f27e:	4640      	mov	r0, r8
 800f280:	f7ff fee2 	bl	800f048 <_printf_common>
 800f284:	3001      	adds	r0, #1
 800f286:	d14c      	bne.n	800f322 <_printf_i+0x1fe>
 800f288:	f04f 30ff 	mov.w	r0, #4294967295
 800f28c:	b004      	add	sp, #16
 800f28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f292:	4835      	ldr	r0, [pc, #212]	; (800f368 <_printf_i+0x244>)
 800f294:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f298:	6829      	ldr	r1, [r5, #0]
 800f29a:	6823      	ldr	r3, [r4, #0]
 800f29c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f2a0:	6029      	str	r1, [r5, #0]
 800f2a2:	061d      	lsls	r5, r3, #24
 800f2a4:	d514      	bpl.n	800f2d0 <_printf_i+0x1ac>
 800f2a6:	07df      	lsls	r7, r3, #31
 800f2a8:	bf44      	itt	mi
 800f2aa:	f043 0320 	orrmi.w	r3, r3, #32
 800f2ae:	6023      	strmi	r3, [r4, #0]
 800f2b0:	b91e      	cbnz	r6, 800f2ba <_printf_i+0x196>
 800f2b2:	6823      	ldr	r3, [r4, #0]
 800f2b4:	f023 0320 	bic.w	r3, r3, #32
 800f2b8:	6023      	str	r3, [r4, #0]
 800f2ba:	2310      	movs	r3, #16
 800f2bc:	e7b0      	b.n	800f220 <_printf_i+0xfc>
 800f2be:	6823      	ldr	r3, [r4, #0]
 800f2c0:	f043 0320 	orr.w	r3, r3, #32
 800f2c4:	6023      	str	r3, [r4, #0]
 800f2c6:	2378      	movs	r3, #120	; 0x78
 800f2c8:	4828      	ldr	r0, [pc, #160]	; (800f36c <_printf_i+0x248>)
 800f2ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f2ce:	e7e3      	b.n	800f298 <_printf_i+0x174>
 800f2d0:	0659      	lsls	r1, r3, #25
 800f2d2:	bf48      	it	mi
 800f2d4:	b2b6      	uxthmi	r6, r6
 800f2d6:	e7e6      	b.n	800f2a6 <_printf_i+0x182>
 800f2d8:	4615      	mov	r5, r2
 800f2da:	e7bb      	b.n	800f254 <_printf_i+0x130>
 800f2dc:	682b      	ldr	r3, [r5, #0]
 800f2de:	6826      	ldr	r6, [r4, #0]
 800f2e0:	6961      	ldr	r1, [r4, #20]
 800f2e2:	1d18      	adds	r0, r3, #4
 800f2e4:	6028      	str	r0, [r5, #0]
 800f2e6:	0635      	lsls	r5, r6, #24
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	d501      	bpl.n	800f2f0 <_printf_i+0x1cc>
 800f2ec:	6019      	str	r1, [r3, #0]
 800f2ee:	e002      	b.n	800f2f6 <_printf_i+0x1d2>
 800f2f0:	0670      	lsls	r0, r6, #25
 800f2f2:	d5fb      	bpl.n	800f2ec <_printf_i+0x1c8>
 800f2f4:	8019      	strh	r1, [r3, #0]
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	6123      	str	r3, [r4, #16]
 800f2fa:	4615      	mov	r5, r2
 800f2fc:	e7ba      	b.n	800f274 <_printf_i+0x150>
 800f2fe:	682b      	ldr	r3, [r5, #0]
 800f300:	1d1a      	adds	r2, r3, #4
 800f302:	602a      	str	r2, [r5, #0]
 800f304:	681d      	ldr	r5, [r3, #0]
 800f306:	6862      	ldr	r2, [r4, #4]
 800f308:	2100      	movs	r1, #0
 800f30a:	4628      	mov	r0, r5
 800f30c:	f7f0 ff78 	bl	8000200 <memchr>
 800f310:	b108      	cbz	r0, 800f316 <_printf_i+0x1f2>
 800f312:	1b40      	subs	r0, r0, r5
 800f314:	6060      	str	r0, [r4, #4]
 800f316:	6863      	ldr	r3, [r4, #4]
 800f318:	6123      	str	r3, [r4, #16]
 800f31a:	2300      	movs	r3, #0
 800f31c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f320:	e7a8      	b.n	800f274 <_printf_i+0x150>
 800f322:	6923      	ldr	r3, [r4, #16]
 800f324:	462a      	mov	r2, r5
 800f326:	4649      	mov	r1, r9
 800f328:	4640      	mov	r0, r8
 800f32a:	47d0      	blx	sl
 800f32c:	3001      	adds	r0, #1
 800f32e:	d0ab      	beq.n	800f288 <_printf_i+0x164>
 800f330:	6823      	ldr	r3, [r4, #0]
 800f332:	079b      	lsls	r3, r3, #30
 800f334:	d413      	bmi.n	800f35e <_printf_i+0x23a>
 800f336:	68e0      	ldr	r0, [r4, #12]
 800f338:	9b03      	ldr	r3, [sp, #12]
 800f33a:	4298      	cmp	r0, r3
 800f33c:	bfb8      	it	lt
 800f33e:	4618      	movlt	r0, r3
 800f340:	e7a4      	b.n	800f28c <_printf_i+0x168>
 800f342:	2301      	movs	r3, #1
 800f344:	4632      	mov	r2, r6
 800f346:	4649      	mov	r1, r9
 800f348:	4640      	mov	r0, r8
 800f34a:	47d0      	blx	sl
 800f34c:	3001      	adds	r0, #1
 800f34e:	d09b      	beq.n	800f288 <_printf_i+0x164>
 800f350:	3501      	adds	r5, #1
 800f352:	68e3      	ldr	r3, [r4, #12]
 800f354:	9903      	ldr	r1, [sp, #12]
 800f356:	1a5b      	subs	r3, r3, r1
 800f358:	42ab      	cmp	r3, r5
 800f35a:	dcf2      	bgt.n	800f342 <_printf_i+0x21e>
 800f35c:	e7eb      	b.n	800f336 <_printf_i+0x212>
 800f35e:	2500      	movs	r5, #0
 800f360:	f104 0619 	add.w	r6, r4, #25
 800f364:	e7f5      	b.n	800f352 <_printf_i+0x22e>
 800f366:	bf00      	nop
 800f368:	08013412 	.word	0x08013412
 800f36c:	08013423 	.word	0x08013423

0800f370 <siprintf>:
 800f370:	b40e      	push	{r1, r2, r3}
 800f372:	b500      	push	{lr}
 800f374:	b09c      	sub	sp, #112	; 0x70
 800f376:	ab1d      	add	r3, sp, #116	; 0x74
 800f378:	9002      	str	r0, [sp, #8]
 800f37a:	9006      	str	r0, [sp, #24]
 800f37c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f380:	4809      	ldr	r0, [pc, #36]	; (800f3a8 <siprintf+0x38>)
 800f382:	9107      	str	r1, [sp, #28]
 800f384:	9104      	str	r1, [sp, #16]
 800f386:	4909      	ldr	r1, [pc, #36]	; (800f3ac <siprintf+0x3c>)
 800f388:	f853 2b04 	ldr.w	r2, [r3], #4
 800f38c:	9105      	str	r1, [sp, #20]
 800f38e:	6800      	ldr	r0, [r0, #0]
 800f390:	9301      	str	r3, [sp, #4]
 800f392:	a902      	add	r1, sp, #8
 800f394:	f001 fb68 	bl	8010a68 <_svfiprintf_r>
 800f398:	9b02      	ldr	r3, [sp, #8]
 800f39a:	2200      	movs	r2, #0
 800f39c:	701a      	strb	r2, [r3, #0]
 800f39e:	b01c      	add	sp, #112	; 0x70
 800f3a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3a4:	b003      	add	sp, #12
 800f3a6:	4770      	bx	lr
 800f3a8:	2000017c 	.word	0x2000017c
 800f3ac:	ffff0208 	.word	0xffff0208

0800f3b0 <quorem>:
 800f3b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3b4:	6903      	ldr	r3, [r0, #16]
 800f3b6:	690c      	ldr	r4, [r1, #16]
 800f3b8:	42a3      	cmp	r3, r4
 800f3ba:	4607      	mov	r7, r0
 800f3bc:	f2c0 8081 	blt.w	800f4c2 <quorem+0x112>
 800f3c0:	3c01      	subs	r4, #1
 800f3c2:	f101 0814 	add.w	r8, r1, #20
 800f3c6:	f100 0514 	add.w	r5, r0, #20
 800f3ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f3ce:	9301      	str	r3, [sp, #4]
 800f3d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f3d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f3d8:	3301      	adds	r3, #1
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f3e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f3e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800f3e8:	d331      	bcc.n	800f44e <quorem+0x9e>
 800f3ea:	f04f 0e00 	mov.w	lr, #0
 800f3ee:	4640      	mov	r0, r8
 800f3f0:	46ac      	mov	ip, r5
 800f3f2:	46f2      	mov	sl, lr
 800f3f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800f3f8:	b293      	uxth	r3, r2
 800f3fa:	fb06 e303 	mla	r3, r6, r3, lr
 800f3fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f402:	b29b      	uxth	r3, r3
 800f404:	ebaa 0303 	sub.w	r3, sl, r3
 800f408:	f8dc a000 	ldr.w	sl, [ip]
 800f40c:	0c12      	lsrs	r2, r2, #16
 800f40e:	fa13 f38a 	uxtah	r3, r3, sl
 800f412:	fb06 e202 	mla	r2, r6, r2, lr
 800f416:	9300      	str	r3, [sp, #0]
 800f418:	9b00      	ldr	r3, [sp, #0]
 800f41a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f41e:	b292      	uxth	r2, r2
 800f420:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f424:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f428:	f8bd 3000 	ldrh.w	r3, [sp]
 800f42c:	4581      	cmp	r9, r0
 800f42e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f432:	f84c 3b04 	str.w	r3, [ip], #4
 800f436:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f43a:	d2db      	bcs.n	800f3f4 <quorem+0x44>
 800f43c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f440:	b92b      	cbnz	r3, 800f44e <quorem+0x9e>
 800f442:	9b01      	ldr	r3, [sp, #4]
 800f444:	3b04      	subs	r3, #4
 800f446:	429d      	cmp	r5, r3
 800f448:	461a      	mov	r2, r3
 800f44a:	d32e      	bcc.n	800f4aa <quorem+0xfa>
 800f44c:	613c      	str	r4, [r7, #16]
 800f44e:	4638      	mov	r0, r7
 800f450:	f001 f8b6 	bl	80105c0 <__mcmp>
 800f454:	2800      	cmp	r0, #0
 800f456:	db24      	blt.n	800f4a2 <quorem+0xf2>
 800f458:	3601      	adds	r6, #1
 800f45a:	4628      	mov	r0, r5
 800f45c:	f04f 0c00 	mov.w	ip, #0
 800f460:	f858 2b04 	ldr.w	r2, [r8], #4
 800f464:	f8d0 e000 	ldr.w	lr, [r0]
 800f468:	b293      	uxth	r3, r2
 800f46a:	ebac 0303 	sub.w	r3, ip, r3
 800f46e:	0c12      	lsrs	r2, r2, #16
 800f470:	fa13 f38e 	uxtah	r3, r3, lr
 800f474:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f478:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f47c:	b29b      	uxth	r3, r3
 800f47e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f482:	45c1      	cmp	r9, r8
 800f484:	f840 3b04 	str.w	r3, [r0], #4
 800f488:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f48c:	d2e8      	bcs.n	800f460 <quorem+0xb0>
 800f48e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f492:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f496:	b922      	cbnz	r2, 800f4a2 <quorem+0xf2>
 800f498:	3b04      	subs	r3, #4
 800f49a:	429d      	cmp	r5, r3
 800f49c:	461a      	mov	r2, r3
 800f49e:	d30a      	bcc.n	800f4b6 <quorem+0x106>
 800f4a0:	613c      	str	r4, [r7, #16]
 800f4a2:	4630      	mov	r0, r6
 800f4a4:	b003      	add	sp, #12
 800f4a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4aa:	6812      	ldr	r2, [r2, #0]
 800f4ac:	3b04      	subs	r3, #4
 800f4ae:	2a00      	cmp	r2, #0
 800f4b0:	d1cc      	bne.n	800f44c <quorem+0x9c>
 800f4b2:	3c01      	subs	r4, #1
 800f4b4:	e7c7      	b.n	800f446 <quorem+0x96>
 800f4b6:	6812      	ldr	r2, [r2, #0]
 800f4b8:	3b04      	subs	r3, #4
 800f4ba:	2a00      	cmp	r2, #0
 800f4bc:	d1f0      	bne.n	800f4a0 <quorem+0xf0>
 800f4be:	3c01      	subs	r4, #1
 800f4c0:	e7eb      	b.n	800f49a <quorem+0xea>
 800f4c2:	2000      	movs	r0, #0
 800f4c4:	e7ee      	b.n	800f4a4 <quorem+0xf4>
	...

0800f4c8 <_dtoa_r>:
 800f4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4cc:	ed2d 8b04 	vpush	{d8-d9}
 800f4d0:	ec57 6b10 	vmov	r6, r7, d0
 800f4d4:	b093      	sub	sp, #76	; 0x4c
 800f4d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f4d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f4dc:	9106      	str	r1, [sp, #24]
 800f4de:	ee10 aa10 	vmov	sl, s0
 800f4e2:	4604      	mov	r4, r0
 800f4e4:	9209      	str	r2, [sp, #36]	; 0x24
 800f4e6:	930c      	str	r3, [sp, #48]	; 0x30
 800f4e8:	46bb      	mov	fp, r7
 800f4ea:	b975      	cbnz	r5, 800f50a <_dtoa_r+0x42>
 800f4ec:	2010      	movs	r0, #16
 800f4ee:	f000 fddd 	bl	80100ac <malloc>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	6260      	str	r0, [r4, #36]	; 0x24
 800f4f6:	b920      	cbnz	r0, 800f502 <_dtoa_r+0x3a>
 800f4f8:	4ba7      	ldr	r3, [pc, #668]	; (800f798 <_dtoa_r+0x2d0>)
 800f4fa:	21ea      	movs	r1, #234	; 0xea
 800f4fc:	48a7      	ldr	r0, [pc, #668]	; (800f79c <_dtoa_r+0x2d4>)
 800f4fe:	f001 fbc3 	bl	8010c88 <__assert_func>
 800f502:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f506:	6005      	str	r5, [r0, #0]
 800f508:	60c5      	str	r5, [r0, #12]
 800f50a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f50c:	6819      	ldr	r1, [r3, #0]
 800f50e:	b151      	cbz	r1, 800f526 <_dtoa_r+0x5e>
 800f510:	685a      	ldr	r2, [r3, #4]
 800f512:	604a      	str	r2, [r1, #4]
 800f514:	2301      	movs	r3, #1
 800f516:	4093      	lsls	r3, r2
 800f518:	608b      	str	r3, [r1, #8]
 800f51a:	4620      	mov	r0, r4
 800f51c:	f000 fe0e 	bl	801013c <_Bfree>
 800f520:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f522:	2200      	movs	r2, #0
 800f524:	601a      	str	r2, [r3, #0]
 800f526:	1e3b      	subs	r3, r7, #0
 800f528:	bfaa      	itet	ge
 800f52a:	2300      	movge	r3, #0
 800f52c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f530:	f8c8 3000 	strge.w	r3, [r8]
 800f534:	4b9a      	ldr	r3, [pc, #616]	; (800f7a0 <_dtoa_r+0x2d8>)
 800f536:	bfbc      	itt	lt
 800f538:	2201      	movlt	r2, #1
 800f53a:	f8c8 2000 	strlt.w	r2, [r8]
 800f53e:	ea33 030b 	bics.w	r3, r3, fp
 800f542:	d11b      	bne.n	800f57c <_dtoa_r+0xb4>
 800f544:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f546:	f242 730f 	movw	r3, #9999	; 0x270f
 800f54a:	6013      	str	r3, [r2, #0]
 800f54c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f550:	4333      	orrs	r3, r6
 800f552:	f000 8592 	beq.w	801007a <_dtoa_r+0xbb2>
 800f556:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f558:	b963      	cbnz	r3, 800f574 <_dtoa_r+0xac>
 800f55a:	4b92      	ldr	r3, [pc, #584]	; (800f7a4 <_dtoa_r+0x2dc>)
 800f55c:	e022      	b.n	800f5a4 <_dtoa_r+0xdc>
 800f55e:	4b92      	ldr	r3, [pc, #584]	; (800f7a8 <_dtoa_r+0x2e0>)
 800f560:	9301      	str	r3, [sp, #4]
 800f562:	3308      	adds	r3, #8
 800f564:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f566:	6013      	str	r3, [r2, #0]
 800f568:	9801      	ldr	r0, [sp, #4]
 800f56a:	b013      	add	sp, #76	; 0x4c
 800f56c:	ecbd 8b04 	vpop	{d8-d9}
 800f570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f574:	4b8b      	ldr	r3, [pc, #556]	; (800f7a4 <_dtoa_r+0x2dc>)
 800f576:	9301      	str	r3, [sp, #4]
 800f578:	3303      	adds	r3, #3
 800f57a:	e7f3      	b.n	800f564 <_dtoa_r+0x9c>
 800f57c:	2200      	movs	r2, #0
 800f57e:	2300      	movs	r3, #0
 800f580:	4650      	mov	r0, sl
 800f582:	4659      	mov	r1, fp
 800f584:	f7f1 fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 800f588:	ec4b ab19 	vmov	d9, sl, fp
 800f58c:	4680      	mov	r8, r0
 800f58e:	b158      	cbz	r0, 800f5a8 <_dtoa_r+0xe0>
 800f590:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f592:	2301      	movs	r3, #1
 800f594:	6013      	str	r3, [r2, #0]
 800f596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f598:	2b00      	cmp	r3, #0
 800f59a:	f000 856b 	beq.w	8010074 <_dtoa_r+0xbac>
 800f59e:	4883      	ldr	r0, [pc, #524]	; (800f7ac <_dtoa_r+0x2e4>)
 800f5a0:	6018      	str	r0, [r3, #0]
 800f5a2:	1e43      	subs	r3, r0, #1
 800f5a4:	9301      	str	r3, [sp, #4]
 800f5a6:	e7df      	b.n	800f568 <_dtoa_r+0xa0>
 800f5a8:	ec4b ab10 	vmov	d0, sl, fp
 800f5ac:	aa10      	add	r2, sp, #64	; 0x40
 800f5ae:	a911      	add	r1, sp, #68	; 0x44
 800f5b0:	4620      	mov	r0, r4
 800f5b2:	f001 f8ab 	bl	801070c <__d2b>
 800f5b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f5ba:	ee08 0a10 	vmov	s16, r0
 800f5be:	2d00      	cmp	r5, #0
 800f5c0:	f000 8084 	beq.w	800f6cc <_dtoa_r+0x204>
 800f5c4:	ee19 3a90 	vmov	r3, s19
 800f5c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f5cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f5d0:	4656      	mov	r6, sl
 800f5d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f5d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f5da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f5de:	4b74      	ldr	r3, [pc, #464]	; (800f7b0 <_dtoa_r+0x2e8>)
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	4630      	mov	r0, r6
 800f5e4:	4639      	mov	r1, r7
 800f5e6:	f7f0 fe5f 	bl	80002a8 <__aeabi_dsub>
 800f5ea:	a365      	add	r3, pc, #404	; (adr r3, 800f780 <_dtoa_r+0x2b8>)
 800f5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f0:	f7f1 f812 	bl	8000618 <__aeabi_dmul>
 800f5f4:	a364      	add	r3, pc, #400	; (adr r3, 800f788 <_dtoa_r+0x2c0>)
 800f5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5fa:	f7f0 fe57 	bl	80002ac <__adddf3>
 800f5fe:	4606      	mov	r6, r0
 800f600:	4628      	mov	r0, r5
 800f602:	460f      	mov	r7, r1
 800f604:	f7f0 ff9e 	bl	8000544 <__aeabi_i2d>
 800f608:	a361      	add	r3, pc, #388	; (adr r3, 800f790 <_dtoa_r+0x2c8>)
 800f60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60e:	f7f1 f803 	bl	8000618 <__aeabi_dmul>
 800f612:	4602      	mov	r2, r0
 800f614:	460b      	mov	r3, r1
 800f616:	4630      	mov	r0, r6
 800f618:	4639      	mov	r1, r7
 800f61a:	f7f0 fe47 	bl	80002ac <__adddf3>
 800f61e:	4606      	mov	r6, r0
 800f620:	460f      	mov	r7, r1
 800f622:	f7f1 faa9 	bl	8000b78 <__aeabi_d2iz>
 800f626:	2200      	movs	r2, #0
 800f628:	9000      	str	r0, [sp, #0]
 800f62a:	2300      	movs	r3, #0
 800f62c:	4630      	mov	r0, r6
 800f62e:	4639      	mov	r1, r7
 800f630:	f7f1 fa64 	bl	8000afc <__aeabi_dcmplt>
 800f634:	b150      	cbz	r0, 800f64c <_dtoa_r+0x184>
 800f636:	9800      	ldr	r0, [sp, #0]
 800f638:	f7f0 ff84 	bl	8000544 <__aeabi_i2d>
 800f63c:	4632      	mov	r2, r6
 800f63e:	463b      	mov	r3, r7
 800f640:	f7f1 fa52 	bl	8000ae8 <__aeabi_dcmpeq>
 800f644:	b910      	cbnz	r0, 800f64c <_dtoa_r+0x184>
 800f646:	9b00      	ldr	r3, [sp, #0]
 800f648:	3b01      	subs	r3, #1
 800f64a:	9300      	str	r3, [sp, #0]
 800f64c:	9b00      	ldr	r3, [sp, #0]
 800f64e:	2b16      	cmp	r3, #22
 800f650:	d85a      	bhi.n	800f708 <_dtoa_r+0x240>
 800f652:	9a00      	ldr	r2, [sp, #0]
 800f654:	4b57      	ldr	r3, [pc, #348]	; (800f7b4 <_dtoa_r+0x2ec>)
 800f656:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f65e:	ec51 0b19 	vmov	r0, r1, d9
 800f662:	f7f1 fa4b 	bl	8000afc <__aeabi_dcmplt>
 800f666:	2800      	cmp	r0, #0
 800f668:	d050      	beq.n	800f70c <_dtoa_r+0x244>
 800f66a:	9b00      	ldr	r3, [sp, #0]
 800f66c:	3b01      	subs	r3, #1
 800f66e:	9300      	str	r3, [sp, #0]
 800f670:	2300      	movs	r3, #0
 800f672:	930b      	str	r3, [sp, #44]	; 0x2c
 800f674:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f676:	1b5d      	subs	r5, r3, r5
 800f678:	1e6b      	subs	r3, r5, #1
 800f67a:	9305      	str	r3, [sp, #20]
 800f67c:	bf45      	ittet	mi
 800f67e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f682:	9304      	strmi	r3, [sp, #16]
 800f684:	2300      	movpl	r3, #0
 800f686:	2300      	movmi	r3, #0
 800f688:	bf4c      	ite	mi
 800f68a:	9305      	strmi	r3, [sp, #20]
 800f68c:	9304      	strpl	r3, [sp, #16]
 800f68e:	9b00      	ldr	r3, [sp, #0]
 800f690:	2b00      	cmp	r3, #0
 800f692:	db3d      	blt.n	800f710 <_dtoa_r+0x248>
 800f694:	9b05      	ldr	r3, [sp, #20]
 800f696:	9a00      	ldr	r2, [sp, #0]
 800f698:	920a      	str	r2, [sp, #40]	; 0x28
 800f69a:	4413      	add	r3, r2
 800f69c:	9305      	str	r3, [sp, #20]
 800f69e:	2300      	movs	r3, #0
 800f6a0:	9307      	str	r3, [sp, #28]
 800f6a2:	9b06      	ldr	r3, [sp, #24]
 800f6a4:	2b09      	cmp	r3, #9
 800f6a6:	f200 8089 	bhi.w	800f7bc <_dtoa_r+0x2f4>
 800f6aa:	2b05      	cmp	r3, #5
 800f6ac:	bfc4      	itt	gt
 800f6ae:	3b04      	subgt	r3, #4
 800f6b0:	9306      	strgt	r3, [sp, #24]
 800f6b2:	9b06      	ldr	r3, [sp, #24]
 800f6b4:	f1a3 0302 	sub.w	r3, r3, #2
 800f6b8:	bfcc      	ite	gt
 800f6ba:	2500      	movgt	r5, #0
 800f6bc:	2501      	movle	r5, #1
 800f6be:	2b03      	cmp	r3, #3
 800f6c0:	f200 8087 	bhi.w	800f7d2 <_dtoa_r+0x30a>
 800f6c4:	e8df f003 	tbb	[pc, r3]
 800f6c8:	59383a2d 	.word	0x59383a2d
 800f6cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f6d0:	441d      	add	r5, r3
 800f6d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f6d6:	2b20      	cmp	r3, #32
 800f6d8:	bfc1      	itttt	gt
 800f6da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f6de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f6e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800f6e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f6ea:	bfda      	itte	le
 800f6ec:	f1c3 0320 	rsble	r3, r3, #32
 800f6f0:	fa06 f003 	lslle.w	r0, r6, r3
 800f6f4:	4318      	orrgt	r0, r3
 800f6f6:	f7f0 ff15 	bl	8000524 <__aeabi_ui2d>
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	4606      	mov	r6, r0
 800f6fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f702:	3d01      	subs	r5, #1
 800f704:	930e      	str	r3, [sp, #56]	; 0x38
 800f706:	e76a      	b.n	800f5de <_dtoa_r+0x116>
 800f708:	2301      	movs	r3, #1
 800f70a:	e7b2      	b.n	800f672 <_dtoa_r+0x1aa>
 800f70c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f70e:	e7b1      	b.n	800f674 <_dtoa_r+0x1ac>
 800f710:	9b04      	ldr	r3, [sp, #16]
 800f712:	9a00      	ldr	r2, [sp, #0]
 800f714:	1a9b      	subs	r3, r3, r2
 800f716:	9304      	str	r3, [sp, #16]
 800f718:	4253      	negs	r3, r2
 800f71a:	9307      	str	r3, [sp, #28]
 800f71c:	2300      	movs	r3, #0
 800f71e:	930a      	str	r3, [sp, #40]	; 0x28
 800f720:	e7bf      	b.n	800f6a2 <_dtoa_r+0x1da>
 800f722:	2300      	movs	r3, #0
 800f724:	9308      	str	r3, [sp, #32]
 800f726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f728:	2b00      	cmp	r3, #0
 800f72a:	dc55      	bgt.n	800f7d8 <_dtoa_r+0x310>
 800f72c:	2301      	movs	r3, #1
 800f72e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f732:	461a      	mov	r2, r3
 800f734:	9209      	str	r2, [sp, #36]	; 0x24
 800f736:	e00c      	b.n	800f752 <_dtoa_r+0x28a>
 800f738:	2301      	movs	r3, #1
 800f73a:	e7f3      	b.n	800f724 <_dtoa_r+0x25c>
 800f73c:	2300      	movs	r3, #0
 800f73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f740:	9308      	str	r3, [sp, #32]
 800f742:	9b00      	ldr	r3, [sp, #0]
 800f744:	4413      	add	r3, r2
 800f746:	9302      	str	r3, [sp, #8]
 800f748:	3301      	adds	r3, #1
 800f74a:	2b01      	cmp	r3, #1
 800f74c:	9303      	str	r3, [sp, #12]
 800f74e:	bfb8      	it	lt
 800f750:	2301      	movlt	r3, #1
 800f752:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f754:	2200      	movs	r2, #0
 800f756:	6042      	str	r2, [r0, #4]
 800f758:	2204      	movs	r2, #4
 800f75a:	f102 0614 	add.w	r6, r2, #20
 800f75e:	429e      	cmp	r6, r3
 800f760:	6841      	ldr	r1, [r0, #4]
 800f762:	d93d      	bls.n	800f7e0 <_dtoa_r+0x318>
 800f764:	4620      	mov	r0, r4
 800f766:	f000 fca9 	bl	80100bc <_Balloc>
 800f76a:	9001      	str	r0, [sp, #4]
 800f76c:	2800      	cmp	r0, #0
 800f76e:	d13b      	bne.n	800f7e8 <_dtoa_r+0x320>
 800f770:	4b11      	ldr	r3, [pc, #68]	; (800f7b8 <_dtoa_r+0x2f0>)
 800f772:	4602      	mov	r2, r0
 800f774:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f778:	e6c0      	b.n	800f4fc <_dtoa_r+0x34>
 800f77a:	2301      	movs	r3, #1
 800f77c:	e7df      	b.n	800f73e <_dtoa_r+0x276>
 800f77e:	bf00      	nop
 800f780:	636f4361 	.word	0x636f4361
 800f784:	3fd287a7 	.word	0x3fd287a7
 800f788:	8b60c8b3 	.word	0x8b60c8b3
 800f78c:	3fc68a28 	.word	0x3fc68a28
 800f790:	509f79fb 	.word	0x509f79fb
 800f794:	3fd34413 	.word	0x3fd34413
 800f798:	08013441 	.word	0x08013441
 800f79c:	08013458 	.word	0x08013458
 800f7a0:	7ff00000 	.word	0x7ff00000
 800f7a4:	0801343d 	.word	0x0801343d
 800f7a8:	08013434 	.word	0x08013434
 800f7ac:	08013411 	.word	0x08013411
 800f7b0:	3ff80000 	.word	0x3ff80000
 800f7b4:	08013548 	.word	0x08013548
 800f7b8:	080134b3 	.word	0x080134b3
 800f7bc:	2501      	movs	r5, #1
 800f7be:	2300      	movs	r3, #0
 800f7c0:	9306      	str	r3, [sp, #24]
 800f7c2:	9508      	str	r5, [sp, #32]
 800f7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800f7c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	2312      	movs	r3, #18
 800f7d0:	e7b0      	b.n	800f734 <_dtoa_r+0x26c>
 800f7d2:	2301      	movs	r3, #1
 800f7d4:	9308      	str	r3, [sp, #32]
 800f7d6:	e7f5      	b.n	800f7c4 <_dtoa_r+0x2fc>
 800f7d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f7de:	e7b8      	b.n	800f752 <_dtoa_r+0x28a>
 800f7e0:	3101      	adds	r1, #1
 800f7e2:	6041      	str	r1, [r0, #4]
 800f7e4:	0052      	lsls	r2, r2, #1
 800f7e6:	e7b8      	b.n	800f75a <_dtoa_r+0x292>
 800f7e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7ea:	9a01      	ldr	r2, [sp, #4]
 800f7ec:	601a      	str	r2, [r3, #0]
 800f7ee:	9b03      	ldr	r3, [sp, #12]
 800f7f0:	2b0e      	cmp	r3, #14
 800f7f2:	f200 809d 	bhi.w	800f930 <_dtoa_r+0x468>
 800f7f6:	2d00      	cmp	r5, #0
 800f7f8:	f000 809a 	beq.w	800f930 <_dtoa_r+0x468>
 800f7fc:	9b00      	ldr	r3, [sp, #0]
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	dd32      	ble.n	800f868 <_dtoa_r+0x3a0>
 800f802:	4ab7      	ldr	r2, [pc, #732]	; (800fae0 <_dtoa_r+0x618>)
 800f804:	f003 030f 	and.w	r3, r3, #15
 800f808:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f80c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f810:	9b00      	ldr	r3, [sp, #0]
 800f812:	05d8      	lsls	r0, r3, #23
 800f814:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f818:	d516      	bpl.n	800f848 <_dtoa_r+0x380>
 800f81a:	4bb2      	ldr	r3, [pc, #712]	; (800fae4 <_dtoa_r+0x61c>)
 800f81c:	ec51 0b19 	vmov	r0, r1, d9
 800f820:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f824:	f7f1 f822 	bl	800086c <__aeabi_ddiv>
 800f828:	f007 070f 	and.w	r7, r7, #15
 800f82c:	4682      	mov	sl, r0
 800f82e:	468b      	mov	fp, r1
 800f830:	2503      	movs	r5, #3
 800f832:	4eac      	ldr	r6, [pc, #688]	; (800fae4 <_dtoa_r+0x61c>)
 800f834:	b957      	cbnz	r7, 800f84c <_dtoa_r+0x384>
 800f836:	4642      	mov	r2, r8
 800f838:	464b      	mov	r3, r9
 800f83a:	4650      	mov	r0, sl
 800f83c:	4659      	mov	r1, fp
 800f83e:	f7f1 f815 	bl	800086c <__aeabi_ddiv>
 800f842:	4682      	mov	sl, r0
 800f844:	468b      	mov	fp, r1
 800f846:	e028      	b.n	800f89a <_dtoa_r+0x3d2>
 800f848:	2502      	movs	r5, #2
 800f84a:	e7f2      	b.n	800f832 <_dtoa_r+0x36a>
 800f84c:	07f9      	lsls	r1, r7, #31
 800f84e:	d508      	bpl.n	800f862 <_dtoa_r+0x39a>
 800f850:	4640      	mov	r0, r8
 800f852:	4649      	mov	r1, r9
 800f854:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f858:	f7f0 fede 	bl	8000618 <__aeabi_dmul>
 800f85c:	3501      	adds	r5, #1
 800f85e:	4680      	mov	r8, r0
 800f860:	4689      	mov	r9, r1
 800f862:	107f      	asrs	r7, r7, #1
 800f864:	3608      	adds	r6, #8
 800f866:	e7e5      	b.n	800f834 <_dtoa_r+0x36c>
 800f868:	f000 809b 	beq.w	800f9a2 <_dtoa_r+0x4da>
 800f86c:	9b00      	ldr	r3, [sp, #0]
 800f86e:	4f9d      	ldr	r7, [pc, #628]	; (800fae4 <_dtoa_r+0x61c>)
 800f870:	425e      	negs	r6, r3
 800f872:	4b9b      	ldr	r3, [pc, #620]	; (800fae0 <_dtoa_r+0x618>)
 800f874:	f006 020f 	and.w	r2, r6, #15
 800f878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f880:	ec51 0b19 	vmov	r0, r1, d9
 800f884:	f7f0 fec8 	bl	8000618 <__aeabi_dmul>
 800f888:	1136      	asrs	r6, r6, #4
 800f88a:	4682      	mov	sl, r0
 800f88c:	468b      	mov	fp, r1
 800f88e:	2300      	movs	r3, #0
 800f890:	2502      	movs	r5, #2
 800f892:	2e00      	cmp	r6, #0
 800f894:	d17a      	bne.n	800f98c <_dtoa_r+0x4c4>
 800f896:	2b00      	cmp	r3, #0
 800f898:	d1d3      	bne.n	800f842 <_dtoa_r+0x37a>
 800f89a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	f000 8082 	beq.w	800f9a6 <_dtoa_r+0x4de>
 800f8a2:	4b91      	ldr	r3, [pc, #580]	; (800fae8 <_dtoa_r+0x620>)
 800f8a4:	2200      	movs	r2, #0
 800f8a6:	4650      	mov	r0, sl
 800f8a8:	4659      	mov	r1, fp
 800f8aa:	f7f1 f927 	bl	8000afc <__aeabi_dcmplt>
 800f8ae:	2800      	cmp	r0, #0
 800f8b0:	d079      	beq.n	800f9a6 <_dtoa_r+0x4de>
 800f8b2:	9b03      	ldr	r3, [sp, #12]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d076      	beq.n	800f9a6 <_dtoa_r+0x4de>
 800f8b8:	9b02      	ldr	r3, [sp, #8]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	dd36      	ble.n	800f92c <_dtoa_r+0x464>
 800f8be:	9b00      	ldr	r3, [sp, #0]
 800f8c0:	4650      	mov	r0, sl
 800f8c2:	4659      	mov	r1, fp
 800f8c4:	1e5f      	subs	r7, r3, #1
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	4b88      	ldr	r3, [pc, #544]	; (800faec <_dtoa_r+0x624>)
 800f8ca:	f7f0 fea5 	bl	8000618 <__aeabi_dmul>
 800f8ce:	9e02      	ldr	r6, [sp, #8]
 800f8d0:	4682      	mov	sl, r0
 800f8d2:	468b      	mov	fp, r1
 800f8d4:	3501      	adds	r5, #1
 800f8d6:	4628      	mov	r0, r5
 800f8d8:	f7f0 fe34 	bl	8000544 <__aeabi_i2d>
 800f8dc:	4652      	mov	r2, sl
 800f8de:	465b      	mov	r3, fp
 800f8e0:	f7f0 fe9a 	bl	8000618 <__aeabi_dmul>
 800f8e4:	4b82      	ldr	r3, [pc, #520]	; (800faf0 <_dtoa_r+0x628>)
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	f7f0 fce0 	bl	80002ac <__adddf3>
 800f8ec:	46d0      	mov	r8, sl
 800f8ee:	46d9      	mov	r9, fp
 800f8f0:	4682      	mov	sl, r0
 800f8f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f8f6:	2e00      	cmp	r6, #0
 800f8f8:	d158      	bne.n	800f9ac <_dtoa_r+0x4e4>
 800f8fa:	4b7e      	ldr	r3, [pc, #504]	; (800faf4 <_dtoa_r+0x62c>)
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	4640      	mov	r0, r8
 800f900:	4649      	mov	r1, r9
 800f902:	f7f0 fcd1 	bl	80002a8 <__aeabi_dsub>
 800f906:	4652      	mov	r2, sl
 800f908:	465b      	mov	r3, fp
 800f90a:	4680      	mov	r8, r0
 800f90c:	4689      	mov	r9, r1
 800f90e:	f7f1 f913 	bl	8000b38 <__aeabi_dcmpgt>
 800f912:	2800      	cmp	r0, #0
 800f914:	f040 8295 	bne.w	800fe42 <_dtoa_r+0x97a>
 800f918:	4652      	mov	r2, sl
 800f91a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f91e:	4640      	mov	r0, r8
 800f920:	4649      	mov	r1, r9
 800f922:	f7f1 f8eb 	bl	8000afc <__aeabi_dcmplt>
 800f926:	2800      	cmp	r0, #0
 800f928:	f040 8289 	bne.w	800fe3e <_dtoa_r+0x976>
 800f92c:	ec5b ab19 	vmov	sl, fp, d9
 800f930:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f932:	2b00      	cmp	r3, #0
 800f934:	f2c0 8148 	blt.w	800fbc8 <_dtoa_r+0x700>
 800f938:	9a00      	ldr	r2, [sp, #0]
 800f93a:	2a0e      	cmp	r2, #14
 800f93c:	f300 8144 	bgt.w	800fbc8 <_dtoa_r+0x700>
 800f940:	4b67      	ldr	r3, [pc, #412]	; (800fae0 <_dtoa_r+0x618>)
 800f942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f946:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f94a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	f280 80d5 	bge.w	800fafc <_dtoa_r+0x634>
 800f952:	9b03      	ldr	r3, [sp, #12]
 800f954:	2b00      	cmp	r3, #0
 800f956:	f300 80d1 	bgt.w	800fafc <_dtoa_r+0x634>
 800f95a:	f040 826f 	bne.w	800fe3c <_dtoa_r+0x974>
 800f95e:	4b65      	ldr	r3, [pc, #404]	; (800faf4 <_dtoa_r+0x62c>)
 800f960:	2200      	movs	r2, #0
 800f962:	4640      	mov	r0, r8
 800f964:	4649      	mov	r1, r9
 800f966:	f7f0 fe57 	bl	8000618 <__aeabi_dmul>
 800f96a:	4652      	mov	r2, sl
 800f96c:	465b      	mov	r3, fp
 800f96e:	f7f1 f8d9 	bl	8000b24 <__aeabi_dcmpge>
 800f972:	9e03      	ldr	r6, [sp, #12]
 800f974:	4637      	mov	r7, r6
 800f976:	2800      	cmp	r0, #0
 800f978:	f040 8245 	bne.w	800fe06 <_dtoa_r+0x93e>
 800f97c:	9d01      	ldr	r5, [sp, #4]
 800f97e:	2331      	movs	r3, #49	; 0x31
 800f980:	f805 3b01 	strb.w	r3, [r5], #1
 800f984:	9b00      	ldr	r3, [sp, #0]
 800f986:	3301      	adds	r3, #1
 800f988:	9300      	str	r3, [sp, #0]
 800f98a:	e240      	b.n	800fe0e <_dtoa_r+0x946>
 800f98c:	07f2      	lsls	r2, r6, #31
 800f98e:	d505      	bpl.n	800f99c <_dtoa_r+0x4d4>
 800f990:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f994:	f7f0 fe40 	bl	8000618 <__aeabi_dmul>
 800f998:	3501      	adds	r5, #1
 800f99a:	2301      	movs	r3, #1
 800f99c:	1076      	asrs	r6, r6, #1
 800f99e:	3708      	adds	r7, #8
 800f9a0:	e777      	b.n	800f892 <_dtoa_r+0x3ca>
 800f9a2:	2502      	movs	r5, #2
 800f9a4:	e779      	b.n	800f89a <_dtoa_r+0x3d2>
 800f9a6:	9f00      	ldr	r7, [sp, #0]
 800f9a8:	9e03      	ldr	r6, [sp, #12]
 800f9aa:	e794      	b.n	800f8d6 <_dtoa_r+0x40e>
 800f9ac:	9901      	ldr	r1, [sp, #4]
 800f9ae:	4b4c      	ldr	r3, [pc, #304]	; (800fae0 <_dtoa_r+0x618>)
 800f9b0:	4431      	add	r1, r6
 800f9b2:	910d      	str	r1, [sp, #52]	; 0x34
 800f9b4:	9908      	ldr	r1, [sp, #32]
 800f9b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f9ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f9be:	2900      	cmp	r1, #0
 800f9c0:	d043      	beq.n	800fa4a <_dtoa_r+0x582>
 800f9c2:	494d      	ldr	r1, [pc, #308]	; (800faf8 <_dtoa_r+0x630>)
 800f9c4:	2000      	movs	r0, #0
 800f9c6:	f7f0 ff51 	bl	800086c <__aeabi_ddiv>
 800f9ca:	4652      	mov	r2, sl
 800f9cc:	465b      	mov	r3, fp
 800f9ce:	f7f0 fc6b 	bl	80002a8 <__aeabi_dsub>
 800f9d2:	9d01      	ldr	r5, [sp, #4]
 800f9d4:	4682      	mov	sl, r0
 800f9d6:	468b      	mov	fp, r1
 800f9d8:	4649      	mov	r1, r9
 800f9da:	4640      	mov	r0, r8
 800f9dc:	f7f1 f8cc 	bl	8000b78 <__aeabi_d2iz>
 800f9e0:	4606      	mov	r6, r0
 800f9e2:	f7f0 fdaf 	bl	8000544 <__aeabi_i2d>
 800f9e6:	4602      	mov	r2, r0
 800f9e8:	460b      	mov	r3, r1
 800f9ea:	4640      	mov	r0, r8
 800f9ec:	4649      	mov	r1, r9
 800f9ee:	f7f0 fc5b 	bl	80002a8 <__aeabi_dsub>
 800f9f2:	3630      	adds	r6, #48	; 0x30
 800f9f4:	f805 6b01 	strb.w	r6, [r5], #1
 800f9f8:	4652      	mov	r2, sl
 800f9fa:	465b      	mov	r3, fp
 800f9fc:	4680      	mov	r8, r0
 800f9fe:	4689      	mov	r9, r1
 800fa00:	f7f1 f87c 	bl	8000afc <__aeabi_dcmplt>
 800fa04:	2800      	cmp	r0, #0
 800fa06:	d163      	bne.n	800fad0 <_dtoa_r+0x608>
 800fa08:	4642      	mov	r2, r8
 800fa0a:	464b      	mov	r3, r9
 800fa0c:	4936      	ldr	r1, [pc, #216]	; (800fae8 <_dtoa_r+0x620>)
 800fa0e:	2000      	movs	r0, #0
 800fa10:	f7f0 fc4a 	bl	80002a8 <__aeabi_dsub>
 800fa14:	4652      	mov	r2, sl
 800fa16:	465b      	mov	r3, fp
 800fa18:	f7f1 f870 	bl	8000afc <__aeabi_dcmplt>
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	f040 80b5 	bne.w	800fb8c <_dtoa_r+0x6c4>
 800fa22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fa24:	429d      	cmp	r5, r3
 800fa26:	d081      	beq.n	800f92c <_dtoa_r+0x464>
 800fa28:	4b30      	ldr	r3, [pc, #192]	; (800faec <_dtoa_r+0x624>)
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	4650      	mov	r0, sl
 800fa2e:	4659      	mov	r1, fp
 800fa30:	f7f0 fdf2 	bl	8000618 <__aeabi_dmul>
 800fa34:	4b2d      	ldr	r3, [pc, #180]	; (800faec <_dtoa_r+0x624>)
 800fa36:	4682      	mov	sl, r0
 800fa38:	468b      	mov	fp, r1
 800fa3a:	4640      	mov	r0, r8
 800fa3c:	4649      	mov	r1, r9
 800fa3e:	2200      	movs	r2, #0
 800fa40:	f7f0 fdea 	bl	8000618 <__aeabi_dmul>
 800fa44:	4680      	mov	r8, r0
 800fa46:	4689      	mov	r9, r1
 800fa48:	e7c6      	b.n	800f9d8 <_dtoa_r+0x510>
 800fa4a:	4650      	mov	r0, sl
 800fa4c:	4659      	mov	r1, fp
 800fa4e:	f7f0 fde3 	bl	8000618 <__aeabi_dmul>
 800fa52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fa54:	9d01      	ldr	r5, [sp, #4]
 800fa56:	930f      	str	r3, [sp, #60]	; 0x3c
 800fa58:	4682      	mov	sl, r0
 800fa5a:	468b      	mov	fp, r1
 800fa5c:	4649      	mov	r1, r9
 800fa5e:	4640      	mov	r0, r8
 800fa60:	f7f1 f88a 	bl	8000b78 <__aeabi_d2iz>
 800fa64:	4606      	mov	r6, r0
 800fa66:	f7f0 fd6d 	bl	8000544 <__aeabi_i2d>
 800fa6a:	3630      	adds	r6, #48	; 0x30
 800fa6c:	4602      	mov	r2, r0
 800fa6e:	460b      	mov	r3, r1
 800fa70:	4640      	mov	r0, r8
 800fa72:	4649      	mov	r1, r9
 800fa74:	f7f0 fc18 	bl	80002a8 <__aeabi_dsub>
 800fa78:	f805 6b01 	strb.w	r6, [r5], #1
 800fa7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fa7e:	429d      	cmp	r5, r3
 800fa80:	4680      	mov	r8, r0
 800fa82:	4689      	mov	r9, r1
 800fa84:	f04f 0200 	mov.w	r2, #0
 800fa88:	d124      	bne.n	800fad4 <_dtoa_r+0x60c>
 800fa8a:	4b1b      	ldr	r3, [pc, #108]	; (800faf8 <_dtoa_r+0x630>)
 800fa8c:	4650      	mov	r0, sl
 800fa8e:	4659      	mov	r1, fp
 800fa90:	f7f0 fc0c 	bl	80002ac <__adddf3>
 800fa94:	4602      	mov	r2, r0
 800fa96:	460b      	mov	r3, r1
 800fa98:	4640      	mov	r0, r8
 800fa9a:	4649      	mov	r1, r9
 800fa9c:	f7f1 f84c 	bl	8000b38 <__aeabi_dcmpgt>
 800faa0:	2800      	cmp	r0, #0
 800faa2:	d173      	bne.n	800fb8c <_dtoa_r+0x6c4>
 800faa4:	4652      	mov	r2, sl
 800faa6:	465b      	mov	r3, fp
 800faa8:	4913      	ldr	r1, [pc, #76]	; (800faf8 <_dtoa_r+0x630>)
 800faaa:	2000      	movs	r0, #0
 800faac:	f7f0 fbfc 	bl	80002a8 <__aeabi_dsub>
 800fab0:	4602      	mov	r2, r0
 800fab2:	460b      	mov	r3, r1
 800fab4:	4640      	mov	r0, r8
 800fab6:	4649      	mov	r1, r9
 800fab8:	f7f1 f820 	bl	8000afc <__aeabi_dcmplt>
 800fabc:	2800      	cmp	r0, #0
 800fabe:	f43f af35 	beq.w	800f92c <_dtoa_r+0x464>
 800fac2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fac4:	1e6b      	subs	r3, r5, #1
 800fac6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fac8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800facc:	2b30      	cmp	r3, #48	; 0x30
 800face:	d0f8      	beq.n	800fac2 <_dtoa_r+0x5fa>
 800fad0:	9700      	str	r7, [sp, #0]
 800fad2:	e049      	b.n	800fb68 <_dtoa_r+0x6a0>
 800fad4:	4b05      	ldr	r3, [pc, #20]	; (800faec <_dtoa_r+0x624>)
 800fad6:	f7f0 fd9f 	bl	8000618 <__aeabi_dmul>
 800fada:	4680      	mov	r8, r0
 800fadc:	4689      	mov	r9, r1
 800fade:	e7bd      	b.n	800fa5c <_dtoa_r+0x594>
 800fae0:	08013548 	.word	0x08013548
 800fae4:	08013520 	.word	0x08013520
 800fae8:	3ff00000 	.word	0x3ff00000
 800faec:	40240000 	.word	0x40240000
 800faf0:	401c0000 	.word	0x401c0000
 800faf4:	40140000 	.word	0x40140000
 800faf8:	3fe00000 	.word	0x3fe00000
 800fafc:	9d01      	ldr	r5, [sp, #4]
 800fafe:	4656      	mov	r6, sl
 800fb00:	465f      	mov	r7, fp
 800fb02:	4642      	mov	r2, r8
 800fb04:	464b      	mov	r3, r9
 800fb06:	4630      	mov	r0, r6
 800fb08:	4639      	mov	r1, r7
 800fb0a:	f7f0 feaf 	bl	800086c <__aeabi_ddiv>
 800fb0e:	f7f1 f833 	bl	8000b78 <__aeabi_d2iz>
 800fb12:	4682      	mov	sl, r0
 800fb14:	f7f0 fd16 	bl	8000544 <__aeabi_i2d>
 800fb18:	4642      	mov	r2, r8
 800fb1a:	464b      	mov	r3, r9
 800fb1c:	f7f0 fd7c 	bl	8000618 <__aeabi_dmul>
 800fb20:	4602      	mov	r2, r0
 800fb22:	460b      	mov	r3, r1
 800fb24:	4630      	mov	r0, r6
 800fb26:	4639      	mov	r1, r7
 800fb28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fb2c:	f7f0 fbbc 	bl	80002a8 <__aeabi_dsub>
 800fb30:	f805 6b01 	strb.w	r6, [r5], #1
 800fb34:	9e01      	ldr	r6, [sp, #4]
 800fb36:	9f03      	ldr	r7, [sp, #12]
 800fb38:	1bae      	subs	r6, r5, r6
 800fb3a:	42b7      	cmp	r7, r6
 800fb3c:	4602      	mov	r2, r0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	d135      	bne.n	800fbae <_dtoa_r+0x6e6>
 800fb42:	f7f0 fbb3 	bl	80002ac <__adddf3>
 800fb46:	4642      	mov	r2, r8
 800fb48:	464b      	mov	r3, r9
 800fb4a:	4606      	mov	r6, r0
 800fb4c:	460f      	mov	r7, r1
 800fb4e:	f7f0 fff3 	bl	8000b38 <__aeabi_dcmpgt>
 800fb52:	b9d0      	cbnz	r0, 800fb8a <_dtoa_r+0x6c2>
 800fb54:	4642      	mov	r2, r8
 800fb56:	464b      	mov	r3, r9
 800fb58:	4630      	mov	r0, r6
 800fb5a:	4639      	mov	r1, r7
 800fb5c:	f7f0 ffc4 	bl	8000ae8 <__aeabi_dcmpeq>
 800fb60:	b110      	cbz	r0, 800fb68 <_dtoa_r+0x6a0>
 800fb62:	f01a 0f01 	tst.w	sl, #1
 800fb66:	d110      	bne.n	800fb8a <_dtoa_r+0x6c2>
 800fb68:	4620      	mov	r0, r4
 800fb6a:	ee18 1a10 	vmov	r1, s16
 800fb6e:	f000 fae5 	bl	801013c <_Bfree>
 800fb72:	2300      	movs	r3, #0
 800fb74:	9800      	ldr	r0, [sp, #0]
 800fb76:	702b      	strb	r3, [r5, #0]
 800fb78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb7a:	3001      	adds	r0, #1
 800fb7c:	6018      	str	r0, [r3, #0]
 800fb7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	f43f acf1 	beq.w	800f568 <_dtoa_r+0xa0>
 800fb86:	601d      	str	r5, [r3, #0]
 800fb88:	e4ee      	b.n	800f568 <_dtoa_r+0xa0>
 800fb8a:	9f00      	ldr	r7, [sp, #0]
 800fb8c:	462b      	mov	r3, r5
 800fb8e:	461d      	mov	r5, r3
 800fb90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb94:	2a39      	cmp	r2, #57	; 0x39
 800fb96:	d106      	bne.n	800fba6 <_dtoa_r+0x6de>
 800fb98:	9a01      	ldr	r2, [sp, #4]
 800fb9a:	429a      	cmp	r2, r3
 800fb9c:	d1f7      	bne.n	800fb8e <_dtoa_r+0x6c6>
 800fb9e:	9901      	ldr	r1, [sp, #4]
 800fba0:	2230      	movs	r2, #48	; 0x30
 800fba2:	3701      	adds	r7, #1
 800fba4:	700a      	strb	r2, [r1, #0]
 800fba6:	781a      	ldrb	r2, [r3, #0]
 800fba8:	3201      	adds	r2, #1
 800fbaa:	701a      	strb	r2, [r3, #0]
 800fbac:	e790      	b.n	800fad0 <_dtoa_r+0x608>
 800fbae:	4ba6      	ldr	r3, [pc, #664]	; (800fe48 <_dtoa_r+0x980>)
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f7f0 fd31 	bl	8000618 <__aeabi_dmul>
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	2300      	movs	r3, #0
 800fbba:	4606      	mov	r6, r0
 800fbbc:	460f      	mov	r7, r1
 800fbbe:	f7f0 ff93 	bl	8000ae8 <__aeabi_dcmpeq>
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	d09d      	beq.n	800fb02 <_dtoa_r+0x63a>
 800fbc6:	e7cf      	b.n	800fb68 <_dtoa_r+0x6a0>
 800fbc8:	9a08      	ldr	r2, [sp, #32]
 800fbca:	2a00      	cmp	r2, #0
 800fbcc:	f000 80d7 	beq.w	800fd7e <_dtoa_r+0x8b6>
 800fbd0:	9a06      	ldr	r2, [sp, #24]
 800fbd2:	2a01      	cmp	r2, #1
 800fbd4:	f300 80ba 	bgt.w	800fd4c <_dtoa_r+0x884>
 800fbd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fbda:	2a00      	cmp	r2, #0
 800fbdc:	f000 80b2 	beq.w	800fd44 <_dtoa_r+0x87c>
 800fbe0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fbe4:	9e07      	ldr	r6, [sp, #28]
 800fbe6:	9d04      	ldr	r5, [sp, #16]
 800fbe8:	9a04      	ldr	r2, [sp, #16]
 800fbea:	441a      	add	r2, r3
 800fbec:	9204      	str	r2, [sp, #16]
 800fbee:	9a05      	ldr	r2, [sp, #20]
 800fbf0:	2101      	movs	r1, #1
 800fbf2:	441a      	add	r2, r3
 800fbf4:	4620      	mov	r0, r4
 800fbf6:	9205      	str	r2, [sp, #20]
 800fbf8:	f000 fb58 	bl	80102ac <__i2b>
 800fbfc:	4607      	mov	r7, r0
 800fbfe:	2d00      	cmp	r5, #0
 800fc00:	dd0c      	ble.n	800fc1c <_dtoa_r+0x754>
 800fc02:	9b05      	ldr	r3, [sp, #20]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	dd09      	ble.n	800fc1c <_dtoa_r+0x754>
 800fc08:	42ab      	cmp	r3, r5
 800fc0a:	9a04      	ldr	r2, [sp, #16]
 800fc0c:	bfa8      	it	ge
 800fc0e:	462b      	movge	r3, r5
 800fc10:	1ad2      	subs	r2, r2, r3
 800fc12:	9204      	str	r2, [sp, #16]
 800fc14:	9a05      	ldr	r2, [sp, #20]
 800fc16:	1aed      	subs	r5, r5, r3
 800fc18:	1ad3      	subs	r3, r2, r3
 800fc1a:	9305      	str	r3, [sp, #20]
 800fc1c:	9b07      	ldr	r3, [sp, #28]
 800fc1e:	b31b      	cbz	r3, 800fc68 <_dtoa_r+0x7a0>
 800fc20:	9b08      	ldr	r3, [sp, #32]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	f000 80af 	beq.w	800fd86 <_dtoa_r+0x8be>
 800fc28:	2e00      	cmp	r6, #0
 800fc2a:	dd13      	ble.n	800fc54 <_dtoa_r+0x78c>
 800fc2c:	4639      	mov	r1, r7
 800fc2e:	4632      	mov	r2, r6
 800fc30:	4620      	mov	r0, r4
 800fc32:	f000 fbfb 	bl	801042c <__pow5mult>
 800fc36:	ee18 2a10 	vmov	r2, s16
 800fc3a:	4601      	mov	r1, r0
 800fc3c:	4607      	mov	r7, r0
 800fc3e:	4620      	mov	r0, r4
 800fc40:	f000 fb4a 	bl	80102d8 <__multiply>
 800fc44:	ee18 1a10 	vmov	r1, s16
 800fc48:	4680      	mov	r8, r0
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	f000 fa76 	bl	801013c <_Bfree>
 800fc50:	ee08 8a10 	vmov	s16, r8
 800fc54:	9b07      	ldr	r3, [sp, #28]
 800fc56:	1b9a      	subs	r2, r3, r6
 800fc58:	d006      	beq.n	800fc68 <_dtoa_r+0x7a0>
 800fc5a:	ee18 1a10 	vmov	r1, s16
 800fc5e:	4620      	mov	r0, r4
 800fc60:	f000 fbe4 	bl	801042c <__pow5mult>
 800fc64:	ee08 0a10 	vmov	s16, r0
 800fc68:	2101      	movs	r1, #1
 800fc6a:	4620      	mov	r0, r4
 800fc6c:	f000 fb1e 	bl	80102ac <__i2b>
 800fc70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	4606      	mov	r6, r0
 800fc76:	f340 8088 	ble.w	800fd8a <_dtoa_r+0x8c2>
 800fc7a:	461a      	mov	r2, r3
 800fc7c:	4601      	mov	r1, r0
 800fc7e:	4620      	mov	r0, r4
 800fc80:	f000 fbd4 	bl	801042c <__pow5mult>
 800fc84:	9b06      	ldr	r3, [sp, #24]
 800fc86:	2b01      	cmp	r3, #1
 800fc88:	4606      	mov	r6, r0
 800fc8a:	f340 8081 	ble.w	800fd90 <_dtoa_r+0x8c8>
 800fc8e:	f04f 0800 	mov.w	r8, #0
 800fc92:	6933      	ldr	r3, [r6, #16]
 800fc94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fc98:	6918      	ldr	r0, [r3, #16]
 800fc9a:	f000 fab7 	bl	801020c <__hi0bits>
 800fc9e:	f1c0 0020 	rsb	r0, r0, #32
 800fca2:	9b05      	ldr	r3, [sp, #20]
 800fca4:	4418      	add	r0, r3
 800fca6:	f010 001f 	ands.w	r0, r0, #31
 800fcaa:	f000 8092 	beq.w	800fdd2 <_dtoa_r+0x90a>
 800fcae:	f1c0 0320 	rsb	r3, r0, #32
 800fcb2:	2b04      	cmp	r3, #4
 800fcb4:	f340 808a 	ble.w	800fdcc <_dtoa_r+0x904>
 800fcb8:	f1c0 001c 	rsb	r0, r0, #28
 800fcbc:	9b04      	ldr	r3, [sp, #16]
 800fcbe:	4403      	add	r3, r0
 800fcc0:	9304      	str	r3, [sp, #16]
 800fcc2:	9b05      	ldr	r3, [sp, #20]
 800fcc4:	4403      	add	r3, r0
 800fcc6:	4405      	add	r5, r0
 800fcc8:	9305      	str	r3, [sp, #20]
 800fcca:	9b04      	ldr	r3, [sp, #16]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	dd07      	ble.n	800fce0 <_dtoa_r+0x818>
 800fcd0:	ee18 1a10 	vmov	r1, s16
 800fcd4:	461a      	mov	r2, r3
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	f000 fc02 	bl	80104e0 <__lshift>
 800fcdc:	ee08 0a10 	vmov	s16, r0
 800fce0:	9b05      	ldr	r3, [sp, #20]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	dd05      	ble.n	800fcf2 <_dtoa_r+0x82a>
 800fce6:	4631      	mov	r1, r6
 800fce8:	461a      	mov	r2, r3
 800fcea:	4620      	mov	r0, r4
 800fcec:	f000 fbf8 	bl	80104e0 <__lshift>
 800fcf0:	4606      	mov	r6, r0
 800fcf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d06e      	beq.n	800fdd6 <_dtoa_r+0x90e>
 800fcf8:	ee18 0a10 	vmov	r0, s16
 800fcfc:	4631      	mov	r1, r6
 800fcfe:	f000 fc5f 	bl	80105c0 <__mcmp>
 800fd02:	2800      	cmp	r0, #0
 800fd04:	da67      	bge.n	800fdd6 <_dtoa_r+0x90e>
 800fd06:	9b00      	ldr	r3, [sp, #0]
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	ee18 1a10 	vmov	r1, s16
 800fd0e:	9300      	str	r3, [sp, #0]
 800fd10:	220a      	movs	r2, #10
 800fd12:	2300      	movs	r3, #0
 800fd14:	4620      	mov	r0, r4
 800fd16:	f000 fa33 	bl	8010180 <__multadd>
 800fd1a:	9b08      	ldr	r3, [sp, #32]
 800fd1c:	ee08 0a10 	vmov	s16, r0
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f000 81b1 	beq.w	8010088 <_dtoa_r+0xbc0>
 800fd26:	2300      	movs	r3, #0
 800fd28:	4639      	mov	r1, r7
 800fd2a:	220a      	movs	r2, #10
 800fd2c:	4620      	mov	r0, r4
 800fd2e:	f000 fa27 	bl	8010180 <__multadd>
 800fd32:	9b02      	ldr	r3, [sp, #8]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	4607      	mov	r7, r0
 800fd38:	f300 808e 	bgt.w	800fe58 <_dtoa_r+0x990>
 800fd3c:	9b06      	ldr	r3, [sp, #24]
 800fd3e:	2b02      	cmp	r3, #2
 800fd40:	dc51      	bgt.n	800fde6 <_dtoa_r+0x91e>
 800fd42:	e089      	b.n	800fe58 <_dtoa_r+0x990>
 800fd44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fd4a:	e74b      	b.n	800fbe4 <_dtoa_r+0x71c>
 800fd4c:	9b03      	ldr	r3, [sp, #12]
 800fd4e:	1e5e      	subs	r6, r3, #1
 800fd50:	9b07      	ldr	r3, [sp, #28]
 800fd52:	42b3      	cmp	r3, r6
 800fd54:	bfbf      	itttt	lt
 800fd56:	9b07      	ldrlt	r3, [sp, #28]
 800fd58:	9607      	strlt	r6, [sp, #28]
 800fd5a:	1af2      	sublt	r2, r6, r3
 800fd5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fd5e:	bfb6      	itet	lt
 800fd60:	189b      	addlt	r3, r3, r2
 800fd62:	1b9e      	subge	r6, r3, r6
 800fd64:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fd66:	9b03      	ldr	r3, [sp, #12]
 800fd68:	bfb8      	it	lt
 800fd6a:	2600      	movlt	r6, #0
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	bfb7      	itett	lt
 800fd70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fd74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fd78:	1a9d      	sublt	r5, r3, r2
 800fd7a:	2300      	movlt	r3, #0
 800fd7c:	e734      	b.n	800fbe8 <_dtoa_r+0x720>
 800fd7e:	9e07      	ldr	r6, [sp, #28]
 800fd80:	9d04      	ldr	r5, [sp, #16]
 800fd82:	9f08      	ldr	r7, [sp, #32]
 800fd84:	e73b      	b.n	800fbfe <_dtoa_r+0x736>
 800fd86:	9a07      	ldr	r2, [sp, #28]
 800fd88:	e767      	b.n	800fc5a <_dtoa_r+0x792>
 800fd8a:	9b06      	ldr	r3, [sp, #24]
 800fd8c:	2b01      	cmp	r3, #1
 800fd8e:	dc18      	bgt.n	800fdc2 <_dtoa_r+0x8fa>
 800fd90:	f1ba 0f00 	cmp.w	sl, #0
 800fd94:	d115      	bne.n	800fdc2 <_dtoa_r+0x8fa>
 800fd96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fd9a:	b993      	cbnz	r3, 800fdc2 <_dtoa_r+0x8fa>
 800fd9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fda0:	0d1b      	lsrs	r3, r3, #20
 800fda2:	051b      	lsls	r3, r3, #20
 800fda4:	b183      	cbz	r3, 800fdc8 <_dtoa_r+0x900>
 800fda6:	9b04      	ldr	r3, [sp, #16]
 800fda8:	3301      	adds	r3, #1
 800fdaa:	9304      	str	r3, [sp, #16]
 800fdac:	9b05      	ldr	r3, [sp, #20]
 800fdae:	3301      	adds	r3, #1
 800fdb0:	9305      	str	r3, [sp, #20]
 800fdb2:	f04f 0801 	mov.w	r8, #1
 800fdb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	f47f af6a 	bne.w	800fc92 <_dtoa_r+0x7ca>
 800fdbe:	2001      	movs	r0, #1
 800fdc0:	e76f      	b.n	800fca2 <_dtoa_r+0x7da>
 800fdc2:	f04f 0800 	mov.w	r8, #0
 800fdc6:	e7f6      	b.n	800fdb6 <_dtoa_r+0x8ee>
 800fdc8:	4698      	mov	r8, r3
 800fdca:	e7f4      	b.n	800fdb6 <_dtoa_r+0x8ee>
 800fdcc:	f43f af7d 	beq.w	800fcca <_dtoa_r+0x802>
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	301c      	adds	r0, #28
 800fdd4:	e772      	b.n	800fcbc <_dtoa_r+0x7f4>
 800fdd6:	9b03      	ldr	r3, [sp, #12]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	dc37      	bgt.n	800fe4c <_dtoa_r+0x984>
 800fddc:	9b06      	ldr	r3, [sp, #24]
 800fdde:	2b02      	cmp	r3, #2
 800fde0:	dd34      	ble.n	800fe4c <_dtoa_r+0x984>
 800fde2:	9b03      	ldr	r3, [sp, #12]
 800fde4:	9302      	str	r3, [sp, #8]
 800fde6:	9b02      	ldr	r3, [sp, #8]
 800fde8:	b96b      	cbnz	r3, 800fe06 <_dtoa_r+0x93e>
 800fdea:	4631      	mov	r1, r6
 800fdec:	2205      	movs	r2, #5
 800fdee:	4620      	mov	r0, r4
 800fdf0:	f000 f9c6 	bl	8010180 <__multadd>
 800fdf4:	4601      	mov	r1, r0
 800fdf6:	4606      	mov	r6, r0
 800fdf8:	ee18 0a10 	vmov	r0, s16
 800fdfc:	f000 fbe0 	bl	80105c0 <__mcmp>
 800fe00:	2800      	cmp	r0, #0
 800fe02:	f73f adbb 	bgt.w	800f97c <_dtoa_r+0x4b4>
 800fe06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe08:	9d01      	ldr	r5, [sp, #4]
 800fe0a:	43db      	mvns	r3, r3
 800fe0c:	9300      	str	r3, [sp, #0]
 800fe0e:	f04f 0800 	mov.w	r8, #0
 800fe12:	4631      	mov	r1, r6
 800fe14:	4620      	mov	r0, r4
 800fe16:	f000 f991 	bl	801013c <_Bfree>
 800fe1a:	2f00      	cmp	r7, #0
 800fe1c:	f43f aea4 	beq.w	800fb68 <_dtoa_r+0x6a0>
 800fe20:	f1b8 0f00 	cmp.w	r8, #0
 800fe24:	d005      	beq.n	800fe32 <_dtoa_r+0x96a>
 800fe26:	45b8      	cmp	r8, r7
 800fe28:	d003      	beq.n	800fe32 <_dtoa_r+0x96a>
 800fe2a:	4641      	mov	r1, r8
 800fe2c:	4620      	mov	r0, r4
 800fe2e:	f000 f985 	bl	801013c <_Bfree>
 800fe32:	4639      	mov	r1, r7
 800fe34:	4620      	mov	r0, r4
 800fe36:	f000 f981 	bl	801013c <_Bfree>
 800fe3a:	e695      	b.n	800fb68 <_dtoa_r+0x6a0>
 800fe3c:	2600      	movs	r6, #0
 800fe3e:	4637      	mov	r7, r6
 800fe40:	e7e1      	b.n	800fe06 <_dtoa_r+0x93e>
 800fe42:	9700      	str	r7, [sp, #0]
 800fe44:	4637      	mov	r7, r6
 800fe46:	e599      	b.n	800f97c <_dtoa_r+0x4b4>
 800fe48:	40240000 	.word	0x40240000
 800fe4c:	9b08      	ldr	r3, [sp, #32]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	f000 80ca 	beq.w	800ffe8 <_dtoa_r+0xb20>
 800fe54:	9b03      	ldr	r3, [sp, #12]
 800fe56:	9302      	str	r3, [sp, #8]
 800fe58:	2d00      	cmp	r5, #0
 800fe5a:	dd05      	ble.n	800fe68 <_dtoa_r+0x9a0>
 800fe5c:	4639      	mov	r1, r7
 800fe5e:	462a      	mov	r2, r5
 800fe60:	4620      	mov	r0, r4
 800fe62:	f000 fb3d 	bl	80104e0 <__lshift>
 800fe66:	4607      	mov	r7, r0
 800fe68:	f1b8 0f00 	cmp.w	r8, #0
 800fe6c:	d05b      	beq.n	800ff26 <_dtoa_r+0xa5e>
 800fe6e:	6879      	ldr	r1, [r7, #4]
 800fe70:	4620      	mov	r0, r4
 800fe72:	f000 f923 	bl	80100bc <_Balloc>
 800fe76:	4605      	mov	r5, r0
 800fe78:	b928      	cbnz	r0, 800fe86 <_dtoa_r+0x9be>
 800fe7a:	4b87      	ldr	r3, [pc, #540]	; (8010098 <_dtoa_r+0xbd0>)
 800fe7c:	4602      	mov	r2, r0
 800fe7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fe82:	f7ff bb3b 	b.w	800f4fc <_dtoa_r+0x34>
 800fe86:	693a      	ldr	r2, [r7, #16]
 800fe88:	3202      	adds	r2, #2
 800fe8a:	0092      	lsls	r2, r2, #2
 800fe8c:	f107 010c 	add.w	r1, r7, #12
 800fe90:	300c      	adds	r0, #12
 800fe92:	f7fe fded 	bl	800ea70 <memcpy>
 800fe96:	2201      	movs	r2, #1
 800fe98:	4629      	mov	r1, r5
 800fe9a:	4620      	mov	r0, r4
 800fe9c:	f000 fb20 	bl	80104e0 <__lshift>
 800fea0:	9b01      	ldr	r3, [sp, #4]
 800fea2:	f103 0901 	add.w	r9, r3, #1
 800fea6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800feaa:	4413      	add	r3, r2
 800feac:	9305      	str	r3, [sp, #20]
 800feae:	f00a 0301 	and.w	r3, sl, #1
 800feb2:	46b8      	mov	r8, r7
 800feb4:	9304      	str	r3, [sp, #16]
 800feb6:	4607      	mov	r7, r0
 800feb8:	4631      	mov	r1, r6
 800feba:	ee18 0a10 	vmov	r0, s16
 800febe:	f7ff fa77 	bl	800f3b0 <quorem>
 800fec2:	4641      	mov	r1, r8
 800fec4:	9002      	str	r0, [sp, #8]
 800fec6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800feca:	ee18 0a10 	vmov	r0, s16
 800fece:	f000 fb77 	bl	80105c0 <__mcmp>
 800fed2:	463a      	mov	r2, r7
 800fed4:	9003      	str	r0, [sp, #12]
 800fed6:	4631      	mov	r1, r6
 800fed8:	4620      	mov	r0, r4
 800feda:	f000 fb8d 	bl	80105f8 <__mdiff>
 800fede:	68c2      	ldr	r2, [r0, #12]
 800fee0:	f109 3bff 	add.w	fp, r9, #4294967295
 800fee4:	4605      	mov	r5, r0
 800fee6:	bb02      	cbnz	r2, 800ff2a <_dtoa_r+0xa62>
 800fee8:	4601      	mov	r1, r0
 800feea:	ee18 0a10 	vmov	r0, s16
 800feee:	f000 fb67 	bl	80105c0 <__mcmp>
 800fef2:	4602      	mov	r2, r0
 800fef4:	4629      	mov	r1, r5
 800fef6:	4620      	mov	r0, r4
 800fef8:	9207      	str	r2, [sp, #28]
 800fefa:	f000 f91f 	bl	801013c <_Bfree>
 800fefe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ff02:	ea43 0102 	orr.w	r1, r3, r2
 800ff06:	9b04      	ldr	r3, [sp, #16]
 800ff08:	430b      	orrs	r3, r1
 800ff0a:	464d      	mov	r5, r9
 800ff0c:	d10f      	bne.n	800ff2e <_dtoa_r+0xa66>
 800ff0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ff12:	d02a      	beq.n	800ff6a <_dtoa_r+0xaa2>
 800ff14:	9b03      	ldr	r3, [sp, #12]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	dd02      	ble.n	800ff20 <_dtoa_r+0xa58>
 800ff1a:	9b02      	ldr	r3, [sp, #8]
 800ff1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ff20:	f88b a000 	strb.w	sl, [fp]
 800ff24:	e775      	b.n	800fe12 <_dtoa_r+0x94a>
 800ff26:	4638      	mov	r0, r7
 800ff28:	e7ba      	b.n	800fea0 <_dtoa_r+0x9d8>
 800ff2a:	2201      	movs	r2, #1
 800ff2c:	e7e2      	b.n	800fef4 <_dtoa_r+0xa2c>
 800ff2e:	9b03      	ldr	r3, [sp, #12]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	db04      	blt.n	800ff3e <_dtoa_r+0xa76>
 800ff34:	9906      	ldr	r1, [sp, #24]
 800ff36:	430b      	orrs	r3, r1
 800ff38:	9904      	ldr	r1, [sp, #16]
 800ff3a:	430b      	orrs	r3, r1
 800ff3c:	d122      	bne.n	800ff84 <_dtoa_r+0xabc>
 800ff3e:	2a00      	cmp	r2, #0
 800ff40:	ddee      	ble.n	800ff20 <_dtoa_r+0xa58>
 800ff42:	ee18 1a10 	vmov	r1, s16
 800ff46:	2201      	movs	r2, #1
 800ff48:	4620      	mov	r0, r4
 800ff4a:	f000 fac9 	bl	80104e0 <__lshift>
 800ff4e:	4631      	mov	r1, r6
 800ff50:	ee08 0a10 	vmov	s16, r0
 800ff54:	f000 fb34 	bl	80105c0 <__mcmp>
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	dc03      	bgt.n	800ff64 <_dtoa_r+0xa9c>
 800ff5c:	d1e0      	bne.n	800ff20 <_dtoa_r+0xa58>
 800ff5e:	f01a 0f01 	tst.w	sl, #1
 800ff62:	d0dd      	beq.n	800ff20 <_dtoa_r+0xa58>
 800ff64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ff68:	d1d7      	bne.n	800ff1a <_dtoa_r+0xa52>
 800ff6a:	2339      	movs	r3, #57	; 0x39
 800ff6c:	f88b 3000 	strb.w	r3, [fp]
 800ff70:	462b      	mov	r3, r5
 800ff72:	461d      	mov	r5, r3
 800ff74:	3b01      	subs	r3, #1
 800ff76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ff7a:	2a39      	cmp	r2, #57	; 0x39
 800ff7c:	d071      	beq.n	8010062 <_dtoa_r+0xb9a>
 800ff7e:	3201      	adds	r2, #1
 800ff80:	701a      	strb	r2, [r3, #0]
 800ff82:	e746      	b.n	800fe12 <_dtoa_r+0x94a>
 800ff84:	2a00      	cmp	r2, #0
 800ff86:	dd07      	ble.n	800ff98 <_dtoa_r+0xad0>
 800ff88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ff8c:	d0ed      	beq.n	800ff6a <_dtoa_r+0xaa2>
 800ff8e:	f10a 0301 	add.w	r3, sl, #1
 800ff92:	f88b 3000 	strb.w	r3, [fp]
 800ff96:	e73c      	b.n	800fe12 <_dtoa_r+0x94a>
 800ff98:	9b05      	ldr	r3, [sp, #20]
 800ff9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ff9e:	4599      	cmp	r9, r3
 800ffa0:	d047      	beq.n	8010032 <_dtoa_r+0xb6a>
 800ffa2:	ee18 1a10 	vmov	r1, s16
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	220a      	movs	r2, #10
 800ffaa:	4620      	mov	r0, r4
 800ffac:	f000 f8e8 	bl	8010180 <__multadd>
 800ffb0:	45b8      	cmp	r8, r7
 800ffb2:	ee08 0a10 	vmov	s16, r0
 800ffb6:	f04f 0300 	mov.w	r3, #0
 800ffba:	f04f 020a 	mov.w	r2, #10
 800ffbe:	4641      	mov	r1, r8
 800ffc0:	4620      	mov	r0, r4
 800ffc2:	d106      	bne.n	800ffd2 <_dtoa_r+0xb0a>
 800ffc4:	f000 f8dc 	bl	8010180 <__multadd>
 800ffc8:	4680      	mov	r8, r0
 800ffca:	4607      	mov	r7, r0
 800ffcc:	f109 0901 	add.w	r9, r9, #1
 800ffd0:	e772      	b.n	800feb8 <_dtoa_r+0x9f0>
 800ffd2:	f000 f8d5 	bl	8010180 <__multadd>
 800ffd6:	4639      	mov	r1, r7
 800ffd8:	4680      	mov	r8, r0
 800ffda:	2300      	movs	r3, #0
 800ffdc:	220a      	movs	r2, #10
 800ffde:	4620      	mov	r0, r4
 800ffe0:	f000 f8ce 	bl	8010180 <__multadd>
 800ffe4:	4607      	mov	r7, r0
 800ffe6:	e7f1      	b.n	800ffcc <_dtoa_r+0xb04>
 800ffe8:	9b03      	ldr	r3, [sp, #12]
 800ffea:	9302      	str	r3, [sp, #8]
 800ffec:	9d01      	ldr	r5, [sp, #4]
 800ffee:	ee18 0a10 	vmov	r0, s16
 800fff2:	4631      	mov	r1, r6
 800fff4:	f7ff f9dc 	bl	800f3b0 <quorem>
 800fff8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fffc:	9b01      	ldr	r3, [sp, #4]
 800fffe:	f805 ab01 	strb.w	sl, [r5], #1
 8010002:	1aea      	subs	r2, r5, r3
 8010004:	9b02      	ldr	r3, [sp, #8]
 8010006:	4293      	cmp	r3, r2
 8010008:	dd09      	ble.n	801001e <_dtoa_r+0xb56>
 801000a:	ee18 1a10 	vmov	r1, s16
 801000e:	2300      	movs	r3, #0
 8010010:	220a      	movs	r2, #10
 8010012:	4620      	mov	r0, r4
 8010014:	f000 f8b4 	bl	8010180 <__multadd>
 8010018:	ee08 0a10 	vmov	s16, r0
 801001c:	e7e7      	b.n	800ffee <_dtoa_r+0xb26>
 801001e:	9b02      	ldr	r3, [sp, #8]
 8010020:	2b00      	cmp	r3, #0
 8010022:	bfc8      	it	gt
 8010024:	461d      	movgt	r5, r3
 8010026:	9b01      	ldr	r3, [sp, #4]
 8010028:	bfd8      	it	le
 801002a:	2501      	movle	r5, #1
 801002c:	441d      	add	r5, r3
 801002e:	f04f 0800 	mov.w	r8, #0
 8010032:	ee18 1a10 	vmov	r1, s16
 8010036:	2201      	movs	r2, #1
 8010038:	4620      	mov	r0, r4
 801003a:	f000 fa51 	bl	80104e0 <__lshift>
 801003e:	4631      	mov	r1, r6
 8010040:	ee08 0a10 	vmov	s16, r0
 8010044:	f000 fabc 	bl	80105c0 <__mcmp>
 8010048:	2800      	cmp	r0, #0
 801004a:	dc91      	bgt.n	800ff70 <_dtoa_r+0xaa8>
 801004c:	d102      	bne.n	8010054 <_dtoa_r+0xb8c>
 801004e:	f01a 0f01 	tst.w	sl, #1
 8010052:	d18d      	bne.n	800ff70 <_dtoa_r+0xaa8>
 8010054:	462b      	mov	r3, r5
 8010056:	461d      	mov	r5, r3
 8010058:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801005c:	2a30      	cmp	r2, #48	; 0x30
 801005e:	d0fa      	beq.n	8010056 <_dtoa_r+0xb8e>
 8010060:	e6d7      	b.n	800fe12 <_dtoa_r+0x94a>
 8010062:	9a01      	ldr	r2, [sp, #4]
 8010064:	429a      	cmp	r2, r3
 8010066:	d184      	bne.n	800ff72 <_dtoa_r+0xaaa>
 8010068:	9b00      	ldr	r3, [sp, #0]
 801006a:	3301      	adds	r3, #1
 801006c:	9300      	str	r3, [sp, #0]
 801006e:	2331      	movs	r3, #49	; 0x31
 8010070:	7013      	strb	r3, [r2, #0]
 8010072:	e6ce      	b.n	800fe12 <_dtoa_r+0x94a>
 8010074:	4b09      	ldr	r3, [pc, #36]	; (801009c <_dtoa_r+0xbd4>)
 8010076:	f7ff ba95 	b.w	800f5a4 <_dtoa_r+0xdc>
 801007a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801007c:	2b00      	cmp	r3, #0
 801007e:	f47f aa6e 	bne.w	800f55e <_dtoa_r+0x96>
 8010082:	4b07      	ldr	r3, [pc, #28]	; (80100a0 <_dtoa_r+0xbd8>)
 8010084:	f7ff ba8e 	b.w	800f5a4 <_dtoa_r+0xdc>
 8010088:	9b02      	ldr	r3, [sp, #8]
 801008a:	2b00      	cmp	r3, #0
 801008c:	dcae      	bgt.n	800ffec <_dtoa_r+0xb24>
 801008e:	9b06      	ldr	r3, [sp, #24]
 8010090:	2b02      	cmp	r3, #2
 8010092:	f73f aea8 	bgt.w	800fde6 <_dtoa_r+0x91e>
 8010096:	e7a9      	b.n	800ffec <_dtoa_r+0xb24>
 8010098:	080134b3 	.word	0x080134b3
 801009c:	08013410 	.word	0x08013410
 80100a0:	08013434 	.word	0x08013434

080100a4 <_localeconv_r>:
 80100a4:	4800      	ldr	r0, [pc, #0]	; (80100a8 <_localeconv_r+0x4>)
 80100a6:	4770      	bx	lr
 80100a8:	200002d0 	.word	0x200002d0

080100ac <malloc>:
 80100ac:	4b02      	ldr	r3, [pc, #8]	; (80100b8 <malloc+0xc>)
 80100ae:	4601      	mov	r1, r0
 80100b0:	6818      	ldr	r0, [r3, #0]
 80100b2:	f000 bc09 	b.w	80108c8 <_malloc_r>
 80100b6:	bf00      	nop
 80100b8:	2000017c 	.word	0x2000017c

080100bc <_Balloc>:
 80100bc:	b570      	push	{r4, r5, r6, lr}
 80100be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80100c0:	4604      	mov	r4, r0
 80100c2:	460d      	mov	r5, r1
 80100c4:	b976      	cbnz	r6, 80100e4 <_Balloc+0x28>
 80100c6:	2010      	movs	r0, #16
 80100c8:	f7ff fff0 	bl	80100ac <malloc>
 80100cc:	4602      	mov	r2, r0
 80100ce:	6260      	str	r0, [r4, #36]	; 0x24
 80100d0:	b920      	cbnz	r0, 80100dc <_Balloc+0x20>
 80100d2:	4b18      	ldr	r3, [pc, #96]	; (8010134 <_Balloc+0x78>)
 80100d4:	4818      	ldr	r0, [pc, #96]	; (8010138 <_Balloc+0x7c>)
 80100d6:	2166      	movs	r1, #102	; 0x66
 80100d8:	f000 fdd6 	bl	8010c88 <__assert_func>
 80100dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80100e0:	6006      	str	r6, [r0, #0]
 80100e2:	60c6      	str	r6, [r0, #12]
 80100e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80100e6:	68f3      	ldr	r3, [r6, #12]
 80100e8:	b183      	cbz	r3, 801010c <_Balloc+0x50>
 80100ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80100ec:	68db      	ldr	r3, [r3, #12]
 80100ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80100f2:	b9b8      	cbnz	r0, 8010124 <_Balloc+0x68>
 80100f4:	2101      	movs	r1, #1
 80100f6:	fa01 f605 	lsl.w	r6, r1, r5
 80100fa:	1d72      	adds	r2, r6, #5
 80100fc:	0092      	lsls	r2, r2, #2
 80100fe:	4620      	mov	r0, r4
 8010100:	f000 fb60 	bl	80107c4 <_calloc_r>
 8010104:	b160      	cbz	r0, 8010120 <_Balloc+0x64>
 8010106:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801010a:	e00e      	b.n	801012a <_Balloc+0x6e>
 801010c:	2221      	movs	r2, #33	; 0x21
 801010e:	2104      	movs	r1, #4
 8010110:	4620      	mov	r0, r4
 8010112:	f000 fb57 	bl	80107c4 <_calloc_r>
 8010116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010118:	60f0      	str	r0, [r6, #12]
 801011a:	68db      	ldr	r3, [r3, #12]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d1e4      	bne.n	80100ea <_Balloc+0x2e>
 8010120:	2000      	movs	r0, #0
 8010122:	bd70      	pop	{r4, r5, r6, pc}
 8010124:	6802      	ldr	r2, [r0, #0]
 8010126:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801012a:	2300      	movs	r3, #0
 801012c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010130:	e7f7      	b.n	8010122 <_Balloc+0x66>
 8010132:	bf00      	nop
 8010134:	08013441 	.word	0x08013441
 8010138:	080134c4 	.word	0x080134c4

0801013c <_Bfree>:
 801013c:	b570      	push	{r4, r5, r6, lr}
 801013e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010140:	4605      	mov	r5, r0
 8010142:	460c      	mov	r4, r1
 8010144:	b976      	cbnz	r6, 8010164 <_Bfree+0x28>
 8010146:	2010      	movs	r0, #16
 8010148:	f7ff ffb0 	bl	80100ac <malloc>
 801014c:	4602      	mov	r2, r0
 801014e:	6268      	str	r0, [r5, #36]	; 0x24
 8010150:	b920      	cbnz	r0, 801015c <_Bfree+0x20>
 8010152:	4b09      	ldr	r3, [pc, #36]	; (8010178 <_Bfree+0x3c>)
 8010154:	4809      	ldr	r0, [pc, #36]	; (801017c <_Bfree+0x40>)
 8010156:	218a      	movs	r1, #138	; 0x8a
 8010158:	f000 fd96 	bl	8010c88 <__assert_func>
 801015c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010160:	6006      	str	r6, [r0, #0]
 8010162:	60c6      	str	r6, [r0, #12]
 8010164:	b13c      	cbz	r4, 8010176 <_Bfree+0x3a>
 8010166:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010168:	6862      	ldr	r2, [r4, #4]
 801016a:	68db      	ldr	r3, [r3, #12]
 801016c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010170:	6021      	str	r1, [r4, #0]
 8010172:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010176:	bd70      	pop	{r4, r5, r6, pc}
 8010178:	08013441 	.word	0x08013441
 801017c:	080134c4 	.word	0x080134c4

08010180 <__multadd>:
 8010180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010184:	690d      	ldr	r5, [r1, #16]
 8010186:	4607      	mov	r7, r0
 8010188:	460c      	mov	r4, r1
 801018a:	461e      	mov	r6, r3
 801018c:	f101 0c14 	add.w	ip, r1, #20
 8010190:	2000      	movs	r0, #0
 8010192:	f8dc 3000 	ldr.w	r3, [ip]
 8010196:	b299      	uxth	r1, r3
 8010198:	fb02 6101 	mla	r1, r2, r1, r6
 801019c:	0c1e      	lsrs	r6, r3, #16
 801019e:	0c0b      	lsrs	r3, r1, #16
 80101a0:	fb02 3306 	mla	r3, r2, r6, r3
 80101a4:	b289      	uxth	r1, r1
 80101a6:	3001      	adds	r0, #1
 80101a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80101ac:	4285      	cmp	r5, r0
 80101ae:	f84c 1b04 	str.w	r1, [ip], #4
 80101b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80101b6:	dcec      	bgt.n	8010192 <__multadd+0x12>
 80101b8:	b30e      	cbz	r6, 80101fe <__multadd+0x7e>
 80101ba:	68a3      	ldr	r3, [r4, #8]
 80101bc:	42ab      	cmp	r3, r5
 80101be:	dc19      	bgt.n	80101f4 <__multadd+0x74>
 80101c0:	6861      	ldr	r1, [r4, #4]
 80101c2:	4638      	mov	r0, r7
 80101c4:	3101      	adds	r1, #1
 80101c6:	f7ff ff79 	bl	80100bc <_Balloc>
 80101ca:	4680      	mov	r8, r0
 80101cc:	b928      	cbnz	r0, 80101da <__multadd+0x5a>
 80101ce:	4602      	mov	r2, r0
 80101d0:	4b0c      	ldr	r3, [pc, #48]	; (8010204 <__multadd+0x84>)
 80101d2:	480d      	ldr	r0, [pc, #52]	; (8010208 <__multadd+0x88>)
 80101d4:	21b5      	movs	r1, #181	; 0xb5
 80101d6:	f000 fd57 	bl	8010c88 <__assert_func>
 80101da:	6922      	ldr	r2, [r4, #16]
 80101dc:	3202      	adds	r2, #2
 80101de:	f104 010c 	add.w	r1, r4, #12
 80101e2:	0092      	lsls	r2, r2, #2
 80101e4:	300c      	adds	r0, #12
 80101e6:	f7fe fc43 	bl	800ea70 <memcpy>
 80101ea:	4621      	mov	r1, r4
 80101ec:	4638      	mov	r0, r7
 80101ee:	f7ff ffa5 	bl	801013c <_Bfree>
 80101f2:	4644      	mov	r4, r8
 80101f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80101f8:	3501      	adds	r5, #1
 80101fa:	615e      	str	r6, [r3, #20]
 80101fc:	6125      	str	r5, [r4, #16]
 80101fe:	4620      	mov	r0, r4
 8010200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010204:	080134b3 	.word	0x080134b3
 8010208:	080134c4 	.word	0x080134c4

0801020c <__hi0bits>:
 801020c:	0c03      	lsrs	r3, r0, #16
 801020e:	041b      	lsls	r3, r3, #16
 8010210:	b9d3      	cbnz	r3, 8010248 <__hi0bits+0x3c>
 8010212:	0400      	lsls	r0, r0, #16
 8010214:	2310      	movs	r3, #16
 8010216:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801021a:	bf04      	itt	eq
 801021c:	0200      	lsleq	r0, r0, #8
 801021e:	3308      	addeq	r3, #8
 8010220:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010224:	bf04      	itt	eq
 8010226:	0100      	lsleq	r0, r0, #4
 8010228:	3304      	addeq	r3, #4
 801022a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801022e:	bf04      	itt	eq
 8010230:	0080      	lsleq	r0, r0, #2
 8010232:	3302      	addeq	r3, #2
 8010234:	2800      	cmp	r0, #0
 8010236:	db05      	blt.n	8010244 <__hi0bits+0x38>
 8010238:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801023c:	f103 0301 	add.w	r3, r3, #1
 8010240:	bf08      	it	eq
 8010242:	2320      	moveq	r3, #32
 8010244:	4618      	mov	r0, r3
 8010246:	4770      	bx	lr
 8010248:	2300      	movs	r3, #0
 801024a:	e7e4      	b.n	8010216 <__hi0bits+0xa>

0801024c <__lo0bits>:
 801024c:	6803      	ldr	r3, [r0, #0]
 801024e:	f013 0207 	ands.w	r2, r3, #7
 8010252:	4601      	mov	r1, r0
 8010254:	d00b      	beq.n	801026e <__lo0bits+0x22>
 8010256:	07da      	lsls	r2, r3, #31
 8010258:	d423      	bmi.n	80102a2 <__lo0bits+0x56>
 801025a:	0798      	lsls	r0, r3, #30
 801025c:	bf49      	itett	mi
 801025e:	085b      	lsrmi	r3, r3, #1
 8010260:	089b      	lsrpl	r3, r3, #2
 8010262:	2001      	movmi	r0, #1
 8010264:	600b      	strmi	r3, [r1, #0]
 8010266:	bf5c      	itt	pl
 8010268:	600b      	strpl	r3, [r1, #0]
 801026a:	2002      	movpl	r0, #2
 801026c:	4770      	bx	lr
 801026e:	b298      	uxth	r0, r3
 8010270:	b9a8      	cbnz	r0, 801029e <__lo0bits+0x52>
 8010272:	0c1b      	lsrs	r3, r3, #16
 8010274:	2010      	movs	r0, #16
 8010276:	b2da      	uxtb	r2, r3
 8010278:	b90a      	cbnz	r2, 801027e <__lo0bits+0x32>
 801027a:	3008      	adds	r0, #8
 801027c:	0a1b      	lsrs	r3, r3, #8
 801027e:	071a      	lsls	r2, r3, #28
 8010280:	bf04      	itt	eq
 8010282:	091b      	lsreq	r3, r3, #4
 8010284:	3004      	addeq	r0, #4
 8010286:	079a      	lsls	r2, r3, #30
 8010288:	bf04      	itt	eq
 801028a:	089b      	lsreq	r3, r3, #2
 801028c:	3002      	addeq	r0, #2
 801028e:	07da      	lsls	r2, r3, #31
 8010290:	d403      	bmi.n	801029a <__lo0bits+0x4e>
 8010292:	085b      	lsrs	r3, r3, #1
 8010294:	f100 0001 	add.w	r0, r0, #1
 8010298:	d005      	beq.n	80102a6 <__lo0bits+0x5a>
 801029a:	600b      	str	r3, [r1, #0]
 801029c:	4770      	bx	lr
 801029e:	4610      	mov	r0, r2
 80102a0:	e7e9      	b.n	8010276 <__lo0bits+0x2a>
 80102a2:	2000      	movs	r0, #0
 80102a4:	4770      	bx	lr
 80102a6:	2020      	movs	r0, #32
 80102a8:	4770      	bx	lr
	...

080102ac <__i2b>:
 80102ac:	b510      	push	{r4, lr}
 80102ae:	460c      	mov	r4, r1
 80102b0:	2101      	movs	r1, #1
 80102b2:	f7ff ff03 	bl	80100bc <_Balloc>
 80102b6:	4602      	mov	r2, r0
 80102b8:	b928      	cbnz	r0, 80102c6 <__i2b+0x1a>
 80102ba:	4b05      	ldr	r3, [pc, #20]	; (80102d0 <__i2b+0x24>)
 80102bc:	4805      	ldr	r0, [pc, #20]	; (80102d4 <__i2b+0x28>)
 80102be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80102c2:	f000 fce1 	bl	8010c88 <__assert_func>
 80102c6:	2301      	movs	r3, #1
 80102c8:	6144      	str	r4, [r0, #20]
 80102ca:	6103      	str	r3, [r0, #16]
 80102cc:	bd10      	pop	{r4, pc}
 80102ce:	bf00      	nop
 80102d0:	080134b3 	.word	0x080134b3
 80102d4:	080134c4 	.word	0x080134c4

080102d8 <__multiply>:
 80102d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102dc:	4691      	mov	r9, r2
 80102de:	690a      	ldr	r2, [r1, #16]
 80102e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80102e4:	429a      	cmp	r2, r3
 80102e6:	bfb8      	it	lt
 80102e8:	460b      	movlt	r3, r1
 80102ea:	460c      	mov	r4, r1
 80102ec:	bfbc      	itt	lt
 80102ee:	464c      	movlt	r4, r9
 80102f0:	4699      	movlt	r9, r3
 80102f2:	6927      	ldr	r7, [r4, #16]
 80102f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80102f8:	68a3      	ldr	r3, [r4, #8]
 80102fa:	6861      	ldr	r1, [r4, #4]
 80102fc:	eb07 060a 	add.w	r6, r7, sl
 8010300:	42b3      	cmp	r3, r6
 8010302:	b085      	sub	sp, #20
 8010304:	bfb8      	it	lt
 8010306:	3101      	addlt	r1, #1
 8010308:	f7ff fed8 	bl	80100bc <_Balloc>
 801030c:	b930      	cbnz	r0, 801031c <__multiply+0x44>
 801030e:	4602      	mov	r2, r0
 8010310:	4b44      	ldr	r3, [pc, #272]	; (8010424 <__multiply+0x14c>)
 8010312:	4845      	ldr	r0, [pc, #276]	; (8010428 <__multiply+0x150>)
 8010314:	f240 115d 	movw	r1, #349	; 0x15d
 8010318:	f000 fcb6 	bl	8010c88 <__assert_func>
 801031c:	f100 0514 	add.w	r5, r0, #20
 8010320:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010324:	462b      	mov	r3, r5
 8010326:	2200      	movs	r2, #0
 8010328:	4543      	cmp	r3, r8
 801032a:	d321      	bcc.n	8010370 <__multiply+0x98>
 801032c:	f104 0314 	add.w	r3, r4, #20
 8010330:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010334:	f109 0314 	add.w	r3, r9, #20
 8010338:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801033c:	9202      	str	r2, [sp, #8]
 801033e:	1b3a      	subs	r2, r7, r4
 8010340:	3a15      	subs	r2, #21
 8010342:	f022 0203 	bic.w	r2, r2, #3
 8010346:	3204      	adds	r2, #4
 8010348:	f104 0115 	add.w	r1, r4, #21
 801034c:	428f      	cmp	r7, r1
 801034e:	bf38      	it	cc
 8010350:	2204      	movcc	r2, #4
 8010352:	9201      	str	r2, [sp, #4]
 8010354:	9a02      	ldr	r2, [sp, #8]
 8010356:	9303      	str	r3, [sp, #12]
 8010358:	429a      	cmp	r2, r3
 801035a:	d80c      	bhi.n	8010376 <__multiply+0x9e>
 801035c:	2e00      	cmp	r6, #0
 801035e:	dd03      	ble.n	8010368 <__multiply+0x90>
 8010360:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010364:	2b00      	cmp	r3, #0
 8010366:	d05a      	beq.n	801041e <__multiply+0x146>
 8010368:	6106      	str	r6, [r0, #16]
 801036a:	b005      	add	sp, #20
 801036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010370:	f843 2b04 	str.w	r2, [r3], #4
 8010374:	e7d8      	b.n	8010328 <__multiply+0x50>
 8010376:	f8b3 a000 	ldrh.w	sl, [r3]
 801037a:	f1ba 0f00 	cmp.w	sl, #0
 801037e:	d024      	beq.n	80103ca <__multiply+0xf2>
 8010380:	f104 0e14 	add.w	lr, r4, #20
 8010384:	46a9      	mov	r9, r5
 8010386:	f04f 0c00 	mov.w	ip, #0
 801038a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801038e:	f8d9 1000 	ldr.w	r1, [r9]
 8010392:	fa1f fb82 	uxth.w	fp, r2
 8010396:	b289      	uxth	r1, r1
 8010398:	fb0a 110b 	mla	r1, sl, fp, r1
 801039c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80103a0:	f8d9 2000 	ldr.w	r2, [r9]
 80103a4:	4461      	add	r1, ip
 80103a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80103aa:	fb0a c20b 	mla	r2, sl, fp, ip
 80103ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80103b2:	b289      	uxth	r1, r1
 80103b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80103b8:	4577      	cmp	r7, lr
 80103ba:	f849 1b04 	str.w	r1, [r9], #4
 80103be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80103c2:	d8e2      	bhi.n	801038a <__multiply+0xb2>
 80103c4:	9a01      	ldr	r2, [sp, #4]
 80103c6:	f845 c002 	str.w	ip, [r5, r2]
 80103ca:	9a03      	ldr	r2, [sp, #12]
 80103cc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80103d0:	3304      	adds	r3, #4
 80103d2:	f1b9 0f00 	cmp.w	r9, #0
 80103d6:	d020      	beq.n	801041a <__multiply+0x142>
 80103d8:	6829      	ldr	r1, [r5, #0]
 80103da:	f104 0c14 	add.w	ip, r4, #20
 80103de:	46ae      	mov	lr, r5
 80103e0:	f04f 0a00 	mov.w	sl, #0
 80103e4:	f8bc b000 	ldrh.w	fp, [ip]
 80103e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80103ec:	fb09 220b 	mla	r2, r9, fp, r2
 80103f0:	4492      	add	sl, r2
 80103f2:	b289      	uxth	r1, r1
 80103f4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80103f8:	f84e 1b04 	str.w	r1, [lr], #4
 80103fc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010400:	f8be 1000 	ldrh.w	r1, [lr]
 8010404:	0c12      	lsrs	r2, r2, #16
 8010406:	fb09 1102 	mla	r1, r9, r2, r1
 801040a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801040e:	4567      	cmp	r7, ip
 8010410:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010414:	d8e6      	bhi.n	80103e4 <__multiply+0x10c>
 8010416:	9a01      	ldr	r2, [sp, #4]
 8010418:	50a9      	str	r1, [r5, r2]
 801041a:	3504      	adds	r5, #4
 801041c:	e79a      	b.n	8010354 <__multiply+0x7c>
 801041e:	3e01      	subs	r6, #1
 8010420:	e79c      	b.n	801035c <__multiply+0x84>
 8010422:	bf00      	nop
 8010424:	080134b3 	.word	0x080134b3
 8010428:	080134c4 	.word	0x080134c4

0801042c <__pow5mult>:
 801042c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010430:	4615      	mov	r5, r2
 8010432:	f012 0203 	ands.w	r2, r2, #3
 8010436:	4606      	mov	r6, r0
 8010438:	460f      	mov	r7, r1
 801043a:	d007      	beq.n	801044c <__pow5mult+0x20>
 801043c:	4c25      	ldr	r4, [pc, #148]	; (80104d4 <__pow5mult+0xa8>)
 801043e:	3a01      	subs	r2, #1
 8010440:	2300      	movs	r3, #0
 8010442:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010446:	f7ff fe9b 	bl	8010180 <__multadd>
 801044a:	4607      	mov	r7, r0
 801044c:	10ad      	asrs	r5, r5, #2
 801044e:	d03d      	beq.n	80104cc <__pow5mult+0xa0>
 8010450:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010452:	b97c      	cbnz	r4, 8010474 <__pow5mult+0x48>
 8010454:	2010      	movs	r0, #16
 8010456:	f7ff fe29 	bl	80100ac <malloc>
 801045a:	4602      	mov	r2, r0
 801045c:	6270      	str	r0, [r6, #36]	; 0x24
 801045e:	b928      	cbnz	r0, 801046c <__pow5mult+0x40>
 8010460:	4b1d      	ldr	r3, [pc, #116]	; (80104d8 <__pow5mult+0xac>)
 8010462:	481e      	ldr	r0, [pc, #120]	; (80104dc <__pow5mult+0xb0>)
 8010464:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010468:	f000 fc0e 	bl	8010c88 <__assert_func>
 801046c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010470:	6004      	str	r4, [r0, #0]
 8010472:	60c4      	str	r4, [r0, #12]
 8010474:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010478:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801047c:	b94c      	cbnz	r4, 8010492 <__pow5mult+0x66>
 801047e:	f240 2171 	movw	r1, #625	; 0x271
 8010482:	4630      	mov	r0, r6
 8010484:	f7ff ff12 	bl	80102ac <__i2b>
 8010488:	2300      	movs	r3, #0
 801048a:	f8c8 0008 	str.w	r0, [r8, #8]
 801048e:	4604      	mov	r4, r0
 8010490:	6003      	str	r3, [r0, #0]
 8010492:	f04f 0900 	mov.w	r9, #0
 8010496:	07eb      	lsls	r3, r5, #31
 8010498:	d50a      	bpl.n	80104b0 <__pow5mult+0x84>
 801049a:	4639      	mov	r1, r7
 801049c:	4622      	mov	r2, r4
 801049e:	4630      	mov	r0, r6
 80104a0:	f7ff ff1a 	bl	80102d8 <__multiply>
 80104a4:	4639      	mov	r1, r7
 80104a6:	4680      	mov	r8, r0
 80104a8:	4630      	mov	r0, r6
 80104aa:	f7ff fe47 	bl	801013c <_Bfree>
 80104ae:	4647      	mov	r7, r8
 80104b0:	106d      	asrs	r5, r5, #1
 80104b2:	d00b      	beq.n	80104cc <__pow5mult+0xa0>
 80104b4:	6820      	ldr	r0, [r4, #0]
 80104b6:	b938      	cbnz	r0, 80104c8 <__pow5mult+0x9c>
 80104b8:	4622      	mov	r2, r4
 80104ba:	4621      	mov	r1, r4
 80104bc:	4630      	mov	r0, r6
 80104be:	f7ff ff0b 	bl	80102d8 <__multiply>
 80104c2:	6020      	str	r0, [r4, #0]
 80104c4:	f8c0 9000 	str.w	r9, [r0]
 80104c8:	4604      	mov	r4, r0
 80104ca:	e7e4      	b.n	8010496 <__pow5mult+0x6a>
 80104cc:	4638      	mov	r0, r7
 80104ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104d2:	bf00      	nop
 80104d4:	08013610 	.word	0x08013610
 80104d8:	08013441 	.word	0x08013441
 80104dc:	080134c4 	.word	0x080134c4

080104e0 <__lshift>:
 80104e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104e4:	460c      	mov	r4, r1
 80104e6:	6849      	ldr	r1, [r1, #4]
 80104e8:	6923      	ldr	r3, [r4, #16]
 80104ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80104ee:	68a3      	ldr	r3, [r4, #8]
 80104f0:	4607      	mov	r7, r0
 80104f2:	4691      	mov	r9, r2
 80104f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80104f8:	f108 0601 	add.w	r6, r8, #1
 80104fc:	42b3      	cmp	r3, r6
 80104fe:	db0b      	blt.n	8010518 <__lshift+0x38>
 8010500:	4638      	mov	r0, r7
 8010502:	f7ff fddb 	bl	80100bc <_Balloc>
 8010506:	4605      	mov	r5, r0
 8010508:	b948      	cbnz	r0, 801051e <__lshift+0x3e>
 801050a:	4602      	mov	r2, r0
 801050c:	4b2a      	ldr	r3, [pc, #168]	; (80105b8 <__lshift+0xd8>)
 801050e:	482b      	ldr	r0, [pc, #172]	; (80105bc <__lshift+0xdc>)
 8010510:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010514:	f000 fbb8 	bl	8010c88 <__assert_func>
 8010518:	3101      	adds	r1, #1
 801051a:	005b      	lsls	r3, r3, #1
 801051c:	e7ee      	b.n	80104fc <__lshift+0x1c>
 801051e:	2300      	movs	r3, #0
 8010520:	f100 0114 	add.w	r1, r0, #20
 8010524:	f100 0210 	add.w	r2, r0, #16
 8010528:	4618      	mov	r0, r3
 801052a:	4553      	cmp	r3, sl
 801052c:	db37      	blt.n	801059e <__lshift+0xbe>
 801052e:	6920      	ldr	r0, [r4, #16]
 8010530:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010534:	f104 0314 	add.w	r3, r4, #20
 8010538:	f019 091f 	ands.w	r9, r9, #31
 801053c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010540:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010544:	d02f      	beq.n	80105a6 <__lshift+0xc6>
 8010546:	f1c9 0e20 	rsb	lr, r9, #32
 801054a:	468a      	mov	sl, r1
 801054c:	f04f 0c00 	mov.w	ip, #0
 8010550:	681a      	ldr	r2, [r3, #0]
 8010552:	fa02 f209 	lsl.w	r2, r2, r9
 8010556:	ea42 020c 	orr.w	r2, r2, ip
 801055a:	f84a 2b04 	str.w	r2, [sl], #4
 801055e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010562:	4298      	cmp	r0, r3
 8010564:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010568:	d8f2      	bhi.n	8010550 <__lshift+0x70>
 801056a:	1b03      	subs	r3, r0, r4
 801056c:	3b15      	subs	r3, #21
 801056e:	f023 0303 	bic.w	r3, r3, #3
 8010572:	3304      	adds	r3, #4
 8010574:	f104 0215 	add.w	r2, r4, #21
 8010578:	4290      	cmp	r0, r2
 801057a:	bf38      	it	cc
 801057c:	2304      	movcc	r3, #4
 801057e:	f841 c003 	str.w	ip, [r1, r3]
 8010582:	f1bc 0f00 	cmp.w	ip, #0
 8010586:	d001      	beq.n	801058c <__lshift+0xac>
 8010588:	f108 0602 	add.w	r6, r8, #2
 801058c:	3e01      	subs	r6, #1
 801058e:	4638      	mov	r0, r7
 8010590:	612e      	str	r6, [r5, #16]
 8010592:	4621      	mov	r1, r4
 8010594:	f7ff fdd2 	bl	801013c <_Bfree>
 8010598:	4628      	mov	r0, r5
 801059a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801059e:	f842 0f04 	str.w	r0, [r2, #4]!
 80105a2:	3301      	adds	r3, #1
 80105a4:	e7c1      	b.n	801052a <__lshift+0x4a>
 80105a6:	3904      	subs	r1, #4
 80105a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80105b0:	4298      	cmp	r0, r3
 80105b2:	d8f9      	bhi.n	80105a8 <__lshift+0xc8>
 80105b4:	e7ea      	b.n	801058c <__lshift+0xac>
 80105b6:	bf00      	nop
 80105b8:	080134b3 	.word	0x080134b3
 80105bc:	080134c4 	.word	0x080134c4

080105c0 <__mcmp>:
 80105c0:	b530      	push	{r4, r5, lr}
 80105c2:	6902      	ldr	r2, [r0, #16]
 80105c4:	690c      	ldr	r4, [r1, #16]
 80105c6:	1b12      	subs	r2, r2, r4
 80105c8:	d10e      	bne.n	80105e8 <__mcmp+0x28>
 80105ca:	f100 0314 	add.w	r3, r0, #20
 80105ce:	3114      	adds	r1, #20
 80105d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80105d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80105d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80105dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80105e0:	42a5      	cmp	r5, r4
 80105e2:	d003      	beq.n	80105ec <__mcmp+0x2c>
 80105e4:	d305      	bcc.n	80105f2 <__mcmp+0x32>
 80105e6:	2201      	movs	r2, #1
 80105e8:	4610      	mov	r0, r2
 80105ea:	bd30      	pop	{r4, r5, pc}
 80105ec:	4283      	cmp	r3, r0
 80105ee:	d3f3      	bcc.n	80105d8 <__mcmp+0x18>
 80105f0:	e7fa      	b.n	80105e8 <__mcmp+0x28>
 80105f2:	f04f 32ff 	mov.w	r2, #4294967295
 80105f6:	e7f7      	b.n	80105e8 <__mcmp+0x28>

080105f8 <__mdiff>:
 80105f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105fc:	460c      	mov	r4, r1
 80105fe:	4606      	mov	r6, r0
 8010600:	4611      	mov	r1, r2
 8010602:	4620      	mov	r0, r4
 8010604:	4690      	mov	r8, r2
 8010606:	f7ff ffdb 	bl	80105c0 <__mcmp>
 801060a:	1e05      	subs	r5, r0, #0
 801060c:	d110      	bne.n	8010630 <__mdiff+0x38>
 801060e:	4629      	mov	r1, r5
 8010610:	4630      	mov	r0, r6
 8010612:	f7ff fd53 	bl	80100bc <_Balloc>
 8010616:	b930      	cbnz	r0, 8010626 <__mdiff+0x2e>
 8010618:	4b3a      	ldr	r3, [pc, #232]	; (8010704 <__mdiff+0x10c>)
 801061a:	4602      	mov	r2, r0
 801061c:	f240 2132 	movw	r1, #562	; 0x232
 8010620:	4839      	ldr	r0, [pc, #228]	; (8010708 <__mdiff+0x110>)
 8010622:	f000 fb31 	bl	8010c88 <__assert_func>
 8010626:	2301      	movs	r3, #1
 8010628:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801062c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010630:	bfa4      	itt	ge
 8010632:	4643      	movge	r3, r8
 8010634:	46a0      	movge	r8, r4
 8010636:	4630      	mov	r0, r6
 8010638:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801063c:	bfa6      	itte	ge
 801063e:	461c      	movge	r4, r3
 8010640:	2500      	movge	r5, #0
 8010642:	2501      	movlt	r5, #1
 8010644:	f7ff fd3a 	bl	80100bc <_Balloc>
 8010648:	b920      	cbnz	r0, 8010654 <__mdiff+0x5c>
 801064a:	4b2e      	ldr	r3, [pc, #184]	; (8010704 <__mdiff+0x10c>)
 801064c:	4602      	mov	r2, r0
 801064e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010652:	e7e5      	b.n	8010620 <__mdiff+0x28>
 8010654:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010658:	6926      	ldr	r6, [r4, #16]
 801065a:	60c5      	str	r5, [r0, #12]
 801065c:	f104 0914 	add.w	r9, r4, #20
 8010660:	f108 0514 	add.w	r5, r8, #20
 8010664:	f100 0e14 	add.w	lr, r0, #20
 8010668:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801066c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010670:	f108 0210 	add.w	r2, r8, #16
 8010674:	46f2      	mov	sl, lr
 8010676:	2100      	movs	r1, #0
 8010678:	f859 3b04 	ldr.w	r3, [r9], #4
 801067c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010680:	fa1f f883 	uxth.w	r8, r3
 8010684:	fa11 f18b 	uxtah	r1, r1, fp
 8010688:	0c1b      	lsrs	r3, r3, #16
 801068a:	eba1 0808 	sub.w	r8, r1, r8
 801068e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010692:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010696:	fa1f f888 	uxth.w	r8, r8
 801069a:	1419      	asrs	r1, r3, #16
 801069c:	454e      	cmp	r6, r9
 801069e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80106a2:	f84a 3b04 	str.w	r3, [sl], #4
 80106a6:	d8e7      	bhi.n	8010678 <__mdiff+0x80>
 80106a8:	1b33      	subs	r3, r6, r4
 80106aa:	3b15      	subs	r3, #21
 80106ac:	f023 0303 	bic.w	r3, r3, #3
 80106b0:	3304      	adds	r3, #4
 80106b2:	3415      	adds	r4, #21
 80106b4:	42a6      	cmp	r6, r4
 80106b6:	bf38      	it	cc
 80106b8:	2304      	movcc	r3, #4
 80106ba:	441d      	add	r5, r3
 80106bc:	4473      	add	r3, lr
 80106be:	469e      	mov	lr, r3
 80106c0:	462e      	mov	r6, r5
 80106c2:	4566      	cmp	r6, ip
 80106c4:	d30e      	bcc.n	80106e4 <__mdiff+0xec>
 80106c6:	f10c 0203 	add.w	r2, ip, #3
 80106ca:	1b52      	subs	r2, r2, r5
 80106cc:	f022 0203 	bic.w	r2, r2, #3
 80106d0:	3d03      	subs	r5, #3
 80106d2:	45ac      	cmp	ip, r5
 80106d4:	bf38      	it	cc
 80106d6:	2200      	movcc	r2, #0
 80106d8:	441a      	add	r2, r3
 80106da:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80106de:	b17b      	cbz	r3, 8010700 <__mdiff+0x108>
 80106e0:	6107      	str	r7, [r0, #16]
 80106e2:	e7a3      	b.n	801062c <__mdiff+0x34>
 80106e4:	f856 8b04 	ldr.w	r8, [r6], #4
 80106e8:	fa11 f288 	uxtah	r2, r1, r8
 80106ec:	1414      	asrs	r4, r2, #16
 80106ee:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80106f2:	b292      	uxth	r2, r2
 80106f4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80106f8:	f84e 2b04 	str.w	r2, [lr], #4
 80106fc:	1421      	asrs	r1, r4, #16
 80106fe:	e7e0      	b.n	80106c2 <__mdiff+0xca>
 8010700:	3f01      	subs	r7, #1
 8010702:	e7ea      	b.n	80106da <__mdiff+0xe2>
 8010704:	080134b3 	.word	0x080134b3
 8010708:	080134c4 	.word	0x080134c4

0801070c <__d2b>:
 801070c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010710:	4689      	mov	r9, r1
 8010712:	2101      	movs	r1, #1
 8010714:	ec57 6b10 	vmov	r6, r7, d0
 8010718:	4690      	mov	r8, r2
 801071a:	f7ff fccf 	bl	80100bc <_Balloc>
 801071e:	4604      	mov	r4, r0
 8010720:	b930      	cbnz	r0, 8010730 <__d2b+0x24>
 8010722:	4602      	mov	r2, r0
 8010724:	4b25      	ldr	r3, [pc, #148]	; (80107bc <__d2b+0xb0>)
 8010726:	4826      	ldr	r0, [pc, #152]	; (80107c0 <__d2b+0xb4>)
 8010728:	f240 310a 	movw	r1, #778	; 0x30a
 801072c:	f000 faac 	bl	8010c88 <__assert_func>
 8010730:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010734:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010738:	bb35      	cbnz	r5, 8010788 <__d2b+0x7c>
 801073a:	2e00      	cmp	r6, #0
 801073c:	9301      	str	r3, [sp, #4]
 801073e:	d028      	beq.n	8010792 <__d2b+0x86>
 8010740:	4668      	mov	r0, sp
 8010742:	9600      	str	r6, [sp, #0]
 8010744:	f7ff fd82 	bl	801024c <__lo0bits>
 8010748:	9900      	ldr	r1, [sp, #0]
 801074a:	b300      	cbz	r0, 801078e <__d2b+0x82>
 801074c:	9a01      	ldr	r2, [sp, #4]
 801074e:	f1c0 0320 	rsb	r3, r0, #32
 8010752:	fa02 f303 	lsl.w	r3, r2, r3
 8010756:	430b      	orrs	r3, r1
 8010758:	40c2      	lsrs	r2, r0
 801075a:	6163      	str	r3, [r4, #20]
 801075c:	9201      	str	r2, [sp, #4]
 801075e:	9b01      	ldr	r3, [sp, #4]
 8010760:	61a3      	str	r3, [r4, #24]
 8010762:	2b00      	cmp	r3, #0
 8010764:	bf14      	ite	ne
 8010766:	2202      	movne	r2, #2
 8010768:	2201      	moveq	r2, #1
 801076a:	6122      	str	r2, [r4, #16]
 801076c:	b1d5      	cbz	r5, 80107a4 <__d2b+0x98>
 801076e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010772:	4405      	add	r5, r0
 8010774:	f8c9 5000 	str.w	r5, [r9]
 8010778:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801077c:	f8c8 0000 	str.w	r0, [r8]
 8010780:	4620      	mov	r0, r4
 8010782:	b003      	add	sp, #12
 8010784:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010788:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801078c:	e7d5      	b.n	801073a <__d2b+0x2e>
 801078e:	6161      	str	r1, [r4, #20]
 8010790:	e7e5      	b.n	801075e <__d2b+0x52>
 8010792:	a801      	add	r0, sp, #4
 8010794:	f7ff fd5a 	bl	801024c <__lo0bits>
 8010798:	9b01      	ldr	r3, [sp, #4]
 801079a:	6163      	str	r3, [r4, #20]
 801079c:	2201      	movs	r2, #1
 801079e:	6122      	str	r2, [r4, #16]
 80107a0:	3020      	adds	r0, #32
 80107a2:	e7e3      	b.n	801076c <__d2b+0x60>
 80107a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80107a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80107ac:	f8c9 0000 	str.w	r0, [r9]
 80107b0:	6918      	ldr	r0, [r3, #16]
 80107b2:	f7ff fd2b 	bl	801020c <__hi0bits>
 80107b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80107ba:	e7df      	b.n	801077c <__d2b+0x70>
 80107bc:	080134b3 	.word	0x080134b3
 80107c0:	080134c4 	.word	0x080134c4

080107c4 <_calloc_r>:
 80107c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80107c6:	fba1 2402 	umull	r2, r4, r1, r2
 80107ca:	b94c      	cbnz	r4, 80107e0 <_calloc_r+0x1c>
 80107cc:	4611      	mov	r1, r2
 80107ce:	9201      	str	r2, [sp, #4]
 80107d0:	f000 f87a 	bl	80108c8 <_malloc_r>
 80107d4:	9a01      	ldr	r2, [sp, #4]
 80107d6:	4605      	mov	r5, r0
 80107d8:	b930      	cbnz	r0, 80107e8 <_calloc_r+0x24>
 80107da:	4628      	mov	r0, r5
 80107dc:	b003      	add	sp, #12
 80107de:	bd30      	pop	{r4, r5, pc}
 80107e0:	220c      	movs	r2, #12
 80107e2:	6002      	str	r2, [r0, #0]
 80107e4:	2500      	movs	r5, #0
 80107e6:	e7f8      	b.n	80107da <_calloc_r+0x16>
 80107e8:	4621      	mov	r1, r4
 80107ea:	f7fe f94f 	bl	800ea8c <memset>
 80107ee:	e7f4      	b.n	80107da <_calloc_r+0x16>

080107f0 <_free_r>:
 80107f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80107f2:	2900      	cmp	r1, #0
 80107f4:	d044      	beq.n	8010880 <_free_r+0x90>
 80107f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107fa:	9001      	str	r0, [sp, #4]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	f1a1 0404 	sub.w	r4, r1, #4
 8010802:	bfb8      	it	lt
 8010804:	18e4      	addlt	r4, r4, r3
 8010806:	f000 fa9b 	bl	8010d40 <__malloc_lock>
 801080a:	4a1e      	ldr	r2, [pc, #120]	; (8010884 <_free_r+0x94>)
 801080c:	9801      	ldr	r0, [sp, #4]
 801080e:	6813      	ldr	r3, [r2, #0]
 8010810:	b933      	cbnz	r3, 8010820 <_free_r+0x30>
 8010812:	6063      	str	r3, [r4, #4]
 8010814:	6014      	str	r4, [r2, #0]
 8010816:	b003      	add	sp, #12
 8010818:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801081c:	f000 ba96 	b.w	8010d4c <__malloc_unlock>
 8010820:	42a3      	cmp	r3, r4
 8010822:	d908      	bls.n	8010836 <_free_r+0x46>
 8010824:	6825      	ldr	r5, [r4, #0]
 8010826:	1961      	adds	r1, r4, r5
 8010828:	428b      	cmp	r3, r1
 801082a:	bf01      	itttt	eq
 801082c:	6819      	ldreq	r1, [r3, #0]
 801082e:	685b      	ldreq	r3, [r3, #4]
 8010830:	1949      	addeq	r1, r1, r5
 8010832:	6021      	streq	r1, [r4, #0]
 8010834:	e7ed      	b.n	8010812 <_free_r+0x22>
 8010836:	461a      	mov	r2, r3
 8010838:	685b      	ldr	r3, [r3, #4]
 801083a:	b10b      	cbz	r3, 8010840 <_free_r+0x50>
 801083c:	42a3      	cmp	r3, r4
 801083e:	d9fa      	bls.n	8010836 <_free_r+0x46>
 8010840:	6811      	ldr	r1, [r2, #0]
 8010842:	1855      	adds	r5, r2, r1
 8010844:	42a5      	cmp	r5, r4
 8010846:	d10b      	bne.n	8010860 <_free_r+0x70>
 8010848:	6824      	ldr	r4, [r4, #0]
 801084a:	4421      	add	r1, r4
 801084c:	1854      	adds	r4, r2, r1
 801084e:	42a3      	cmp	r3, r4
 8010850:	6011      	str	r1, [r2, #0]
 8010852:	d1e0      	bne.n	8010816 <_free_r+0x26>
 8010854:	681c      	ldr	r4, [r3, #0]
 8010856:	685b      	ldr	r3, [r3, #4]
 8010858:	6053      	str	r3, [r2, #4]
 801085a:	4421      	add	r1, r4
 801085c:	6011      	str	r1, [r2, #0]
 801085e:	e7da      	b.n	8010816 <_free_r+0x26>
 8010860:	d902      	bls.n	8010868 <_free_r+0x78>
 8010862:	230c      	movs	r3, #12
 8010864:	6003      	str	r3, [r0, #0]
 8010866:	e7d6      	b.n	8010816 <_free_r+0x26>
 8010868:	6825      	ldr	r5, [r4, #0]
 801086a:	1961      	adds	r1, r4, r5
 801086c:	428b      	cmp	r3, r1
 801086e:	bf04      	itt	eq
 8010870:	6819      	ldreq	r1, [r3, #0]
 8010872:	685b      	ldreq	r3, [r3, #4]
 8010874:	6063      	str	r3, [r4, #4]
 8010876:	bf04      	itt	eq
 8010878:	1949      	addeq	r1, r1, r5
 801087a:	6021      	streq	r1, [r4, #0]
 801087c:	6054      	str	r4, [r2, #4]
 801087e:	e7ca      	b.n	8010816 <_free_r+0x26>
 8010880:	b003      	add	sp, #12
 8010882:	bd30      	pop	{r4, r5, pc}
 8010884:	20006210 	.word	0x20006210

08010888 <sbrk_aligned>:
 8010888:	b570      	push	{r4, r5, r6, lr}
 801088a:	4e0e      	ldr	r6, [pc, #56]	; (80108c4 <sbrk_aligned+0x3c>)
 801088c:	460c      	mov	r4, r1
 801088e:	6831      	ldr	r1, [r6, #0]
 8010890:	4605      	mov	r5, r0
 8010892:	b911      	cbnz	r1, 801089a <sbrk_aligned+0x12>
 8010894:	f000 f9e8 	bl	8010c68 <_sbrk_r>
 8010898:	6030      	str	r0, [r6, #0]
 801089a:	4621      	mov	r1, r4
 801089c:	4628      	mov	r0, r5
 801089e:	f000 f9e3 	bl	8010c68 <_sbrk_r>
 80108a2:	1c43      	adds	r3, r0, #1
 80108a4:	d00a      	beq.n	80108bc <sbrk_aligned+0x34>
 80108a6:	1cc4      	adds	r4, r0, #3
 80108a8:	f024 0403 	bic.w	r4, r4, #3
 80108ac:	42a0      	cmp	r0, r4
 80108ae:	d007      	beq.n	80108c0 <sbrk_aligned+0x38>
 80108b0:	1a21      	subs	r1, r4, r0
 80108b2:	4628      	mov	r0, r5
 80108b4:	f000 f9d8 	bl	8010c68 <_sbrk_r>
 80108b8:	3001      	adds	r0, #1
 80108ba:	d101      	bne.n	80108c0 <sbrk_aligned+0x38>
 80108bc:	f04f 34ff 	mov.w	r4, #4294967295
 80108c0:	4620      	mov	r0, r4
 80108c2:	bd70      	pop	{r4, r5, r6, pc}
 80108c4:	20006214 	.word	0x20006214

080108c8 <_malloc_r>:
 80108c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108cc:	1ccd      	adds	r5, r1, #3
 80108ce:	f025 0503 	bic.w	r5, r5, #3
 80108d2:	3508      	adds	r5, #8
 80108d4:	2d0c      	cmp	r5, #12
 80108d6:	bf38      	it	cc
 80108d8:	250c      	movcc	r5, #12
 80108da:	2d00      	cmp	r5, #0
 80108dc:	4607      	mov	r7, r0
 80108de:	db01      	blt.n	80108e4 <_malloc_r+0x1c>
 80108e0:	42a9      	cmp	r1, r5
 80108e2:	d905      	bls.n	80108f0 <_malloc_r+0x28>
 80108e4:	230c      	movs	r3, #12
 80108e6:	603b      	str	r3, [r7, #0]
 80108e8:	2600      	movs	r6, #0
 80108ea:	4630      	mov	r0, r6
 80108ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108f0:	4e2e      	ldr	r6, [pc, #184]	; (80109ac <_malloc_r+0xe4>)
 80108f2:	f000 fa25 	bl	8010d40 <__malloc_lock>
 80108f6:	6833      	ldr	r3, [r6, #0]
 80108f8:	461c      	mov	r4, r3
 80108fa:	bb34      	cbnz	r4, 801094a <_malloc_r+0x82>
 80108fc:	4629      	mov	r1, r5
 80108fe:	4638      	mov	r0, r7
 8010900:	f7ff ffc2 	bl	8010888 <sbrk_aligned>
 8010904:	1c43      	adds	r3, r0, #1
 8010906:	4604      	mov	r4, r0
 8010908:	d14d      	bne.n	80109a6 <_malloc_r+0xde>
 801090a:	6834      	ldr	r4, [r6, #0]
 801090c:	4626      	mov	r6, r4
 801090e:	2e00      	cmp	r6, #0
 8010910:	d140      	bne.n	8010994 <_malloc_r+0xcc>
 8010912:	6823      	ldr	r3, [r4, #0]
 8010914:	4631      	mov	r1, r6
 8010916:	4638      	mov	r0, r7
 8010918:	eb04 0803 	add.w	r8, r4, r3
 801091c:	f000 f9a4 	bl	8010c68 <_sbrk_r>
 8010920:	4580      	cmp	r8, r0
 8010922:	d13a      	bne.n	801099a <_malloc_r+0xd2>
 8010924:	6821      	ldr	r1, [r4, #0]
 8010926:	3503      	adds	r5, #3
 8010928:	1a6d      	subs	r5, r5, r1
 801092a:	f025 0503 	bic.w	r5, r5, #3
 801092e:	3508      	adds	r5, #8
 8010930:	2d0c      	cmp	r5, #12
 8010932:	bf38      	it	cc
 8010934:	250c      	movcc	r5, #12
 8010936:	4629      	mov	r1, r5
 8010938:	4638      	mov	r0, r7
 801093a:	f7ff ffa5 	bl	8010888 <sbrk_aligned>
 801093e:	3001      	adds	r0, #1
 8010940:	d02b      	beq.n	801099a <_malloc_r+0xd2>
 8010942:	6823      	ldr	r3, [r4, #0]
 8010944:	442b      	add	r3, r5
 8010946:	6023      	str	r3, [r4, #0]
 8010948:	e00e      	b.n	8010968 <_malloc_r+0xa0>
 801094a:	6822      	ldr	r2, [r4, #0]
 801094c:	1b52      	subs	r2, r2, r5
 801094e:	d41e      	bmi.n	801098e <_malloc_r+0xc6>
 8010950:	2a0b      	cmp	r2, #11
 8010952:	d916      	bls.n	8010982 <_malloc_r+0xba>
 8010954:	1961      	adds	r1, r4, r5
 8010956:	42a3      	cmp	r3, r4
 8010958:	6025      	str	r5, [r4, #0]
 801095a:	bf18      	it	ne
 801095c:	6059      	strne	r1, [r3, #4]
 801095e:	6863      	ldr	r3, [r4, #4]
 8010960:	bf08      	it	eq
 8010962:	6031      	streq	r1, [r6, #0]
 8010964:	5162      	str	r2, [r4, r5]
 8010966:	604b      	str	r3, [r1, #4]
 8010968:	4638      	mov	r0, r7
 801096a:	f104 060b 	add.w	r6, r4, #11
 801096e:	f000 f9ed 	bl	8010d4c <__malloc_unlock>
 8010972:	f026 0607 	bic.w	r6, r6, #7
 8010976:	1d23      	adds	r3, r4, #4
 8010978:	1af2      	subs	r2, r6, r3
 801097a:	d0b6      	beq.n	80108ea <_malloc_r+0x22>
 801097c:	1b9b      	subs	r3, r3, r6
 801097e:	50a3      	str	r3, [r4, r2]
 8010980:	e7b3      	b.n	80108ea <_malloc_r+0x22>
 8010982:	6862      	ldr	r2, [r4, #4]
 8010984:	42a3      	cmp	r3, r4
 8010986:	bf0c      	ite	eq
 8010988:	6032      	streq	r2, [r6, #0]
 801098a:	605a      	strne	r2, [r3, #4]
 801098c:	e7ec      	b.n	8010968 <_malloc_r+0xa0>
 801098e:	4623      	mov	r3, r4
 8010990:	6864      	ldr	r4, [r4, #4]
 8010992:	e7b2      	b.n	80108fa <_malloc_r+0x32>
 8010994:	4634      	mov	r4, r6
 8010996:	6876      	ldr	r6, [r6, #4]
 8010998:	e7b9      	b.n	801090e <_malloc_r+0x46>
 801099a:	230c      	movs	r3, #12
 801099c:	603b      	str	r3, [r7, #0]
 801099e:	4638      	mov	r0, r7
 80109a0:	f000 f9d4 	bl	8010d4c <__malloc_unlock>
 80109a4:	e7a1      	b.n	80108ea <_malloc_r+0x22>
 80109a6:	6025      	str	r5, [r4, #0]
 80109a8:	e7de      	b.n	8010968 <_malloc_r+0xa0>
 80109aa:	bf00      	nop
 80109ac:	20006210 	.word	0x20006210

080109b0 <__ssputs_r>:
 80109b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109b4:	688e      	ldr	r6, [r1, #8]
 80109b6:	429e      	cmp	r6, r3
 80109b8:	4682      	mov	sl, r0
 80109ba:	460c      	mov	r4, r1
 80109bc:	4690      	mov	r8, r2
 80109be:	461f      	mov	r7, r3
 80109c0:	d838      	bhi.n	8010a34 <__ssputs_r+0x84>
 80109c2:	898a      	ldrh	r2, [r1, #12]
 80109c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80109c8:	d032      	beq.n	8010a30 <__ssputs_r+0x80>
 80109ca:	6825      	ldr	r5, [r4, #0]
 80109cc:	6909      	ldr	r1, [r1, #16]
 80109ce:	eba5 0901 	sub.w	r9, r5, r1
 80109d2:	6965      	ldr	r5, [r4, #20]
 80109d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80109d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80109dc:	3301      	adds	r3, #1
 80109de:	444b      	add	r3, r9
 80109e0:	106d      	asrs	r5, r5, #1
 80109e2:	429d      	cmp	r5, r3
 80109e4:	bf38      	it	cc
 80109e6:	461d      	movcc	r5, r3
 80109e8:	0553      	lsls	r3, r2, #21
 80109ea:	d531      	bpl.n	8010a50 <__ssputs_r+0xa0>
 80109ec:	4629      	mov	r1, r5
 80109ee:	f7ff ff6b 	bl	80108c8 <_malloc_r>
 80109f2:	4606      	mov	r6, r0
 80109f4:	b950      	cbnz	r0, 8010a0c <__ssputs_r+0x5c>
 80109f6:	230c      	movs	r3, #12
 80109f8:	f8ca 3000 	str.w	r3, [sl]
 80109fc:	89a3      	ldrh	r3, [r4, #12]
 80109fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a02:	81a3      	strh	r3, [r4, #12]
 8010a04:	f04f 30ff 	mov.w	r0, #4294967295
 8010a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a0c:	6921      	ldr	r1, [r4, #16]
 8010a0e:	464a      	mov	r2, r9
 8010a10:	f7fe f82e 	bl	800ea70 <memcpy>
 8010a14:	89a3      	ldrh	r3, [r4, #12]
 8010a16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a1e:	81a3      	strh	r3, [r4, #12]
 8010a20:	6126      	str	r6, [r4, #16]
 8010a22:	6165      	str	r5, [r4, #20]
 8010a24:	444e      	add	r6, r9
 8010a26:	eba5 0509 	sub.w	r5, r5, r9
 8010a2a:	6026      	str	r6, [r4, #0]
 8010a2c:	60a5      	str	r5, [r4, #8]
 8010a2e:	463e      	mov	r6, r7
 8010a30:	42be      	cmp	r6, r7
 8010a32:	d900      	bls.n	8010a36 <__ssputs_r+0x86>
 8010a34:	463e      	mov	r6, r7
 8010a36:	6820      	ldr	r0, [r4, #0]
 8010a38:	4632      	mov	r2, r6
 8010a3a:	4641      	mov	r1, r8
 8010a3c:	f000 f966 	bl	8010d0c <memmove>
 8010a40:	68a3      	ldr	r3, [r4, #8]
 8010a42:	1b9b      	subs	r3, r3, r6
 8010a44:	60a3      	str	r3, [r4, #8]
 8010a46:	6823      	ldr	r3, [r4, #0]
 8010a48:	4433      	add	r3, r6
 8010a4a:	6023      	str	r3, [r4, #0]
 8010a4c:	2000      	movs	r0, #0
 8010a4e:	e7db      	b.n	8010a08 <__ssputs_r+0x58>
 8010a50:	462a      	mov	r2, r5
 8010a52:	f000 f981 	bl	8010d58 <_realloc_r>
 8010a56:	4606      	mov	r6, r0
 8010a58:	2800      	cmp	r0, #0
 8010a5a:	d1e1      	bne.n	8010a20 <__ssputs_r+0x70>
 8010a5c:	6921      	ldr	r1, [r4, #16]
 8010a5e:	4650      	mov	r0, sl
 8010a60:	f7ff fec6 	bl	80107f0 <_free_r>
 8010a64:	e7c7      	b.n	80109f6 <__ssputs_r+0x46>
	...

08010a68 <_svfiprintf_r>:
 8010a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a6c:	4698      	mov	r8, r3
 8010a6e:	898b      	ldrh	r3, [r1, #12]
 8010a70:	061b      	lsls	r3, r3, #24
 8010a72:	b09d      	sub	sp, #116	; 0x74
 8010a74:	4607      	mov	r7, r0
 8010a76:	460d      	mov	r5, r1
 8010a78:	4614      	mov	r4, r2
 8010a7a:	d50e      	bpl.n	8010a9a <_svfiprintf_r+0x32>
 8010a7c:	690b      	ldr	r3, [r1, #16]
 8010a7e:	b963      	cbnz	r3, 8010a9a <_svfiprintf_r+0x32>
 8010a80:	2140      	movs	r1, #64	; 0x40
 8010a82:	f7ff ff21 	bl	80108c8 <_malloc_r>
 8010a86:	6028      	str	r0, [r5, #0]
 8010a88:	6128      	str	r0, [r5, #16]
 8010a8a:	b920      	cbnz	r0, 8010a96 <_svfiprintf_r+0x2e>
 8010a8c:	230c      	movs	r3, #12
 8010a8e:	603b      	str	r3, [r7, #0]
 8010a90:	f04f 30ff 	mov.w	r0, #4294967295
 8010a94:	e0d1      	b.n	8010c3a <_svfiprintf_r+0x1d2>
 8010a96:	2340      	movs	r3, #64	; 0x40
 8010a98:	616b      	str	r3, [r5, #20]
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8010a9e:	2320      	movs	r3, #32
 8010aa0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010aa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8010aa8:	2330      	movs	r3, #48	; 0x30
 8010aaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010c54 <_svfiprintf_r+0x1ec>
 8010aae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ab2:	f04f 0901 	mov.w	r9, #1
 8010ab6:	4623      	mov	r3, r4
 8010ab8:	469a      	mov	sl, r3
 8010aba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010abe:	b10a      	cbz	r2, 8010ac4 <_svfiprintf_r+0x5c>
 8010ac0:	2a25      	cmp	r2, #37	; 0x25
 8010ac2:	d1f9      	bne.n	8010ab8 <_svfiprintf_r+0x50>
 8010ac4:	ebba 0b04 	subs.w	fp, sl, r4
 8010ac8:	d00b      	beq.n	8010ae2 <_svfiprintf_r+0x7a>
 8010aca:	465b      	mov	r3, fp
 8010acc:	4622      	mov	r2, r4
 8010ace:	4629      	mov	r1, r5
 8010ad0:	4638      	mov	r0, r7
 8010ad2:	f7ff ff6d 	bl	80109b0 <__ssputs_r>
 8010ad6:	3001      	adds	r0, #1
 8010ad8:	f000 80aa 	beq.w	8010c30 <_svfiprintf_r+0x1c8>
 8010adc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ade:	445a      	add	r2, fp
 8010ae0:	9209      	str	r2, [sp, #36]	; 0x24
 8010ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	f000 80a2 	beq.w	8010c30 <_svfiprintf_r+0x1c8>
 8010aec:	2300      	movs	r3, #0
 8010aee:	f04f 32ff 	mov.w	r2, #4294967295
 8010af2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010af6:	f10a 0a01 	add.w	sl, sl, #1
 8010afa:	9304      	str	r3, [sp, #16]
 8010afc:	9307      	str	r3, [sp, #28]
 8010afe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010b02:	931a      	str	r3, [sp, #104]	; 0x68
 8010b04:	4654      	mov	r4, sl
 8010b06:	2205      	movs	r2, #5
 8010b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b0c:	4851      	ldr	r0, [pc, #324]	; (8010c54 <_svfiprintf_r+0x1ec>)
 8010b0e:	f7ef fb77 	bl	8000200 <memchr>
 8010b12:	9a04      	ldr	r2, [sp, #16]
 8010b14:	b9d8      	cbnz	r0, 8010b4e <_svfiprintf_r+0xe6>
 8010b16:	06d0      	lsls	r0, r2, #27
 8010b18:	bf44      	itt	mi
 8010b1a:	2320      	movmi	r3, #32
 8010b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b20:	0711      	lsls	r1, r2, #28
 8010b22:	bf44      	itt	mi
 8010b24:	232b      	movmi	r3, #43	; 0x2b
 8010b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8010b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8010b30:	d015      	beq.n	8010b5e <_svfiprintf_r+0xf6>
 8010b32:	9a07      	ldr	r2, [sp, #28]
 8010b34:	4654      	mov	r4, sl
 8010b36:	2000      	movs	r0, #0
 8010b38:	f04f 0c0a 	mov.w	ip, #10
 8010b3c:	4621      	mov	r1, r4
 8010b3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b42:	3b30      	subs	r3, #48	; 0x30
 8010b44:	2b09      	cmp	r3, #9
 8010b46:	d94e      	bls.n	8010be6 <_svfiprintf_r+0x17e>
 8010b48:	b1b0      	cbz	r0, 8010b78 <_svfiprintf_r+0x110>
 8010b4a:	9207      	str	r2, [sp, #28]
 8010b4c:	e014      	b.n	8010b78 <_svfiprintf_r+0x110>
 8010b4e:	eba0 0308 	sub.w	r3, r0, r8
 8010b52:	fa09 f303 	lsl.w	r3, r9, r3
 8010b56:	4313      	orrs	r3, r2
 8010b58:	9304      	str	r3, [sp, #16]
 8010b5a:	46a2      	mov	sl, r4
 8010b5c:	e7d2      	b.n	8010b04 <_svfiprintf_r+0x9c>
 8010b5e:	9b03      	ldr	r3, [sp, #12]
 8010b60:	1d19      	adds	r1, r3, #4
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	9103      	str	r1, [sp, #12]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	bfbb      	ittet	lt
 8010b6a:	425b      	neglt	r3, r3
 8010b6c:	f042 0202 	orrlt.w	r2, r2, #2
 8010b70:	9307      	strge	r3, [sp, #28]
 8010b72:	9307      	strlt	r3, [sp, #28]
 8010b74:	bfb8      	it	lt
 8010b76:	9204      	strlt	r2, [sp, #16]
 8010b78:	7823      	ldrb	r3, [r4, #0]
 8010b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8010b7c:	d10c      	bne.n	8010b98 <_svfiprintf_r+0x130>
 8010b7e:	7863      	ldrb	r3, [r4, #1]
 8010b80:	2b2a      	cmp	r3, #42	; 0x2a
 8010b82:	d135      	bne.n	8010bf0 <_svfiprintf_r+0x188>
 8010b84:	9b03      	ldr	r3, [sp, #12]
 8010b86:	1d1a      	adds	r2, r3, #4
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	9203      	str	r2, [sp, #12]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	bfb8      	it	lt
 8010b90:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b94:	3402      	adds	r4, #2
 8010b96:	9305      	str	r3, [sp, #20]
 8010b98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010c64 <_svfiprintf_r+0x1fc>
 8010b9c:	7821      	ldrb	r1, [r4, #0]
 8010b9e:	2203      	movs	r2, #3
 8010ba0:	4650      	mov	r0, sl
 8010ba2:	f7ef fb2d 	bl	8000200 <memchr>
 8010ba6:	b140      	cbz	r0, 8010bba <_svfiprintf_r+0x152>
 8010ba8:	2340      	movs	r3, #64	; 0x40
 8010baa:	eba0 000a 	sub.w	r0, r0, sl
 8010bae:	fa03 f000 	lsl.w	r0, r3, r0
 8010bb2:	9b04      	ldr	r3, [sp, #16]
 8010bb4:	4303      	orrs	r3, r0
 8010bb6:	3401      	adds	r4, #1
 8010bb8:	9304      	str	r3, [sp, #16]
 8010bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bbe:	4826      	ldr	r0, [pc, #152]	; (8010c58 <_svfiprintf_r+0x1f0>)
 8010bc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010bc4:	2206      	movs	r2, #6
 8010bc6:	f7ef fb1b 	bl	8000200 <memchr>
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	d038      	beq.n	8010c40 <_svfiprintf_r+0x1d8>
 8010bce:	4b23      	ldr	r3, [pc, #140]	; (8010c5c <_svfiprintf_r+0x1f4>)
 8010bd0:	bb1b      	cbnz	r3, 8010c1a <_svfiprintf_r+0x1b2>
 8010bd2:	9b03      	ldr	r3, [sp, #12]
 8010bd4:	3307      	adds	r3, #7
 8010bd6:	f023 0307 	bic.w	r3, r3, #7
 8010bda:	3308      	adds	r3, #8
 8010bdc:	9303      	str	r3, [sp, #12]
 8010bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010be0:	4433      	add	r3, r6
 8010be2:	9309      	str	r3, [sp, #36]	; 0x24
 8010be4:	e767      	b.n	8010ab6 <_svfiprintf_r+0x4e>
 8010be6:	fb0c 3202 	mla	r2, ip, r2, r3
 8010bea:	460c      	mov	r4, r1
 8010bec:	2001      	movs	r0, #1
 8010bee:	e7a5      	b.n	8010b3c <_svfiprintf_r+0xd4>
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	3401      	adds	r4, #1
 8010bf4:	9305      	str	r3, [sp, #20]
 8010bf6:	4619      	mov	r1, r3
 8010bf8:	f04f 0c0a 	mov.w	ip, #10
 8010bfc:	4620      	mov	r0, r4
 8010bfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c02:	3a30      	subs	r2, #48	; 0x30
 8010c04:	2a09      	cmp	r2, #9
 8010c06:	d903      	bls.n	8010c10 <_svfiprintf_r+0x1a8>
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d0c5      	beq.n	8010b98 <_svfiprintf_r+0x130>
 8010c0c:	9105      	str	r1, [sp, #20]
 8010c0e:	e7c3      	b.n	8010b98 <_svfiprintf_r+0x130>
 8010c10:	fb0c 2101 	mla	r1, ip, r1, r2
 8010c14:	4604      	mov	r4, r0
 8010c16:	2301      	movs	r3, #1
 8010c18:	e7f0      	b.n	8010bfc <_svfiprintf_r+0x194>
 8010c1a:	ab03      	add	r3, sp, #12
 8010c1c:	9300      	str	r3, [sp, #0]
 8010c1e:	462a      	mov	r2, r5
 8010c20:	4b0f      	ldr	r3, [pc, #60]	; (8010c60 <_svfiprintf_r+0x1f8>)
 8010c22:	a904      	add	r1, sp, #16
 8010c24:	4638      	mov	r0, r7
 8010c26:	f7fd ffd9 	bl	800ebdc <_printf_float>
 8010c2a:	1c42      	adds	r2, r0, #1
 8010c2c:	4606      	mov	r6, r0
 8010c2e:	d1d6      	bne.n	8010bde <_svfiprintf_r+0x176>
 8010c30:	89ab      	ldrh	r3, [r5, #12]
 8010c32:	065b      	lsls	r3, r3, #25
 8010c34:	f53f af2c 	bmi.w	8010a90 <_svfiprintf_r+0x28>
 8010c38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010c3a:	b01d      	add	sp, #116	; 0x74
 8010c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c40:	ab03      	add	r3, sp, #12
 8010c42:	9300      	str	r3, [sp, #0]
 8010c44:	462a      	mov	r2, r5
 8010c46:	4b06      	ldr	r3, [pc, #24]	; (8010c60 <_svfiprintf_r+0x1f8>)
 8010c48:	a904      	add	r1, sp, #16
 8010c4a:	4638      	mov	r0, r7
 8010c4c:	f7fe fa6a 	bl	800f124 <_printf_i>
 8010c50:	e7eb      	b.n	8010c2a <_svfiprintf_r+0x1c2>
 8010c52:	bf00      	nop
 8010c54:	0801361c 	.word	0x0801361c
 8010c58:	08013626 	.word	0x08013626
 8010c5c:	0800ebdd 	.word	0x0800ebdd
 8010c60:	080109b1 	.word	0x080109b1
 8010c64:	08013622 	.word	0x08013622

08010c68 <_sbrk_r>:
 8010c68:	b538      	push	{r3, r4, r5, lr}
 8010c6a:	4d06      	ldr	r5, [pc, #24]	; (8010c84 <_sbrk_r+0x1c>)
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	4604      	mov	r4, r0
 8010c70:	4608      	mov	r0, r1
 8010c72:	602b      	str	r3, [r5, #0]
 8010c74:	f7f0 fe20 	bl	80018b8 <_sbrk>
 8010c78:	1c43      	adds	r3, r0, #1
 8010c7a:	d102      	bne.n	8010c82 <_sbrk_r+0x1a>
 8010c7c:	682b      	ldr	r3, [r5, #0]
 8010c7e:	b103      	cbz	r3, 8010c82 <_sbrk_r+0x1a>
 8010c80:	6023      	str	r3, [r4, #0]
 8010c82:	bd38      	pop	{r3, r4, r5, pc}
 8010c84:	20006218 	.word	0x20006218

08010c88 <__assert_func>:
 8010c88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c8a:	4614      	mov	r4, r2
 8010c8c:	461a      	mov	r2, r3
 8010c8e:	4b09      	ldr	r3, [pc, #36]	; (8010cb4 <__assert_func+0x2c>)
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	4605      	mov	r5, r0
 8010c94:	68d8      	ldr	r0, [r3, #12]
 8010c96:	b14c      	cbz	r4, 8010cac <__assert_func+0x24>
 8010c98:	4b07      	ldr	r3, [pc, #28]	; (8010cb8 <__assert_func+0x30>)
 8010c9a:	9100      	str	r1, [sp, #0]
 8010c9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ca0:	4906      	ldr	r1, [pc, #24]	; (8010cbc <__assert_func+0x34>)
 8010ca2:	462b      	mov	r3, r5
 8010ca4:	f000 f80e 	bl	8010cc4 <fiprintf>
 8010ca8:	f000 faac 	bl	8011204 <abort>
 8010cac:	4b04      	ldr	r3, [pc, #16]	; (8010cc0 <__assert_func+0x38>)
 8010cae:	461c      	mov	r4, r3
 8010cb0:	e7f3      	b.n	8010c9a <__assert_func+0x12>
 8010cb2:	bf00      	nop
 8010cb4:	2000017c 	.word	0x2000017c
 8010cb8:	0801362d 	.word	0x0801362d
 8010cbc:	0801363a 	.word	0x0801363a
 8010cc0:	08013668 	.word	0x08013668

08010cc4 <fiprintf>:
 8010cc4:	b40e      	push	{r1, r2, r3}
 8010cc6:	b503      	push	{r0, r1, lr}
 8010cc8:	4601      	mov	r1, r0
 8010cca:	ab03      	add	r3, sp, #12
 8010ccc:	4805      	ldr	r0, [pc, #20]	; (8010ce4 <fiprintf+0x20>)
 8010cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cd2:	6800      	ldr	r0, [r0, #0]
 8010cd4:	9301      	str	r3, [sp, #4]
 8010cd6:	f000 f897 	bl	8010e08 <_vfiprintf_r>
 8010cda:	b002      	add	sp, #8
 8010cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ce0:	b003      	add	sp, #12
 8010ce2:	4770      	bx	lr
 8010ce4:	2000017c 	.word	0x2000017c

08010ce8 <__ascii_mbtowc>:
 8010ce8:	b082      	sub	sp, #8
 8010cea:	b901      	cbnz	r1, 8010cee <__ascii_mbtowc+0x6>
 8010cec:	a901      	add	r1, sp, #4
 8010cee:	b142      	cbz	r2, 8010d02 <__ascii_mbtowc+0x1a>
 8010cf0:	b14b      	cbz	r3, 8010d06 <__ascii_mbtowc+0x1e>
 8010cf2:	7813      	ldrb	r3, [r2, #0]
 8010cf4:	600b      	str	r3, [r1, #0]
 8010cf6:	7812      	ldrb	r2, [r2, #0]
 8010cf8:	1e10      	subs	r0, r2, #0
 8010cfa:	bf18      	it	ne
 8010cfc:	2001      	movne	r0, #1
 8010cfe:	b002      	add	sp, #8
 8010d00:	4770      	bx	lr
 8010d02:	4610      	mov	r0, r2
 8010d04:	e7fb      	b.n	8010cfe <__ascii_mbtowc+0x16>
 8010d06:	f06f 0001 	mvn.w	r0, #1
 8010d0a:	e7f8      	b.n	8010cfe <__ascii_mbtowc+0x16>

08010d0c <memmove>:
 8010d0c:	4288      	cmp	r0, r1
 8010d0e:	b510      	push	{r4, lr}
 8010d10:	eb01 0402 	add.w	r4, r1, r2
 8010d14:	d902      	bls.n	8010d1c <memmove+0x10>
 8010d16:	4284      	cmp	r4, r0
 8010d18:	4623      	mov	r3, r4
 8010d1a:	d807      	bhi.n	8010d2c <memmove+0x20>
 8010d1c:	1e43      	subs	r3, r0, #1
 8010d1e:	42a1      	cmp	r1, r4
 8010d20:	d008      	beq.n	8010d34 <memmove+0x28>
 8010d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010d2a:	e7f8      	b.n	8010d1e <memmove+0x12>
 8010d2c:	4402      	add	r2, r0
 8010d2e:	4601      	mov	r1, r0
 8010d30:	428a      	cmp	r2, r1
 8010d32:	d100      	bne.n	8010d36 <memmove+0x2a>
 8010d34:	bd10      	pop	{r4, pc}
 8010d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010d3e:	e7f7      	b.n	8010d30 <memmove+0x24>

08010d40 <__malloc_lock>:
 8010d40:	4801      	ldr	r0, [pc, #4]	; (8010d48 <__malloc_lock+0x8>)
 8010d42:	f000 bc1f 	b.w	8011584 <__retarget_lock_acquire_recursive>
 8010d46:	bf00      	nop
 8010d48:	2000621c 	.word	0x2000621c

08010d4c <__malloc_unlock>:
 8010d4c:	4801      	ldr	r0, [pc, #4]	; (8010d54 <__malloc_unlock+0x8>)
 8010d4e:	f000 bc1a 	b.w	8011586 <__retarget_lock_release_recursive>
 8010d52:	bf00      	nop
 8010d54:	2000621c 	.word	0x2000621c

08010d58 <_realloc_r>:
 8010d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d5c:	4680      	mov	r8, r0
 8010d5e:	4614      	mov	r4, r2
 8010d60:	460e      	mov	r6, r1
 8010d62:	b921      	cbnz	r1, 8010d6e <_realloc_r+0x16>
 8010d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d68:	4611      	mov	r1, r2
 8010d6a:	f7ff bdad 	b.w	80108c8 <_malloc_r>
 8010d6e:	b92a      	cbnz	r2, 8010d7c <_realloc_r+0x24>
 8010d70:	f7ff fd3e 	bl	80107f0 <_free_r>
 8010d74:	4625      	mov	r5, r4
 8010d76:	4628      	mov	r0, r5
 8010d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d7c:	f000 fc6a 	bl	8011654 <_malloc_usable_size_r>
 8010d80:	4284      	cmp	r4, r0
 8010d82:	4607      	mov	r7, r0
 8010d84:	d802      	bhi.n	8010d8c <_realloc_r+0x34>
 8010d86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010d8a:	d812      	bhi.n	8010db2 <_realloc_r+0x5a>
 8010d8c:	4621      	mov	r1, r4
 8010d8e:	4640      	mov	r0, r8
 8010d90:	f7ff fd9a 	bl	80108c8 <_malloc_r>
 8010d94:	4605      	mov	r5, r0
 8010d96:	2800      	cmp	r0, #0
 8010d98:	d0ed      	beq.n	8010d76 <_realloc_r+0x1e>
 8010d9a:	42bc      	cmp	r4, r7
 8010d9c:	4622      	mov	r2, r4
 8010d9e:	4631      	mov	r1, r6
 8010da0:	bf28      	it	cs
 8010da2:	463a      	movcs	r2, r7
 8010da4:	f7fd fe64 	bl	800ea70 <memcpy>
 8010da8:	4631      	mov	r1, r6
 8010daa:	4640      	mov	r0, r8
 8010dac:	f7ff fd20 	bl	80107f0 <_free_r>
 8010db0:	e7e1      	b.n	8010d76 <_realloc_r+0x1e>
 8010db2:	4635      	mov	r5, r6
 8010db4:	e7df      	b.n	8010d76 <_realloc_r+0x1e>

08010db6 <__sfputc_r>:
 8010db6:	6893      	ldr	r3, [r2, #8]
 8010db8:	3b01      	subs	r3, #1
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	b410      	push	{r4}
 8010dbe:	6093      	str	r3, [r2, #8]
 8010dc0:	da08      	bge.n	8010dd4 <__sfputc_r+0x1e>
 8010dc2:	6994      	ldr	r4, [r2, #24]
 8010dc4:	42a3      	cmp	r3, r4
 8010dc6:	db01      	blt.n	8010dcc <__sfputc_r+0x16>
 8010dc8:	290a      	cmp	r1, #10
 8010dca:	d103      	bne.n	8010dd4 <__sfputc_r+0x1e>
 8010dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dd0:	f000 b94a 	b.w	8011068 <__swbuf_r>
 8010dd4:	6813      	ldr	r3, [r2, #0]
 8010dd6:	1c58      	adds	r0, r3, #1
 8010dd8:	6010      	str	r0, [r2, #0]
 8010dda:	7019      	strb	r1, [r3, #0]
 8010ddc:	4608      	mov	r0, r1
 8010dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010de2:	4770      	bx	lr

08010de4 <__sfputs_r>:
 8010de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010de6:	4606      	mov	r6, r0
 8010de8:	460f      	mov	r7, r1
 8010dea:	4614      	mov	r4, r2
 8010dec:	18d5      	adds	r5, r2, r3
 8010dee:	42ac      	cmp	r4, r5
 8010df0:	d101      	bne.n	8010df6 <__sfputs_r+0x12>
 8010df2:	2000      	movs	r0, #0
 8010df4:	e007      	b.n	8010e06 <__sfputs_r+0x22>
 8010df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dfa:	463a      	mov	r2, r7
 8010dfc:	4630      	mov	r0, r6
 8010dfe:	f7ff ffda 	bl	8010db6 <__sfputc_r>
 8010e02:	1c43      	adds	r3, r0, #1
 8010e04:	d1f3      	bne.n	8010dee <__sfputs_r+0xa>
 8010e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010e08 <_vfiprintf_r>:
 8010e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e0c:	460d      	mov	r5, r1
 8010e0e:	b09d      	sub	sp, #116	; 0x74
 8010e10:	4614      	mov	r4, r2
 8010e12:	4698      	mov	r8, r3
 8010e14:	4606      	mov	r6, r0
 8010e16:	b118      	cbz	r0, 8010e20 <_vfiprintf_r+0x18>
 8010e18:	6983      	ldr	r3, [r0, #24]
 8010e1a:	b90b      	cbnz	r3, 8010e20 <_vfiprintf_r+0x18>
 8010e1c:	f000 fb14 	bl	8011448 <__sinit>
 8010e20:	4b89      	ldr	r3, [pc, #548]	; (8011048 <_vfiprintf_r+0x240>)
 8010e22:	429d      	cmp	r5, r3
 8010e24:	d11b      	bne.n	8010e5e <_vfiprintf_r+0x56>
 8010e26:	6875      	ldr	r5, [r6, #4]
 8010e28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e2a:	07d9      	lsls	r1, r3, #31
 8010e2c:	d405      	bmi.n	8010e3a <_vfiprintf_r+0x32>
 8010e2e:	89ab      	ldrh	r3, [r5, #12]
 8010e30:	059a      	lsls	r2, r3, #22
 8010e32:	d402      	bmi.n	8010e3a <_vfiprintf_r+0x32>
 8010e34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e36:	f000 fba5 	bl	8011584 <__retarget_lock_acquire_recursive>
 8010e3a:	89ab      	ldrh	r3, [r5, #12]
 8010e3c:	071b      	lsls	r3, r3, #28
 8010e3e:	d501      	bpl.n	8010e44 <_vfiprintf_r+0x3c>
 8010e40:	692b      	ldr	r3, [r5, #16]
 8010e42:	b9eb      	cbnz	r3, 8010e80 <_vfiprintf_r+0x78>
 8010e44:	4629      	mov	r1, r5
 8010e46:	4630      	mov	r0, r6
 8010e48:	f000 f96e 	bl	8011128 <__swsetup_r>
 8010e4c:	b1c0      	cbz	r0, 8010e80 <_vfiprintf_r+0x78>
 8010e4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e50:	07dc      	lsls	r4, r3, #31
 8010e52:	d50e      	bpl.n	8010e72 <_vfiprintf_r+0x6a>
 8010e54:	f04f 30ff 	mov.w	r0, #4294967295
 8010e58:	b01d      	add	sp, #116	; 0x74
 8010e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e5e:	4b7b      	ldr	r3, [pc, #492]	; (801104c <_vfiprintf_r+0x244>)
 8010e60:	429d      	cmp	r5, r3
 8010e62:	d101      	bne.n	8010e68 <_vfiprintf_r+0x60>
 8010e64:	68b5      	ldr	r5, [r6, #8]
 8010e66:	e7df      	b.n	8010e28 <_vfiprintf_r+0x20>
 8010e68:	4b79      	ldr	r3, [pc, #484]	; (8011050 <_vfiprintf_r+0x248>)
 8010e6a:	429d      	cmp	r5, r3
 8010e6c:	bf08      	it	eq
 8010e6e:	68f5      	ldreq	r5, [r6, #12]
 8010e70:	e7da      	b.n	8010e28 <_vfiprintf_r+0x20>
 8010e72:	89ab      	ldrh	r3, [r5, #12]
 8010e74:	0598      	lsls	r0, r3, #22
 8010e76:	d4ed      	bmi.n	8010e54 <_vfiprintf_r+0x4c>
 8010e78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e7a:	f000 fb84 	bl	8011586 <__retarget_lock_release_recursive>
 8010e7e:	e7e9      	b.n	8010e54 <_vfiprintf_r+0x4c>
 8010e80:	2300      	movs	r3, #0
 8010e82:	9309      	str	r3, [sp, #36]	; 0x24
 8010e84:	2320      	movs	r3, #32
 8010e86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010e8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e8e:	2330      	movs	r3, #48	; 0x30
 8010e90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011054 <_vfiprintf_r+0x24c>
 8010e94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e98:	f04f 0901 	mov.w	r9, #1
 8010e9c:	4623      	mov	r3, r4
 8010e9e:	469a      	mov	sl, r3
 8010ea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ea4:	b10a      	cbz	r2, 8010eaa <_vfiprintf_r+0xa2>
 8010ea6:	2a25      	cmp	r2, #37	; 0x25
 8010ea8:	d1f9      	bne.n	8010e9e <_vfiprintf_r+0x96>
 8010eaa:	ebba 0b04 	subs.w	fp, sl, r4
 8010eae:	d00b      	beq.n	8010ec8 <_vfiprintf_r+0xc0>
 8010eb0:	465b      	mov	r3, fp
 8010eb2:	4622      	mov	r2, r4
 8010eb4:	4629      	mov	r1, r5
 8010eb6:	4630      	mov	r0, r6
 8010eb8:	f7ff ff94 	bl	8010de4 <__sfputs_r>
 8010ebc:	3001      	adds	r0, #1
 8010ebe:	f000 80aa 	beq.w	8011016 <_vfiprintf_r+0x20e>
 8010ec2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ec4:	445a      	add	r2, fp
 8010ec6:	9209      	str	r2, [sp, #36]	; 0x24
 8010ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	f000 80a2 	beq.w	8011016 <_vfiprintf_r+0x20e>
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ed8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010edc:	f10a 0a01 	add.w	sl, sl, #1
 8010ee0:	9304      	str	r3, [sp, #16]
 8010ee2:	9307      	str	r3, [sp, #28]
 8010ee4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ee8:	931a      	str	r3, [sp, #104]	; 0x68
 8010eea:	4654      	mov	r4, sl
 8010eec:	2205      	movs	r2, #5
 8010eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ef2:	4858      	ldr	r0, [pc, #352]	; (8011054 <_vfiprintf_r+0x24c>)
 8010ef4:	f7ef f984 	bl	8000200 <memchr>
 8010ef8:	9a04      	ldr	r2, [sp, #16]
 8010efa:	b9d8      	cbnz	r0, 8010f34 <_vfiprintf_r+0x12c>
 8010efc:	06d1      	lsls	r1, r2, #27
 8010efe:	bf44      	itt	mi
 8010f00:	2320      	movmi	r3, #32
 8010f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f06:	0713      	lsls	r3, r2, #28
 8010f08:	bf44      	itt	mi
 8010f0a:	232b      	movmi	r3, #43	; 0x2b
 8010f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f10:	f89a 3000 	ldrb.w	r3, [sl]
 8010f14:	2b2a      	cmp	r3, #42	; 0x2a
 8010f16:	d015      	beq.n	8010f44 <_vfiprintf_r+0x13c>
 8010f18:	9a07      	ldr	r2, [sp, #28]
 8010f1a:	4654      	mov	r4, sl
 8010f1c:	2000      	movs	r0, #0
 8010f1e:	f04f 0c0a 	mov.w	ip, #10
 8010f22:	4621      	mov	r1, r4
 8010f24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f28:	3b30      	subs	r3, #48	; 0x30
 8010f2a:	2b09      	cmp	r3, #9
 8010f2c:	d94e      	bls.n	8010fcc <_vfiprintf_r+0x1c4>
 8010f2e:	b1b0      	cbz	r0, 8010f5e <_vfiprintf_r+0x156>
 8010f30:	9207      	str	r2, [sp, #28]
 8010f32:	e014      	b.n	8010f5e <_vfiprintf_r+0x156>
 8010f34:	eba0 0308 	sub.w	r3, r0, r8
 8010f38:	fa09 f303 	lsl.w	r3, r9, r3
 8010f3c:	4313      	orrs	r3, r2
 8010f3e:	9304      	str	r3, [sp, #16]
 8010f40:	46a2      	mov	sl, r4
 8010f42:	e7d2      	b.n	8010eea <_vfiprintf_r+0xe2>
 8010f44:	9b03      	ldr	r3, [sp, #12]
 8010f46:	1d19      	adds	r1, r3, #4
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	9103      	str	r1, [sp, #12]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	bfbb      	ittet	lt
 8010f50:	425b      	neglt	r3, r3
 8010f52:	f042 0202 	orrlt.w	r2, r2, #2
 8010f56:	9307      	strge	r3, [sp, #28]
 8010f58:	9307      	strlt	r3, [sp, #28]
 8010f5a:	bfb8      	it	lt
 8010f5c:	9204      	strlt	r2, [sp, #16]
 8010f5e:	7823      	ldrb	r3, [r4, #0]
 8010f60:	2b2e      	cmp	r3, #46	; 0x2e
 8010f62:	d10c      	bne.n	8010f7e <_vfiprintf_r+0x176>
 8010f64:	7863      	ldrb	r3, [r4, #1]
 8010f66:	2b2a      	cmp	r3, #42	; 0x2a
 8010f68:	d135      	bne.n	8010fd6 <_vfiprintf_r+0x1ce>
 8010f6a:	9b03      	ldr	r3, [sp, #12]
 8010f6c:	1d1a      	adds	r2, r3, #4
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	9203      	str	r2, [sp, #12]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	bfb8      	it	lt
 8010f76:	f04f 33ff 	movlt.w	r3, #4294967295
 8010f7a:	3402      	adds	r4, #2
 8010f7c:	9305      	str	r3, [sp, #20]
 8010f7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011064 <_vfiprintf_r+0x25c>
 8010f82:	7821      	ldrb	r1, [r4, #0]
 8010f84:	2203      	movs	r2, #3
 8010f86:	4650      	mov	r0, sl
 8010f88:	f7ef f93a 	bl	8000200 <memchr>
 8010f8c:	b140      	cbz	r0, 8010fa0 <_vfiprintf_r+0x198>
 8010f8e:	2340      	movs	r3, #64	; 0x40
 8010f90:	eba0 000a 	sub.w	r0, r0, sl
 8010f94:	fa03 f000 	lsl.w	r0, r3, r0
 8010f98:	9b04      	ldr	r3, [sp, #16]
 8010f9a:	4303      	orrs	r3, r0
 8010f9c:	3401      	adds	r4, #1
 8010f9e:	9304      	str	r3, [sp, #16]
 8010fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fa4:	482c      	ldr	r0, [pc, #176]	; (8011058 <_vfiprintf_r+0x250>)
 8010fa6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010faa:	2206      	movs	r2, #6
 8010fac:	f7ef f928 	bl	8000200 <memchr>
 8010fb0:	2800      	cmp	r0, #0
 8010fb2:	d03f      	beq.n	8011034 <_vfiprintf_r+0x22c>
 8010fb4:	4b29      	ldr	r3, [pc, #164]	; (801105c <_vfiprintf_r+0x254>)
 8010fb6:	bb1b      	cbnz	r3, 8011000 <_vfiprintf_r+0x1f8>
 8010fb8:	9b03      	ldr	r3, [sp, #12]
 8010fba:	3307      	adds	r3, #7
 8010fbc:	f023 0307 	bic.w	r3, r3, #7
 8010fc0:	3308      	adds	r3, #8
 8010fc2:	9303      	str	r3, [sp, #12]
 8010fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fc6:	443b      	add	r3, r7
 8010fc8:	9309      	str	r3, [sp, #36]	; 0x24
 8010fca:	e767      	b.n	8010e9c <_vfiprintf_r+0x94>
 8010fcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8010fd0:	460c      	mov	r4, r1
 8010fd2:	2001      	movs	r0, #1
 8010fd4:	e7a5      	b.n	8010f22 <_vfiprintf_r+0x11a>
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	3401      	adds	r4, #1
 8010fda:	9305      	str	r3, [sp, #20]
 8010fdc:	4619      	mov	r1, r3
 8010fde:	f04f 0c0a 	mov.w	ip, #10
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fe8:	3a30      	subs	r2, #48	; 0x30
 8010fea:	2a09      	cmp	r2, #9
 8010fec:	d903      	bls.n	8010ff6 <_vfiprintf_r+0x1ee>
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d0c5      	beq.n	8010f7e <_vfiprintf_r+0x176>
 8010ff2:	9105      	str	r1, [sp, #20]
 8010ff4:	e7c3      	b.n	8010f7e <_vfiprintf_r+0x176>
 8010ff6:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	2301      	movs	r3, #1
 8010ffe:	e7f0      	b.n	8010fe2 <_vfiprintf_r+0x1da>
 8011000:	ab03      	add	r3, sp, #12
 8011002:	9300      	str	r3, [sp, #0]
 8011004:	462a      	mov	r2, r5
 8011006:	4b16      	ldr	r3, [pc, #88]	; (8011060 <_vfiprintf_r+0x258>)
 8011008:	a904      	add	r1, sp, #16
 801100a:	4630      	mov	r0, r6
 801100c:	f7fd fde6 	bl	800ebdc <_printf_float>
 8011010:	4607      	mov	r7, r0
 8011012:	1c78      	adds	r0, r7, #1
 8011014:	d1d6      	bne.n	8010fc4 <_vfiprintf_r+0x1bc>
 8011016:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011018:	07d9      	lsls	r1, r3, #31
 801101a:	d405      	bmi.n	8011028 <_vfiprintf_r+0x220>
 801101c:	89ab      	ldrh	r3, [r5, #12]
 801101e:	059a      	lsls	r2, r3, #22
 8011020:	d402      	bmi.n	8011028 <_vfiprintf_r+0x220>
 8011022:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011024:	f000 faaf 	bl	8011586 <__retarget_lock_release_recursive>
 8011028:	89ab      	ldrh	r3, [r5, #12]
 801102a:	065b      	lsls	r3, r3, #25
 801102c:	f53f af12 	bmi.w	8010e54 <_vfiprintf_r+0x4c>
 8011030:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011032:	e711      	b.n	8010e58 <_vfiprintf_r+0x50>
 8011034:	ab03      	add	r3, sp, #12
 8011036:	9300      	str	r3, [sp, #0]
 8011038:	462a      	mov	r2, r5
 801103a:	4b09      	ldr	r3, [pc, #36]	; (8011060 <_vfiprintf_r+0x258>)
 801103c:	a904      	add	r1, sp, #16
 801103e:	4630      	mov	r0, r6
 8011040:	f7fe f870 	bl	800f124 <_printf_i>
 8011044:	e7e4      	b.n	8011010 <_vfiprintf_r+0x208>
 8011046:	bf00      	nop
 8011048:	08013794 	.word	0x08013794
 801104c:	080137b4 	.word	0x080137b4
 8011050:	08013774 	.word	0x08013774
 8011054:	0801361c 	.word	0x0801361c
 8011058:	08013626 	.word	0x08013626
 801105c:	0800ebdd 	.word	0x0800ebdd
 8011060:	08010de5 	.word	0x08010de5
 8011064:	08013622 	.word	0x08013622

08011068 <__swbuf_r>:
 8011068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801106a:	460e      	mov	r6, r1
 801106c:	4614      	mov	r4, r2
 801106e:	4605      	mov	r5, r0
 8011070:	b118      	cbz	r0, 801107a <__swbuf_r+0x12>
 8011072:	6983      	ldr	r3, [r0, #24]
 8011074:	b90b      	cbnz	r3, 801107a <__swbuf_r+0x12>
 8011076:	f000 f9e7 	bl	8011448 <__sinit>
 801107a:	4b21      	ldr	r3, [pc, #132]	; (8011100 <__swbuf_r+0x98>)
 801107c:	429c      	cmp	r4, r3
 801107e:	d12b      	bne.n	80110d8 <__swbuf_r+0x70>
 8011080:	686c      	ldr	r4, [r5, #4]
 8011082:	69a3      	ldr	r3, [r4, #24]
 8011084:	60a3      	str	r3, [r4, #8]
 8011086:	89a3      	ldrh	r3, [r4, #12]
 8011088:	071a      	lsls	r2, r3, #28
 801108a:	d52f      	bpl.n	80110ec <__swbuf_r+0x84>
 801108c:	6923      	ldr	r3, [r4, #16]
 801108e:	b36b      	cbz	r3, 80110ec <__swbuf_r+0x84>
 8011090:	6923      	ldr	r3, [r4, #16]
 8011092:	6820      	ldr	r0, [r4, #0]
 8011094:	1ac0      	subs	r0, r0, r3
 8011096:	6963      	ldr	r3, [r4, #20]
 8011098:	b2f6      	uxtb	r6, r6
 801109a:	4283      	cmp	r3, r0
 801109c:	4637      	mov	r7, r6
 801109e:	dc04      	bgt.n	80110aa <__swbuf_r+0x42>
 80110a0:	4621      	mov	r1, r4
 80110a2:	4628      	mov	r0, r5
 80110a4:	f000 f93c 	bl	8011320 <_fflush_r>
 80110a8:	bb30      	cbnz	r0, 80110f8 <__swbuf_r+0x90>
 80110aa:	68a3      	ldr	r3, [r4, #8]
 80110ac:	3b01      	subs	r3, #1
 80110ae:	60a3      	str	r3, [r4, #8]
 80110b0:	6823      	ldr	r3, [r4, #0]
 80110b2:	1c5a      	adds	r2, r3, #1
 80110b4:	6022      	str	r2, [r4, #0]
 80110b6:	701e      	strb	r6, [r3, #0]
 80110b8:	6963      	ldr	r3, [r4, #20]
 80110ba:	3001      	adds	r0, #1
 80110bc:	4283      	cmp	r3, r0
 80110be:	d004      	beq.n	80110ca <__swbuf_r+0x62>
 80110c0:	89a3      	ldrh	r3, [r4, #12]
 80110c2:	07db      	lsls	r3, r3, #31
 80110c4:	d506      	bpl.n	80110d4 <__swbuf_r+0x6c>
 80110c6:	2e0a      	cmp	r6, #10
 80110c8:	d104      	bne.n	80110d4 <__swbuf_r+0x6c>
 80110ca:	4621      	mov	r1, r4
 80110cc:	4628      	mov	r0, r5
 80110ce:	f000 f927 	bl	8011320 <_fflush_r>
 80110d2:	b988      	cbnz	r0, 80110f8 <__swbuf_r+0x90>
 80110d4:	4638      	mov	r0, r7
 80110d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110d8:	4b0a      	ldr	r3, [pc, #40]	; (8011104 <__swbuf_r+0x9c>)
 80110da:	429c      	cmp	r4, r3
 80110dc:	d101      	bne.n	80110e2 <__swbuf_r+0x7a>
 80110de:	68ac      	ldr	r4, [r5, #8]
 80110e0:	e7cf      	b.n	8011082 <__swbuf_r+0x1a>
 80110e2:	4b09      	ldr	r3, [pc, #36]	; (8011108 <__swbuf_r+0xa0>)
 80110e4:	429c      	cmp	r4, r3
 80110e6:	bf08      	it	eq
 80110e8:	68ec      	ldreq	r4, [r5, #12]
 80110ea:	e7ca      	b.n	8011082 <__swbuf_r+0x1a>
 80110ec:	4621      	mov	r1, r4
 80110ee:	4628      	mov	r0, r5
 80110f0:	f000 f81a 	bl	8011128 <__swsetup_r>
 80110f4:	2800      	cmp	r0, #0
 80110f6:	d0cb      	beq.n	8011090 <__swbuf_r+0x28>
 80110f8:	f04f 37ff 	mov.w	r7, #4294967295
 80110fc:	e7ea      	b.n	80110d4 <__swbuf_r+0x6c>
 80110fe:	bf00      	nop
 8011100:	08013794 	.word	0x08013794
 8011104:	080137b4 	.word	0x080137b4
 8011108:	08013774 	.word	0x08013774

0801110c <__ascii_wctomb>:
 801110c:	b149      	cbz	r1, 8011122 <__ascii_wctomb+0x16>
 801110e:	2aff      	cmp	r2, #255	; 0xff
 8011110:	bf85      	ittet	hi
 8011112:	238a      	movhi	r3, #138	; 0x8a
 8011114:	6003      	strhi	r3, [r0, #0]
 8011116:	700a      	strbls	r2, [r1, #0]
 8011118:	f04f 30ff 	movhi.w	r0, #4294967295
 801111c:	bf98      	it	ls
 801111e:	2001      	movls	r0, #1
 8011120:	4770      	bx	lr
 8011122:	4608      	mov	r0, r1
 8011124:	4770      	bx	lr
	...

08011128 <__swsetup_r>:
 8011128:	4b32      	ldr	r3, [pc, #200]	; (80111f4 <__swsetup_r+0xcc>)
 801112a:	b570      	push	{r4, r5, r6, lr}
 801112c:	681d      	ldr	r5, [r3, #0]
 801112e:	4606      	mov	r6, r0
 8011130:	460c      	mov	r4, r1
 8011132:	b125      	cbz	r5, 801113e <__swsetup_r+0x16>
 8011134:	69ab      	ldr	r3, [r5, #24]
 8011136:	b913      	cbnz	r3, 801113e <__swsetup_r+0x16>
 8011138:	4628      	mov	r0, r5
 801113a:	f000 f985 	bl	8011448 <__sinit>
 801113e:	4b2e      	ldr	r3, [pc, #184]	; (80111f8 <__swsetup_r+0xd0>)
 8011140:	429c      	cmp	r4, r3
 8011142:	d10f      	bne.n	8011164 <__swsetup_r+0x3c>
 8011144:	686c      	ldr	r4, [r5, #4]
 8011146:	89a3      	ldrh	r3, [r4, #12]
 8011148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801114c:	0719      	lsls	r1, r3, #28
 801114e:	d42c      	bmi.n	80111aa <__swsetup_r+0x82>
 8011150:	06dd      	lsls	r5, r3, #27
 8011152:	d411      	bmi.n	8011178 <__swsetup_r+0x50>
 8011154:	2309      	movs	r3, #9
 8011156:	6033      	str	r3, [r6, #0]
 8011158:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801115c:	81a3      	strh	r3, [r4, #12]
 801115e:	f04f 30ff 	mov.w	r0, #4294967295
 8011162:	e03e      	b.n	80111e2 <__swsetup_r+0xba>
 8011164:	4b25      	ldr	r3, [pc, #148]	; (80111fc <__swsetup_r+0xd4>)
 8011166:	429c      	cmp	r4, r3
 8011168:	d101      	bne.n	801116e <__swsetup_r+0x46>
 801116a:	68ac      	ldr	r4, [r5, #8]
 801116c:	e7eb      	b.n	8011146 <__swsetup_r+0x1e>
 801116e:	4b24      	ldr	r3, [pc, #144]	; (8011200 <__swsetup_r+0xd8>)
 8011170:	429c      	cmp	r4, r3
 8011172:	bf08      	it	eq
 8011174:	68ec      	ldreq	r4, [r5, #12]
 8011176:	e7e6      	b.n	8011146 <__swsetup_r+0x1e>
 8011178:	0758      	lsls	r0, r3, #29
 801117a:	d512      	bpl.n	80111a2 <__swsetup_r+0x7a>
 801117c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801117e:	b141      	cbz	r1, 8011192 <__swsetup_r+0x6a>
 8011180:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011184:	4299      	cmp	r1, r3
 8011186:	d002      	beq.n	801118e <__swsetup_r+0x66>
 8011188:	4630      	mov	r0, r6
 801118a:	f7ff fb31 	bl	80107f0 <_free_r>
 801118e:	2300      	movs	r3, #0
 8011190:	6363      	str	r3, [r4, #52]	; 0x34
 8011192:	89a3      	ldrh	r3, [r4, #12]
 8011194:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011198:	81a3      	strh	r3, [r4, #12]
 801119a:	2300      	movs	r3, #0
 801119c:	6063      	str	r3, [r4, #4]
 801119e:	6923      	ldr	r3, [r4, #16]
 80111a0:	6023      	str	r3, [r4, #0]
 80111a2:	89a3      	ldrh	r3, [r4, #12]
 80111a4:	f043 0308 	orr.w	r3, r3, #8
 80111a8:	81a3      	strh	r3, [r4, #12]
 80111aa:	6923      	ldr	r3, [r4, #16]
 80111ac:	b94b      	cbnz	r3, 80111c2 <__swsetup_r+0x9a>
 80111ae:	89a3      	ldrh	r3, [r4, #12]
 80111b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80111b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80111b8:	d003      	beq.n	80111c2 <__swsetup_r+0x9a>
 80111ba:	4621      	mov	r1, r4
 80111bc:	4630      	mov	r0, r6
 80111be:	f000 fa09 	bl	80115d4 <__smakebuf_r>
 80111c2:	89a0      	ldrh	r0, [r4, #12]
 80111c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80111c8:	f010 0301 	ands.w	r3, r0, #1
 80111cc:	d00a      	beq.n	80111e4 <__swsetup_r+0xbc>
 80111ce:	2300      	movs	r3, #0
 80111d0:	60a3      	str	r3, [r4, #8]
 80111d2:	6963      	ldr	r3, [r4, #20]
 80111d4:	425b      	negs	r3, r3
 80111d6:	61a3      	str	r3, [r4, #24]
 80111d8:	6923      	ldr	r3, [r4, #16]
 80111da:	b943      	cbnz	r3, 80111ee <__swsetup_r+0xc6>
 80111dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80111e0:	d1ba      	bne.n	8011158 <__swsetup_r+0x30>
 80111e2:	bd70      	pop	{r4, r5, r6, pc}
 80111e4:	0781      	lsls	r1, r0, #30
 80111e6:	bf58      	it	pl
 80111e8:	6963      	ldrpl	r3, [r4, #20]
 80111ea:	60a3      	str	r3, [r4, #8]
 80111ec:	e7f4      	b.n	80111d8 <__swsetup_r+0xb0>
 80111ee:	2000      	movs	r0, #0
 80111f0:	e7f7      	b.n	80111e2 <__swsetup_r+0xba>
 80111f2:	bf00      	nop
 80111f4:	2000017c 	.word	0x2000017c
 80111f8:	08013794 	.word	0x08013794
 80111fc:	080137b4 	.word	0x080137b4
 8011200:	08013774 	.word	0x08013774

08011204 <abort>:
 8011204:	b508      	push	{r3, lr}
 8011206:	2006      	movs	r0, #6
 8011208:	f000 fa54 	bl	80116b4 <raise>
 801120c:	2001      	movs	r0, #1
 801120e:	f7f0 fadb 	bl	80017c8 <_exit>
	...

08011214 <__sflush_r>:
 8011214:	898a      	ldrh	r2, [r1, #12]
 8011216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801121a:	4605      	mov	r5, r0
 801121c:	0710      	lsls	r0, r2, #28
 801121e:	460c      	mov	r4, r1
 8011220:	d458      	bmi.n	80112d4 <__sflush_r+0xc0>
 8011222:	684b      	ldr	r3, [r1, #4]
 8011224:	2b00      	cmp	r3, #0
 8011226:	dc05      	bgt.n	8011234 <__sflush_r+0x20>
 8011228:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801122a:	2b00      	cmp	r3, #0
 801122c:	dc02      	bgt.n	8011234 <__sflush_r+0x20>
 801122e:	2000      	movs	r0, #0
 8011230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011234:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011236:	2e00      	cmp	r6, #0
 8011238:	d0f9      	beq.n	801122e <__sflush_r+0x1a>
 801123a:	2300      	movs	r3, #0
 801123c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011240:	682f      	ldr	r7, [r5, #0]
 8011242:	602b      	str	r3, [r5, #0]
 8011244:	d032      	beq.n	80112ac <__sflush_r+0x98>
 8011246:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011248:	89a3      	ldrh	r3, [r4, #12]
 801124a:	075a      	lsls	r2, r3, #29
 801124c:	d505      	bpl.n	801125a <__sflush_r+0x46>
 801124e:	6863      	ldr	r3, [r4, #4]
 8011250:	1ac0      	subs	r0, r0, r3
 8011252:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011254:	b10b      	cbz	r3, 801125a <__sflush_r+0x46>
 8011256:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011258:	1ac0      	subs	r0, r0, r3
 801125a:	2300      	movs	r3, #0
 801125c:	4602      	mov	r2, r0
 801125e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011260:	6a21      	ldr	r1, [r4, #32]
 8011262:	4628      	mov	r0, r5
 8011264:	47b0      	blx	r6
 8011266:	1c43      	adds	r3, r0, #1
 8011268:	89a3      	ldrh	r3, [r4, #12]
 801126a:	d106      	bne.n	801127a <__sflush_r+0x66>
 801126c:	6829      	ldr	r1, [r5, #0]
 801126e:	291d      	cmp	r1, #29
 8011270:	d82c      	bhi.n	80112cc <__sflush_r+0xb8>
 8011272:	4a2a      	ldr	r2, [pc, #168]	; (801131c <__sflush_r+0x108>)
 8011274:	40ca      	lsrs	r2, r1
 8011276:	07d6      	lsls	r6, r2, #31
 8011278:	d528      	bpl.n	80112cc <__sflush_r+0xb8>
 801127a:	2200      	movs	r2, #0
 801127c:	6062      	str	r2, [r4, #4]
 801127e:	04d9      	lsls	r1, r3, #19
 8011280:	6922      	ldr	r2, [r4, #16]
 8011282:	6022      	str	r2, [r4, #0]
 8011284:	d504      	bpl.n	8011290 <__sflush_r+0x7c>
 8011286:	1c42      	adds	r2, r0, #1
 8011288:	d101      	bne.n	801128e <__sflush_r+0x7a>
 801128a:	682b      	ldr	r3, [r5, #0]
 801128c:	b903      	cbnz	r3, 8011290 <__sflush_r+0x7c>
 801128e:	6560      	str	r0, [r4, #84]	; 0x54
 8011290:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011292:	602f      	str	r7, [r5, #0]
 8011294:	2900      	cmp	r1, #0
 8011296:	d0ca      	beq.n	801122e <__sflush_r+0x1a>
 8011298:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801129c:	4299      	cmp	r1, r3
 801129e:	d002      	beq.n	80112a6 <__sflush_r+0x92>
 80112a0:	4628      	mov	r0, r5
 80112a2:	f7ff faa5 	bl	80107f0 <_free_r>
 80112a6:	2000      	movs	r0, #0
 80112a8:	6360      	str	r0, [r4, #52]	; 0x34
 80112aa:	e7c1      	b.n	8011230 <__sflush_r+0x1c>
 80112ac:	6a21      	ldr	r1, [r4, #32]
 80112ae:	2301      	movs	r3, #1
 80112b0:	4628      	mov	r0, r5
 80112b2:	47b0      	blx	r6
 80112b4:	1c41      	adds	r1, r0, #1
 80112b6:	d1c7      	bne.n	8011248 <__sflush_r+0x34>
 80112b8:	682b      	ldr	r3, [r5, #0]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d0c4      	beq.n	8011248 <__sflush_r+0x34>
 80112be:	2b1d      	cmp	r3, #29
 80112c0:	d001      	beq.n	80112c6 <__sflush_r+0xb2>
 80112c2:	2b16      	cmp	r3, #22
 80112c4:	d101      	bne.n	80112ca <__sflush_r+0xb6>
 80112c6:	602f      	str	r7, [r5, #0]
 80112c8:	e7b1      	b.n	801122e <__sflush_r+0x1a>
 80112ca:	89a3      	ldrh	r3, [r4, #12]
 80112cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112d0:	81a3      	strh	r3, [r4, #12]
 80112d2:	e7ad      	b.n	8011230 <__sflush_r+0x1c>
 80112d4:	690f      	ldr	r7, [r1, #16]
 80112d6:	2f00      	cmp	r7, #0
 80112d8:	d0a9      	beq.n	801122e <__sflush_r+0x1a>
 80112da:	0793      	lsls	r3, r2, #30
 80112dc:	680e      	ldr	r6, [r1, #0]
 80112de:	bf08      	it	eq
 80112e0:	694b      	ldreq	r3, [r1, #20]
 80112e2:	600f      	str	r7, [r1, #0]
 80112e4:	bf18      	it	ne
 80112e6:	2300      	movne	r3, #0
 80112e8:	eba6 0807 	sub.w	r8, r6, r7
 80112ec:	608b      	str	r3, [r1, #8]
 80112ee:	f1b8 0f00 	cmp.w	r8, #0
 80112f2:	dd9c      	ble.n	801122e <__sflush_r+0x1a>
 80112f4:	6a21      	ldr	r1, [r4, #32]
 80112f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80112f8:	4643      	mov	r3, r8
 80112fa:	463a      	mov	r2, r7
 80112fc:	4628      	mov	r0, r5
 80112fe:	47b0      	blx	r6
 8011300:	2800      	cmp	r0, #0
 8011302:	dc06      	bgt.n	8011312 <__sflush_r+0xfe>
 8011304:	89a3      	ldrh	r3, [r4, #12]
 8011306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801130a:	81a3      	strh	r3, [r4, #12]
 801130c:	f04f 30ff 	mov.w	r0, #4294967295
 8011310:	e78e      	b.n	8011230 <__sflush_r+0x1c>
 8011312:	4407      	add	r7, r0
 8011314:	eba8 0800 	sub.w	r8, r8, r0
 8011318:	e7e9      	b.n	80112ee <__sflush_r+0xda>
 801131a:	bf00      	nop
 801131c:	20400001 	.word	0x20400001

08011320 <_fflush_r>:
 8011320:	b538      	push	{r3, r4, r5, lr}
 8011322:	690b      	ldr	r3, [r1, #16]
 8011324:	4605      	mov	r5, r0
 8011326:	460c      	mov	r4, r1
 8011328:	b913      	cbnz	r3, 8011330 <_fflush_r+0x10>
 801132a:	2500      	movs	r5, #0
 801132c:	4628      	mov	r0, r5
 801132e:	bd38      	pop	{r3, r4, r5, pc}
 8011330:	b118      	cbz	r0, 801133a <_fflush_r+0x1a>
 8011332:	6983      	ldr	r3, [r0, #24]
 8011334:	b90b      	cbnz	r3, 801133a <_fflush_r+0x1a>
 8011336:	f000 f887 	bl	8011448 <__sinit>
 801133a:	4b14      	ldr	r3, [pc, #80]	; (801138c <_fflush_r+0x6c>)
 801133c:	429c      	cmp	r4, r3
 801133e:	d11b      	bne.n	8011378 <_fflush_r+0x58>
 8011340:	686c      	ldr	r4, [r5, #4]
 8011342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d0ef      	beq.n	801132a <_fflush_r+0xa>
 801134a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801134c:	07d0      	lsls	r0, r2, #31
 801134e:	d404      	bmi.n	801135a <_fflush_r+0x3a>
 8011350:	0599      	lsls	r1, r3, #22
 8011352:	d402      	bmi.n	801135a <_fflush_r+0x3a>
 8011354:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011356:	f000 f915 	bl	8011584 <__retarget_lock_acquire_recursive>
 801135a:	4628      	mov	r0, r5
 801135c:	4621      	mov	r1, r4
 801135e:	f7ff ff59 	bl	8011214 <__sflush_r>
 8011362:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011364:	07da      	lsls	r2, r3, #31
 8011366:	4605      	mov	r5, r0
 8011368:	d4e0      	bmi.n	801132c <_fflush_r+0xc>
 801136a:	89a3      	ldrh	r3, [r4, #12]
 801136c:	059b      	lsls	r3, r3, #22
 801136e:	d4dd      	bmi.n	801132c <_fflush_r+0xc>
 8011370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011372:	f000 f908 	bl	8011586 <__retarget_lock_release_recursive>
 8011376:	e7d9      	b.n	801132c <_fflush_r+0xc>
 8011378:	4b05      	ldr	r3, [pc, #20]	; (8011390 <_fflush_r+0x70>)
 801137a:	429c      	cmp	r4, r3
 801137c:	d101      	bne.n	8011382 <_fflush_r+0x62>
 801137e:	68ac      	ldr	r4, [r5, #8]
 8011380:	e7df      	b.n	8011342 <_fflush_r+0x22>
 8011382:	4b04      	ldr	r3, [pc, #16]	; (8011394 <_fflush_r+0x74>)
 8011384:	429c      	cmp	r4, r3
 8011386:	bf08      	it	eq
 8011388:	68ec      	ldreq	r4, [r5, #12]
 801138a:	e7da      	b.n	8011342 <_fflush_r+0x22>
 801138c:	08013794 	.word	0x08013794
 8011390:	080137b4 	.word	0x080137b4
 8011394:	08013774 	.word	0x08013774

08011398 <std>:
 8011398:	2300      	movs	r3, #0
 801139a:	b510      	push	{r4, lr}
 801139c:	4604      	mov	r4, r0
 801139e:	e9c0 3300 	strd	r3, r3, [r0]
 80113a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80113a6:	6083      	str	r3, [r0, #8]
 80113a8:	8181      	strh	r1, [r0, #12]
 80113aa:	6643      	str	r3, [r0, #100]	; 0x64
 80113ac:	81c2      	strh	r2, [r0, #14]
 80113ae:	6183      	str	r3, [r0, #24]
 80113b0:	4619      	mov	r1, r3
 80113b2:	2208      	movs	r2, #8
 80113b4:	305c      	adds	r0, #92	; 0x5c
 80113b6:	f7fd fb69 	bl	800ea8c <memset>
 80113ba:	4b05      	ldr	r3, [pc, #20]	; (80113d0 <std+0x38>)
 80113bc:	6263      	str	r3, [r4, #36]	; 0x24
 80113be:	4b05      	ldr	r3, [pc, #20]	; (80113d4 <std+0x3c>)
 80113c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80113c2:	4b05      	ldr	r3, [pc, #20]	; (80113d8 <std+0x40>)
 80113c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80113c6:	4b05      	ldr	r3, [pc, #20]	; (80113dc <std+0x44>)
 80113c8:	6224      	str	r4, [r4, #32]
 80113ca:	6323      	str	r3, [r4, #48]	; 0x30
 80113cc:	bd10      	pop	{r4, pc}
 80113ce:	bf00      	nop
 80113d0:	080116ed 	.word	0x080116ed
 80113d4:	0801170f 	.word	0x0801170f
 80113d8:	08011747 	.word	0x08011747
 80113dc:	0801176b 	.word	0x0801176b

080113e0 <_cleanup_r>:
 80113e0:	4901      	ldr	r1, [pc, #4]	; (80113e8 <_cleanup_r+0x8>)
 80113e2:	f000 b8af 	b.w	8011544 <_fwalk_reent>
 80113e6:	bf00      	nop
 80113e8:	08011321 	.word	0x08011321

080113ec <__sfmoreglue>:
 80113ec:	b570      	push	{r4, r5, r6, lr}
 80113ee:	2268      	movs	r2, #104	; 0x68
 80113f0:	1e4d      	subs	r5, r1, #1
 80113f2:	4355      	muls	r5, r2
 80113f4:	460e      	mov	r6, r1
 80113f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80113fa:	f7ff fa65 	bl	80108c8 <_malloc_r>
 80113fe:	4604      	mov	r4, r0
 8011400:	b140      	cbz	r0, 8011414 <__sfmoreglue+0x28>
 8011402:	2100      	movs	r1, #0
 8011404:	e9c0 1600 	strd	r1, r6, [r0]
 8011408:	300c      	adds	r0, #12
 801140a:	60a0      	str	r0, [r4, #8]
 801140c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011410:	f7fd fb3c 	bl	800ea8c <memset>
 8011414:	4620      	mov	r0, r4
 8011416:	bd70      	pop	{r4, r5, r6, pc}

08011418 <__sfp_lock_acquire>:
 8011418:	4801      	ldr	r0, [pc, #4]	; (8011420 <__sfp_lock_acquire+0x8>)
 801141a:	f000 b8b3 	b.w	8011584 <__retarget_lock_acquire_recursive>
 801141e:	bf00      	nop
 8011420:	2000621d 	.word	0x2000621d

08011424 <__sfp_lock_release>:
 8011424:	4801      	ldr	r0, [pc, #4]	; (801142c <__sfp_lock_release+0x8>)
 8011426:	f000 b8ae 	b.w	8011586 <__retarget_lock_release_recursive>
 801142a:	bf00      	nop
 801142c:	2000621d 	.word	0x2000621d

08011430 <__sinit_lock_acquire>:
 8011430:	4801      	ldr	r0, [pc, #4]	; (8011438 <__sinit_lock_acquire+0x8>)
 8011432:	f000 b8a7 	b.w	8011584 <__retarget_lock_acquire_recursive>
 8011436:	bf00      	nop
 8011438:	2000621e 	.word	0x2000621e

0801143c <__sinit_lock_release>:
 801143c:	4801      	ldr	r0, [pc, #4]	; (8011444 <__sinit_lock_release+0x8>)
 801143e:	f000 b8a2 	b.w	8011586 <__retarget_lock_release_recursive>
 8011442:	bf00      	nop
 8011444:	2000621e 	.word	0x2000621e

08011448 <__sinit>:
 8011448:	b510      	push	{r4, lr}
 801144a:	4604      	mov	r4, r0
 801144c:	f7ff fff0 	bl	8011430 <__sinit_lock_acquire>
 8011450:	69a3      	ldr	r3, [r4, #24]
 8011452:	b11b      	cbz	r3, 801145c <__sinit+0x14>
 8011454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011458:	f7ff bff0 	b.w	801143c <__sinit_lock_release>
 801145c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011460:	6523      	str	r3, [r4, #80]	; 0x50
 8011462:	4b13      	ldr	r3, [pc, #76]	; (80114b0 <__sinit+0x68>)
 8011464:	4a13      	ldr	r2, [pc, #76]	; (80114b4 <__sinit+0x6c>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	62a2      	str	r2, [r4, #40]	; 0x28
 801146a:	42a3      	cmp	r3, r4
 801146c:	bf04      	itt	eq
 801146e:	2301      	moveq	r3, #1
 8011470:	61a3      	streq	r3, [r4, #24]
 8011472:	4620      	mov	r0, r4
 8011474:	f000 f820 	bl	80114b8 <__sfp>
 8011478:	6060      	str	r0, [r4, #4]
 801147a:	4620      	mov	r0, r4
 801147c:	f000 f81c 	bl	80114b8 <__sfp>
 8011480:	60a0      	str	r0, [r4, #8]
 8011482:	4620      	mov	r0, r4
 8011484:	f000 f818 	bl	80114b8 <__sfp>
 8011488:	2200      	movs	r2, #0
 801148a:	60e0      	str	r0, [r4, #12]
 801148c:	2104      	movs	r1, #4
 801148e:	6860      	ldr	r0, [r4, #4]
 8011490:	f7ff ff82 	bl	8011398 <std>
 8011494:	68a0      	ldr	r0, [r4, #8]
 8011496:	2201      	movs	r2, #1
 8011498:	2109      	movs	r1, #9
 801149a:	f7ff ff7d 	bl	8011398 <std>
 801149e:	68e0      	ldr	r0, [r4, #12]
 80114a0:	2202      	movs	r2, #2
 80114a2:	2112      	movs	r1, #18
 80114a4:	f7ff ff78 	bl	8011398 <std>
 80114a8:	2301      	movs	r3, #1
 80114aa:	61a3      	str	r3, [r4, #24]
 80114ac:	e7d2      	b.n	8011454 <__sinit+0xc>
 80114ae:	bf00      	nop
 80114b0:	080133fc 	.word	0x080133fc
 80114b4:	080113e1 	.word	0x080113e1

080114b8 <__sfp>:
 80114b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ba:	4607      	mov	r7, r0
 80114bc:	f7ff ffac 	bl	8011418 <__sfp_lock_acquire>
 80114c0:	4b1e      	ldr	r3, [pc, #120]	; (801153c <__sfp+0x84>)
 80114c2:	681e      	ldr	r6, [r3, #0]
 80114c4:	69b3      	ldr	r3, [r6, #24]
 80114c6:	b913      	cbnz	r3, 80114ce <__sfp+0x16>
 80114c8:	4630      	mov	r0, r6
 80114ca:	f7ff ffbd 	bl	8011448 <__sinit>
 80114ce:	3648      	adds	r6, #72	; 0x48
 80114d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80114d4:	3b01      	subs	r3, #1
 80114d6:	d503      	bpl.n	80114e0 <__sfp+0x28>
 80114d8:	6833      	ldr	r3, [r6, #0]
 80114da:	b30b      	cbz	r3, 8011520 <__sfp+0x68>
 80114dc:	6836      	ldr	r6, [r6, #0]
 80114de:	e7f7      	b.n	80114d0 <__sfp+0x18>
 80114e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80114e4:	b9d5      	cbnz	r5, 801151c <__sfp+0x64>
 80114e6:	4b16      	ldr	r3, [pc, #88]	; (8011540 <__sfp+0x88>)
 80114e8:	60e3      	str	r3, [r4, #12]
 80114ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80114ee:	6665      	str	r5, [r4, #100]	; 0x64
 80114f0:	f000 f847 	bl	8011582 <__retarget_lock_init_recursive>
 80114f4:	f7ff ff96 	bl	8011424 <__sfp_lock_release>
 80114f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80114fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011500:	6025      	str	r5, [r4, #0]
 8011502:	61a5      	str	r5, [r4, #24]
 8011504:	2208      	movs	r2, #8
 8011506:	4629      	mov	r1, r5
 8011508:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801150c:	f7fd fabe 	bl	800ea8c <memset>
 8011510:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011514:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011518:	4620      	mov	r0, r4
 801151a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801151c:	3468      	adds	r4, #104	; 0x68
 801151e:	e7d9      	b.n	80114d4 <__sfp+0x1c>
 8011520:	2104      	movs	r1, #4
 8011522:	4638      	mov	r0, r7
 8011524:	f7ff ff62 	bl	80113ec <__sfmoreglue>
 8011528:	4604      	mov	r4, r0
 801152a:	6030      	str	r0, [r6, #0]
 801152c:	2800      	cmp	r0, #0
 801152e:	d1d5      	bne.n	80114dc <__sfp+0x24>
 8011530:	f7ff ff78 	bl	8011424 <__sfp_lock_release>
 8011534:	230c      	movs	r3, #12
 8011536:	603b      	str	r3, [r7, #0]
 8011538:	e7ee      	b.n	8011518 <__sfp+0x60>
 801153a:	bf00      	nop
 801153c:	080133fc 	.word	0x080133fc
 8011540:	ffff0001 	.word	0xffff0001

08011544 <_fwalk_reent>:
 8011544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011548:	4606      	mov	r6, r0
 801154a:	4688      	mov	r8, r1
 801154c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011550:	2700      	movs	r7, #0
 8011552:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011556:	f1b9 0901 	subs.w	r9, r9, #1
 801155a:	d505      	bpl.n	8011568 <_fwalk_reent+0x24>
 801155c:	6824      	ldr	r4, [r4, #0]
 801155e:	2c00      	cmp	r4, #0
 8011560:	d1f7      	bne.n	8011552 <_fwalk_reent+0xe>
 8011562:	4638      	mov	r0, r7
 8011564:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011568:	89ab      	ldrh	r3, [r5, #12]
 801156a:	2b01      	cmp	r3, #1
 801156c:	d907      	bls.n	801157e <_fwalk_reent+0x3a>
 801156e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011572:	3301      	adds	r3, #1
 8011574:	d003      	beq.n	801157e <_fwalk_reent+0x3a>
 8011576:	4629      	mov	r1, r5
 8011578:	4630      	mov	r0, r6
 801157a:	47c0      	blx	r8
 801157c:	4307      	orrs	r7, r0
 801157e:	3568      	adds	r5, #104	; 0x68
 8011580:	e7e9      	b.n	8011556 <_fwalk_reent+0x12>

08011582 <__retarget_lock_init_recursive>:
 8011582:	4770      	bx	lr

08011584 <__retarget_lock_acquire_recursive>:
 8011584:	4770      	bx	lr

08011586 <__retarget_lock_release_recursive>:
 8011586:	4770      	bx	lr

08011588 <__swhatbuf_r>:
 8011588:	b570      	push	{r4, r5, r6, lr}
 801158a:	460e      	mov	r6, r1
 801158c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011590:	2900      	cmp	r1, #0
 8011592:	b096      	sub	sp, #88	; 0x58
 8011594:	4614      	mov	r4, r2
 8011596:	461d      	mov	r5, r3
 8011598:	da08      	bge.n	80115ac <__swhatbuf_r+0x24>
 801159a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801159e:	2200      	movs	r2, #0
 80115a0:	602a      	str	r2, [r5, #0]
 80115a2:	061a      	lsls	r2, r3, #24
 80115a4:	d410      	bmi.n	80115c8 <__swhatbuf_r+0x40>
 80115a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80115aa:	e00e      	b.n	80115ca <__swhatbuf_r+0x42>
 80115ac:	466a      	mov	r2, sp
 80115ae:	f000 f903 	bl	80117b8 <_fstat_r>
 80115b2:	2800      	cmp	r0, #0
 80115b4:	dbf1      	blt.n	801159a <__swhatbuf_r+0x12>
 80115b6:	9a01      	ldr	r2, [sp, #4]
 80115b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80115bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80115c0:	425a      	negs	r2, r3
 80115c2:	415a      	adcs	r2, r3
 80115c4:	602a      	str	r2, [r5, #0]
 80115c6:	e7ee      	b.n	80115a6 <__swhatbuf_r+0x1e>
 80115c8:	2340      	movs	r3, #64	; 0x40
 80115ca:	2000      	movs	r0, #0
 80115cc:	6023      	str	r3, [r4, #0]
 80115ce:	b016      	add	sp, #88	; 0x58
 80115d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080115d4 <__smakebuf_r>:
 80115d4:	898b      	ldrh	r3, [r1, #12]
 80115d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80115d8:	079d      	lsls	r5, r3, #30
 80115da:	4606      	mov	r6, r0
 80115dc:	460c      	mov	r4, r1
 80115de:	d507      	bpl.n	80115f0 <__smakebuf_r+0x1c>
 80115e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80115e4:	6023      	str	r3, [r4, #0]
 80115e6:	6123      	str	r3, [r4, #16]
 80115e8:	2301      	movs	r3, #1
 80115ea:	6163      	str	r3, [r4, #20]
 80115ec:	b002      	add	sp, #8
 80115ee:	bd70      	pop	{r4, r5, r6, pc}
 80115f0:	ab01      	add	r3, sp, #4
 80115f2:	466a      	mov	r2, sp
 80115f4:	f7ff ffc8 	bl	8011588 <__swhatbuf_r>
 80115f8:	9900      	ldr	r1, [sp, #0]
 80115fa:	4605      	mov	r5, r0
 80115fc:	4630      	mov	r0, r6
 80115fe:	f7ff f963 	bl	80108c8 <_malloc_r>
 8011602:	b948      	cbnz	r0, 8011618 <__smakebuf_r+0x44>
 8011604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011608:	059a      	lsls	r2, r3, #22
 801160a:	d4ef      	bmi.n	80115ec <__smakebuf_r+0x18>
 801160c:	f023 0303 	bic.w	r3, r3, #3
 8011610:	f043 0302 	orr.w	r3, r3, #2
 8011614:	81a3      	strh	r3, [r4, #12]
 8011616:	e7e3      	b.n	80115e0 <__smakebuf_r+0xc>
 8011618:	4b0d      	ldr	r3, [pc, #52]	; (8011650 <__smakebuf_r+0x7c>)
 801161a:	62b3      	str	r3, [r6, #40]	; 0x28
 801161c:	89a3      	ldrh	r3, [r4, #12]
 801161e:	6020      	str	r0, [r4, #0]
 8011620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011624:	81a3      	strh	r3, [r4, #12]
 8011626:	9b00      	ldr	r3, [sp, #0]
 8011628:	6163      	str	r3, [r4, #20]
 801162a:	9b01      	ldr	r3, [sp, #4]
 801162c:	6120      	str	r0, [r4, #16]
 801162e:	b15b      	cbz	r3, 8011648 <__smakebuf_r+0x74>
 8011630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011634:	4630      	mov	r0, r6
 8011636:	f000 f8d1 	bl	80117dc <_isatty_r>
 801163a:	b128      	cbz	r0, 8011648 <__smakebuf_r+0x74>
 801163c:	89a3      	ldrh	r3, [r4, #12]
 801163e:	f023 0303 	bic.w	r3, r3, #3
 8011642:	f043 0301 	orr.w	r3, r3, #1
 8011646:	81a3      	strh	r3, [r4, #12]
 8011648:	89a0      	ldrh	r0, [r4, #12]
 801164a:	4305      	orrs	r5, r0
 801164c:	81a5      	strh	r5, [r4, #12]
 801164e:	e7cd      	b.n	80115ec <__smakebuf_r+0x18>
 8011650:	080113e1 	.word	0x080113e1

08011654 <_malloc_usable_size_r>:
 8011654:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011658:	1f18      	subs	r0, r3, #4
 801165a:	2b00      	cmp	r3, #0
 801165c:	bfbc      	itt	lt
 801165e:	580b      	ldrlt	r3, [r1, r0]
 8011660:	18c0      	addlt	r0, r0, r3
 8011662:	4770      	bx	lr

08011664 <_raise_r>:
 8011664:	291f      	cmp	r1, #31
 8011666:	b538      	push	{r3, r4, r5, lr}
 8011668:	4604      	mov	r4, r0
 801166a:	460d      	mov	r5, r1
 801166c:	d904      	bls.n	8011678 <_raise_r+0x14>
 801166e:	2316      	movs	r3, #22
 8011670:	6003      	str	r3, [r0, #0]
 8011672:	f04f 30ff 	mov.w	r0, #4294967295
 8011676:	bd38      	pop	{r3, r4, r5, pc}
 8011678:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801167a:	b112      	cbz	r2, 8011682 <_raise_r+0x1e>
 801167c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011680:	b94b      	cbnz	r3, 8011696 <_raise_r+0x32>
 8011682:	4620      	mov	r0, r4
 8011684:	f000 f830 	bl	80116e8 <_getpid_r>
 8011688:	462a      	mov	r2, r5
 801168a:	4601      	mov	r1, r0
 801168c:	4620      	mov	r0, r4
 801168e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011692:	f000 b817 	b.w	80116c4 <_kill_r>
 8011696:	2b01      	cmp	r3, #1
 8011698:	d00a      	beq.n	80116b0 <_raise_r+0x4c>
 801169a:	1c59      	adds	r1, r3, #1
 801169c:	d103      	bne.n	80116a6 <_raise_r+0x42>
 801169e:	2316      	movs	r3, #22
 80116a0:	6003      	str	r3, [r0, #0]
 80116a2:	2001      	movs	r0, #1
 80116a4:	e7e7      	b.n	8011676 <_raise_r+0x12>
 80116a6:	2400      	movs	r4, #0
 80116a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80116ac:	4628      	mov	r0, r5
 80116ae:	4798      	blx	r3
 80116b0:	2000      	movs	r0, #0
 80116b2:	e7e0      	b.n	8011676 <_raise_r+0x12>

080116b4 <raise>:
 80116b4:	4b02      	ldr	r3, [pc, #8]	; (80116c0 <raise+0xc>)
 80116b6:	4601      	mov	r1, r0
 80116b8:	6818      	ldr	r0, [r3, #0]
 80116ba:	f7ff bfd3 	b.w	8011664 <_raise_r>
 80116be:	bf00      	nop
 80116c0:	2000017c 	.word	0x2000017c

080116c4 <_kill_r>:
 80116c4:	b538      	push	{r3, r4, r5, lr}
 80116c6:	4d07      	ldr	r5, [pc, #28]	; (80116e4 <_kill_r+0x20>)
 80116c8:	2300      	movs	r3, #0
 80116ca:	4604      	mov	r4, r0
 80116cc:	4608      	mov	r0, r1
 80116ce:	4611      	mov	r1, r2
 80116d0:	602b      	str	r3, [r5, #0]
 80116d2:	f7f0 f869 	bl	80017a8 <_kill>
 80116d6:	1c43      	adds	r3, r0, #1
 80116d8:	d102      	bne.n	80116e0 <_kill_r+0x1c>
 80116da:	682b      	ldr	r3, [r5, #0]
 80116dc:	b103      	cbz	r3, 80116e0 <_kill_r+0x1c>
 80116de:	6023      	str	r3, [r4, #0]
 80116e0:	bd38      	pop	{r3, r4, r5, pc}
 80116e2:	bf00      	nop
 80116e4:	20006218 	.word	0x20006218

080116e8 <_getpid_r>:
 80116e8:	f7f0 b856 	b.w	8001798 <_getpid>

080116ec <__sread>:
 80116ec:	b510      	push	{r4, lr}
 80116ee:	460c      	mov	r4, r1
 80116f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116f4:	f000 f894 	bl	8011820 <_read_r>
 80116f8:	2800      	cmp	r0, #0
 80116fa:	bfab      	itete	ge
 80116fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80116fe:	89a3      	ldrhlt	r3, [r4, #12]
 8011700:	181b      	addge	r3, r3, r0
 8011702:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011706:	bfac      	ite	ge
 8011708:	6563      	strge	r3, [r4, #84]	; 0x54
 801170a:	81a3      	strhlt	r3, [r4, #12]
 801170c:	bd10      	pop	{r4, pc}

0801170e <__swrite>:
 801170e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011712:	461f      	mov	r7, r3
 8011714:	898b      	ldrh	r3, [r1, #12]
 8011716:	05db      	lsls	r3, r3, #23
 8011718:	4605      	mov	r5, r0
 801171a:	460c      	mov	r4, r1
 801171c:	4616      	mov	r6, r2
 801171e:	d505      	bpl.n	801172c <__swrite+0x1e>
 8011720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011724:	2302      	movs	r3, #2
 8011726:	2200      	movs	r2, #0
 8011728:	f000 f868 	bl	80117fc <_lseek_r>
 801172c:	89a3      	ldrh	r3, [r4, #12]
 801172e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011736:	81a3      	strh	r3, [r4, #12]
 8011738:	4632      	mov	r2, r6
 801173a:	463b      	mov	r3, r7
 801173c:	4628      	mov	r0, r5
 801173e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011742:	f000 b817 	b.w	8011774 <_write_r>

08011746 <__sseek>:
 8011746:	b510      	push	{r4, lr}
 8011748:	460c      	mov	r4, r1
 801174a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801174e:	f000 f855 	bl	80117fc <_lseek_r>
 8011752:	1c43      	adds	r3, r0, #1
 8011754:	89a3      	ldrh	r3, [r4, #12]
 8011756:	bf15      	itete	ne
 8011758:	6560      	strne	r0, [r4, #84]	; 0x54
 801175a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801175e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011762:	81a3      	strheq	r3, [r4, #12]
 8011764:	bf18      	it	ne
 8011766:	81a3      	strhne	r3, [r4, #12]
 8011768:	bd10      	pop	{r4, pc}

0801176a <__sclose>:
 801176a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801176e:	f000 b813 	b.w	8011798 <_close_r>
	...

08011774 <_write_r>:
 8011774:	b538      	push	{r3, r4, r5, lr}
 8011776:	4d07      	ldr	r5, [pc, #28]	; (8011794 <_write_r+0x20>)
 8011778:	4604      	mov	r4, r0
 801177a:	4608      	mov	r0, r1
 801177c:	4611      	mov	r1, r2
 801177e:	2200      	movs	r2, #0
 8011780:	602a      	str	r2, [r5, #0]
 8011782:	461a      	mov	r2, r3
 8011784:	f7f0 f847 	bl	8001816 <_write>
 8011788:	1c43      	adds	r3, r0, #1
 801178a:	d102      	bne.n	8011792 <_write_r+0x1e>
 801178c:	682b      	ldr	r3, [r5, #0]
 801178e:	b103      	cbz	r3, 8011792 <_write_r+0x1e>
 8011790:	6023      	str	r3, [r4, #0]
 8011792:	bd38      	pop	{r3, r4, r5, pc}
 8011794:	20006218 	.word	0x20006218

08011798 <_close_r>:
 8011798:	b538      	push	{r3, r4, r5, lr}
 801179a:	4d06      	ldr	r5, [pc, #24]	; (80117b4 <_close_r+0x1c>)
 801179c:	2300      	movs	r3, #0
 801179e:	4604      	mov	r4, r0
 80117a0:	4608      	mov	r0, r1
 80117a2:	602b      	str	r3, [r5, #0]
 80117a4:	f7f0 f853 	bl	800184e <_close>
 80117a8:	1c43      	adds	r3, r0, #1
 80117aa:	d102      	bne.n	80117b2 <_close_r+0x1a>
 80117ac:	682b      	ldr	r3, [r5, #0]
 80117ae:	b103      	cbz	r3, 80117b2 <_close_r+0x1a>
 80117b0:	6023      	str	r3, [r4, #0]
 80117b2:	bd38      	pop	{r3, r4, r5, pc}
 80117b4:	20006218 	.word	0x20006218

080117b8 <_fstat_r>:
 80117b8:	b538      	push	{r3, r4, r5, lr}
 80117ba:	4d07      	ldr	r5, [pc, #28]	; (80117d8 <_fstat_r+0x20>)
 80117bc:	2300      	movs	r3, #0
 80117be:	4604      	mov	r4, r0
 80117c0:	4608      	mov	r0, r1
 80117c2:	4611      	mov	r1, r2
 80117c4:	602b      	str	r3, [r5, #0]
 80117c6:	f7f0 f84e 	bl	8001866 <_fstat>
 80117ca:	1c43      	adds	r3, r0, #1
 80117cc:	d102      	bne.n	80117d4 <_fstat_r+0x1c>
 80117ce:	682b      	ldr	r3, [r5, #0]
 80117d0:	b103      	cbz	r3, 80117d4 <_fstat_r+0x1c>
 80117d2:	6023      	str	r3, [r4, #0]
 80117d4:	bd38      	pop	{r3, r4, r5, pc}
 80117d6:	bf00      	nop
 80117d8:	20006218 	.word	0x20006218

080117dc <_isatty_r>:
 80117dc:	b538      	push	{r3, r4, r5, lr}
 80117de:	4d06      	ldr	r5, [pc, #24]	; (80117f8 <_isatty_r+0x1c>)
 80117e0:	2300      	movs	r3, #0
 80117e2:	4604      	mov	r4, r0
 80117e4:	4608      	mov	r0, r1
 80117e6:	602b      	str	r3, [r5, #0]
 80117e8:	f7f0 f84d 	bl	8001886 <_isatty>
 80117ec:	1c43      	adds	r3, r0, #1
 80117ee:	d102      	bne.n	80117f6 <_isatty_r+0x1a>
 80117f0:	682b      	ldr	r3, [r5, #0]
 80117f2:	b103      	cbz	r3, 80117f6 <_isatty_r+0x1a>
 80117f4:	6023      	str	r3, [r4, #0]
 80117f6:	bd38      	pop	{r3, r4, r5, pc}
 80117f8:	20006218 	.word	0x20006218

080117fc <_lseek_r>:
 80117fc:	b538      	push	{r3, r4, r5, lr}
 80117fe:	4d07      	ldr	r5, [pc, #28]	; (801181c <_lseek_r+0x20>)
 8011800:	4604      	mov	r4, r0
 8011802:	4608      	mov	r0, r1
 8011804:	4611      	mov	r1, r2
 8011806:	2200      	movs	r2, #0
 8011808:	602a      	str	r2, [r5, #0]
 801180a:	461a      	mov	r2, r3
 801180c:	f7f0 f846 	bl	800189c <_lseek>
 8011810:	1c43      	adds	r3, r0, #1
 8011812:	d102      	bne.n	801181a <_lseek_r+0x1e>
 8011814:	682b      	ldr	r3, [r5, #0]
 8011816:	b103      	cbz	r3, 801181a <_lseek_r+0x1e>
 8011818:	6023      	str	r3, [r4, #0]
 801181a:	bd38      	pop	{r3, r4, r5, pc}
 801181c:	20006218 	.word	0x20006218

08011820 <_read_r>:
 8011820:	b538      	push	{r3, r4, r5, lr}
 8011822:	4d07      	ldr	r5, [pc, #28]	; (8011840 <_read_r+0x20>)
 8011824:	4604      	mov	r4, r0
 8011826:	4608      	mov	r0, r1
 8011828:	4611      	mov	r1, r2
 801182a:	2200      	movs	r2, #0
 801182c:	602a      	str	r2, [r5, #0]
 801182e:	461a      	mov	r2, r3
 8011830:	f7ef ffd4 	bl	80017dc <_read>
 8011834:	1c43      	adds	r3, r0, #1
 8011836:	d102      	bne.n	801183e <_read_r+0x1e>
 8011838:	682b      	ldr	r3, [r5, #0]
 801183a:	b103      	cbz	r3, 801183e <_read_r+0x1e>
 801183c:	6023      	str	r3, [r4, #0]
 801183e:	bd38      	pop	{r3, r4, r5, pc}
 8011840:	20006218 	.word	0x20006218

08011844 <_init>:
 8011844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011846:	bf00      	nop
 8011848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801184a:	bc08      	pop	{r3}
 801184c:	469e      	mov	lr, r3
 801184e:	4770      	bx	lr

08011850 <_fini>:
 8011850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011852:	bf00      	nop
 8011854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011856:	bc08      	pop	{r3}
 8011858:	469e      	mov	lr, r3
 801185a:	4770      	bx	lr
