
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003542                       # Number of seconds simulated
sim_ticks                                  3541525539                       # Number of ticks simulated
final_tick                               533105905476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156060                       # Simulator instruction rate (inst/s)
host_op_rate                                   197803                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273169                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901152                       # Number of bytes of host memory used
host_seconds                                 12964.60                       # Real time elapsed on the host
sim_insts                                  2023253559                       # Number of instructions simulated
sim_ops                                    2564437874                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        80768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        41344                       # Number of bytes read from this memory
system.physmem.bytes_read::total               125056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        96768                       # Number of bytes written to this memory
system.physmem.bytes_written::total             96768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          323                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   977                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             756                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  756                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22805991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       469854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11674065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35311336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       469854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             831280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27323818                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27323818                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27323818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22805991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       469854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11674065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62635155                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8492868                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109542                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552728                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202630                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1265493                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203870                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315322                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8875                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17042887                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109542                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519192                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084601                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        654291                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566312                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8395620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4735272     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365697      4.36%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317755      3.78%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342536      4.08%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301018      3.59%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155713      1.85%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102080      1.22%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269844      3.21%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1805705     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8395620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366136                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006729                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371142                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       610856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479870                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55705                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878038                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507147                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          958                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20221370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878038                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538148                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         258793                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76366                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364624                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279643                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19536103                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          434                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175188                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27115275                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91074180                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91074180                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10308295                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3367                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742437                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1943959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       305291                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18421535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14772809                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28655                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6147496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18797229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8395620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911136                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2980231     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785712     21.27%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189659     14.17%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761421      9.07%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756465      9.01%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442952      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337397      4.02%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75750      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66033      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8395620                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108306     69.05%     69.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21506     13.71%     82.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27028     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139739     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200219      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580450     10.70%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850804      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14772809                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739437                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156845                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010617                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38126735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24572523                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14355043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14929654                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       714756                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228257                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878038                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         186125                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15926                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18424899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1943959                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008157                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1766                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237302                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512875                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486455                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259931                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312857                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056446                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826402                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708831                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14369932                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14355043                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359580                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26135155                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690247                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358122                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6185967                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204791                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7517582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628094                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2992344     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042420     27.17%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836517     11.13%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427174      5.68%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367322      4.89%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180165      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199727      2.66%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101428      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370485      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7517582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370485                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25572391                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37729592                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849287                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849287                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177459                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177459                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65535683                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19678250                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18968806                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8492868                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3126776                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2546486                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210331                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1334257                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1230200                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320820                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9393                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3454906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17086723                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3126776                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1551020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3588927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1076566                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        500543                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1688902                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84956                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8407155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4818228     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          193234      2.30%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253187      3.01%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          378214      4.50%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          369769      4.40%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          280447      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166660      1.98%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          249302      2.97%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1698114     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8407155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368165                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011891                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3569347                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       489630                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3458442                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27164                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        862571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527305                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20436358                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        862571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3760029                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99711                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       114700                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3290534                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19833649                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119821                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27638924                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92363292                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92363292                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17139647                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10499277                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4154                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2323                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           797389                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       971885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       339184                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18424284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14822432                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28359                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6015265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18301320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          599                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8407155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896679                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2896911     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1857711     22.10%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1203292     14.31%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814873      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       762747      9.07%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406943      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       299663      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90283      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74732      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8407155                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72692     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14894     14.20%     83.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17269     16.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12335200     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209243      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1673      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463633      9.87%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       812683      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14822432                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745280                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104855                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007074                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38185233                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24443576                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14404804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14927287                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50344                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       706687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246822                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        862571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57745                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9697                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18428232                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       126985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837968                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       971885                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2271                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247178                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14537983                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378575                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284449                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2173618                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2035553                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            795043                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14408802                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14404804                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9252420                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25982600                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696106                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10037753                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12337769                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6090518                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213559                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7544584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2887304     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2179028     28.88%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       800762     10.61%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       460155      6.10%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382705      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       192855      2.56%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186005      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80533      1.07%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       375237      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7544584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10037753                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12337769                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856344                       # Number of memory references committed
system.switch_cpus1.commit.loads              1131281                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1769768                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11120747                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251813                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       375237                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25597634                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37719604                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  85713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10037753                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12337769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10037753                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846093                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846093                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181904                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181904                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65423120                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19898083                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18875428                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3344                       # number of misc regfile writes
system.l20.replacements                           641                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          959739                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33409                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.726960                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        12577.261879                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975353                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   338.974007                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.881081                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19836.907680                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.383828                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010345                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605374                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9172                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9172                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            3778                       # number of Writeback hits
system.l20.Writeback_hits::total                 3778                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9172                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9172                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9172                       # number of overall hits
system.l20.overall_hits::total                   9172                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          631                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  641                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          631                       # number of demand (read+write) misses
system.l20.demand_misses::total                   641                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          631                       # number of overall misses
system.l20.overall_misses::total                  641                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     55107019                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       55872984                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     55107019                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        55872984                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     55107019                       # number of overall miss cycles
system.l20.overall_miss_latency::total       55872984                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9803                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9813                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         3778                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             3778                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9803                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9813                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9803                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9813                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.065322                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064368                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.065322                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064368                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.065322                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87332.835182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87165.341654                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87332.835182                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87165.341654                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87332.835182                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87165.341654                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 482                       # number of writebacks
system.l20.writebacks::total                      482                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          631                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             641                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          631                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              641                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          631                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             641                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     50414964                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     51106722                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     50414964                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     51106722                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     50414964                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     51106722                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.065322                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.065322                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.065322                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79896.931854                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 79729.675507                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 79896.931854                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 79729.675507                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 79896.931854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 79729.675507                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           336                       # number of replacements
system.l21.tagsinuse                     32767.960166                       # Cycle average of tags in use
system.l21.total_refs                          676191                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33104                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.426263                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13438.570726                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.970226                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   173.411182                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    7                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19136.008031                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.410113                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.005292                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.583985                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4788                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4788                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2707                       # number of Writeback hits
system.l21.Writeback_hits::total                 2707                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4788                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4788                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4788                       # number of overall hits
system.l21.overall_hits::total                   4788                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          323                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  336                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          323                       # number of demand (read+write) misses
system.l21.demand_misses::total                   336                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          323                       # number of overall misses
system.l21.overall_misses::total                  336                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1599804                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     26145324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       27745128                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1599804                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     26145324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        27745128                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1599804                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     26145324                       # number of overall miss cycles
system.l21.overall_miss_latency::total       27745128                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5111                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5124                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2707                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2707                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5111                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5124                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5111                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5124                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.063197                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.065574                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.063197                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.065574                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.063197                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.065574                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123061.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 80945.275542                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 82574.785714                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123061.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 80945.275542                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 82574.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123061.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 80945.275542                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 82574.785714                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 274                       # number of writebacks
system.l21.writebacks::total                      274                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          323                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             336                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          323                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              336                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          323                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             336                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1498606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     23620384                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     25118990                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1498606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     23620384                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     25118990                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1498606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     23620384                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     25118990                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063197                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.063197                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.065574                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.063197                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.065574                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115277.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73128.123839                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 74758.898810                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 115277.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 73128.123839                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 74758.898810                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 115277.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 73128.123839                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 74758.898810                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975332                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573962                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821043.567273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975332                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566301                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566301                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566301                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566312                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566312                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566312                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566312                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9803                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470498                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10059                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17344.715976                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.877085                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.122915                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168712                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945394                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945394                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945394                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945394                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37467                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37467                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37477                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37477                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37477                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37477                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1016212849                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1016212849                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       622407                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       622407                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1016835256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1016835256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1016835256                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1016835256                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982871                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982871                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982871                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982871                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031063                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018900                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27122.877439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27122.877439                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 62240.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62240.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27132.247939                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27132.247939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27132.247939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27132.247939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3778                       # number of writebacks
system.cpu0.dcache.writebacks::total             3778                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27664                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27664                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27674                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27674                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9803                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9803                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9803                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144438629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144438629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144438629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144438629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144438629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144438629                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008127                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14734.125166                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14734.125166                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14734.125166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14734.125166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14734.125166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14734.125166                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970198                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004912306                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026032.875000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970198                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1688885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1688885                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1688885                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1688885                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1688885                       # number of overall hits
system.cpu1.icache.overall_hits::total        1688885                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2030803                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2030803                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2030803                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2030803                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2030803                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2030803                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1688902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1688902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1688902                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1688902                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1688902                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1688902                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       119459                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       119459                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       119459                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       119459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       119459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       119459                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1613280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1613280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1613280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1613280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1613280                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1613280                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124098.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124098.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 124098.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124098.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 124098.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124098.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5111                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158243227                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5367                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29484.484256                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.188800                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.811200                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883550                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116450                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1049403                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1049403                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721232                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1770635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1770635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1770635                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1770635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12992                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          383                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          383                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13375                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13375                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    353489720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    353489720                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30880160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30880160                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    384369880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    384369880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    384369880                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    384369880                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1062395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1062395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1784010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1784010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1784010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1784010                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012229                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007497                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007497                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007497                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007497                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27208.260468                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27208.260468                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80627.049608                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80627.049608                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28737.934953                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28737.934953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28737.934953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28737.934953                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        89468                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        44734                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2707                       # number of writebacks
system.cpu1.dcache.writebacks::total             2707                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7881                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8264                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5111                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5111                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65478399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65478399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65478399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65478399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65478399                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65478399                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002865                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002865                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002865                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002865                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12811.269615                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12811.269615                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12811.269615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12811.269615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12811.269615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12811.269615                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
