Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep  1 13:02:50 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   966 |
|    Minimum number of control sets                        |   966 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1011 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   966 |
| >= 0 to < 4        |   244 |
| >= 4 to < 6        |   167 |
| >= 6 to < 8        |    81 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    48 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |     9 |
| >= 16              |   335 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6639 |         1299 |
| No           | No                    | Yes                    |             229 |           59 |
| No           | Yes                   | No                     |            1663 |          624 |
| Yes          | No                    | No                     |            3625 |          868 |
| Yes          | No                    | Yes                    |             280 |           47 |
| Yes          | Yes                   | No                     |            5761 |         1459 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                            |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                      | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                      | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                   | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                   | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                  | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                  | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                  | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                  | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/hier_ClockSystem/util_ds_buf_0/U0/BUFG_O[0]                                             |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc13_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/done_reg                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc20_overvol_ack/adc2_done_reg                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc00_overvol_ack/adc0_done_reg                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc02_overvol_ack/adc0_done_reg                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/adc0_done_reg                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc10_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc03_overvol_ack/adc0_done_reg                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/adc2_done_reg                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc23_overvol_ack/adc2_done_reg                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc21_overvol_ack/adc2_done_reg                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc31_overvol_ack/done_reg                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc30_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc33_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_overvol_irq/i_adc32_overvol_ack/done_reg                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/fsm_cycle[1]_i_1__0_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpen_por_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/drpen_por_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[6]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1__3_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_i_1__3_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/fg_cal_en_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpen_por_i_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[7]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[7]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_temperature[1]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/fsm_cycle[1]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.pll_on_i_1__0_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.pll_on_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_temperature[1]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[9]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[4]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/drpen_por_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/fsm_cycle[1]_i_1__1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__2_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1__2_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1__1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1__1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr_reg[7]_0[0]                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[7]_0[0]                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                               | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[6]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[9]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_state_machine.pll_on_i_1__1_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[4]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[8]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[5]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_temperature[1]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[24]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[22]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.drpaddr_status[10]_i_1__0_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[13]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_2_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[12]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[14]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_1_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[4]_i_1__0_n_0                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[14]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status_sm_state                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[21]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[13]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_state_machine.drpaddr_status[10]_i_1__1_n_0                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[11]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_r_reg_0                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[27]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[22]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[23]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[17]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_sm_state                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[27]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[14]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[16]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[15]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[23]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[2]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[16]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[24]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[17]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[21]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[9]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[12]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[14]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[18]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[10]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[12]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[12]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/mts_sysref_count_start[1]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[17]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[15]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[21]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_sm_state                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[17]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[11]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[17]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[15]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[20]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[21]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[13]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[18]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[14]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[11]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[11]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status[3]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/status[3]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/status[3]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cal_enables[3]_i_1__0_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                              | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/user_drp_drdy_i_1__2_n_0                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__6_n_0                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__1_3[0]                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__1_2[0]                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep__1_0[0]                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__2_18[0]                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                              | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_3[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_2[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1__3_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_1[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                |                3 |              4 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1__2_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1__1_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_usp_rf_data_converter_0_307M/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac3_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[3]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[5]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[12]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[10]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[19]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                               | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1__0_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[22]_i_1__3_n_0                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[18]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[11]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[13]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[17]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1__0_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[31]_i_1__0_n_0                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[31]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__5_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__2_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[16]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac2_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1__1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/rst_usp_rf_data_converter_0_307M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_1_i/rst_usp_rf_data_converter_0_307M/U0/SEQ/seq_clr                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                         | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/wrack_reg_10                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[14]_i_1__0_n_0                                                                             |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/clock_en_count[5]_i_1__1_n_0                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/clock_en_count[5]_i_1_n_0                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/clock_en_count[5]_i_1__2_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/clock_en_count[5]_i_1__0_n_0                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__3_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__4_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1__6_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__5_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                               | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[14]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[15]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/mem_addr[5]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[5]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__1_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1__1_n_0                                                                             |                1 |              6 |         6.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[7]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |              7 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[4]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                               | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                                                  | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                    | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                              | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[5]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[22]_i_1__2_n_0                                                                             |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[6]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                    | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                          | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                          | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_count_ff[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_dac2_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_dac2_reset_count/count[7]_i_1__1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/dac2_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count[7]_i_1__3_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count[7]_i_1__2_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1__0_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[7]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1__0_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1__3_n_0                                                                             |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[0]                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[7]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in34_in                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[20]_i_1__0_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1__0_n_0                                                                             |                2 |              8 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                1 |              9 |         9.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |              9 |         1.12 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1__4_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                      | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpaddr_por[10]_i_1__3_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                      | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                      | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             10 |         3.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                         | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                         |                6 |             10 |         1.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                         | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1__6_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                      | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__5_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             11 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             11 |         1.22 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__1_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[23]_i_1__1_n_0                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/por_timer_count[7]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[7]_i_1_n_0                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[23]_i_1_n_0                                                                           |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[23]_i_1__0_n_0                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[7]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_sm_state                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                7 |             13 |         1.86 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                    |               11 |             13 |         1.18 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drp_addr_reg[2][0]                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                       |                8 |             13 |         1.62 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                8 |             13 |         1.62 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/E[0]                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             14 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             14 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[20]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff[14]_i_1_n_0                                                                                                                                                                                             | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_i[15]_i_1__3_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1__2_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[8]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[1]                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[3][0]                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/rdata[15]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/rdata[15]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/rdata[15]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1__6_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata[15]_i_1__3_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_i[15]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1__4_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/E[0]                                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1__0_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__5_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drp_addr_reg[1][0]                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1__1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drp_addr_reg[1]_0[0]                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drp_addr_reg[1][0]                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1[0]                                                                                                                                                | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[10]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[8]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[1]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[3]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac3/p_43_in                                                                                               |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                4 |             20 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_38_in                                                                                               |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_36_in                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_timer_count[0]_i_1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[28]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[28]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_timer_count[0]_i_1__1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status_timer_count[0]_i_1__0_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[22]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[22]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               15 |             24 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                      |               10 |             24 |         2.40 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[9][0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                             |               10 |             27 |         2.70 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               12 |             28 |         2.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_GPIO/axi_rgbled1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1[0]                                                                                                                                                | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               14 |             31 |         2.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_4[0]                                                                                                                                                                 | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                                                                                                                                 | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                                                                                                                                   | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[19]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_count[0]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_3[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0[0]                                                                                                                                                | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_3[0]                                                                                                                                                                 | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_2[0]                                                                                                                                                                 | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__3_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                          | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        | design_1_i/hier_DACgeneration/DAC_generator_16w_0/U0/params_generator/count_angles[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_ClockSystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[23]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_4[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[29]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[26]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_5[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[25]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[13]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[15]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[15]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[16]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[29]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[14]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[26]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[16]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                                                                                                                                 | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[25]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[16]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[15]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[20]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_4[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[19]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_5[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[20]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/hier_ClockSystem/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                     | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[23]                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |             33 |         5.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               10 |             34 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               24 |             34 |         1.42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             35 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_41_in                                                                                                        |               16 |             35 |         2.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |               17 |             37 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |               16 |             40 |         2.50 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_42_in                                                                                                        |               23 |             41 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/hier_ClockSystem/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                  |               21 |             42 |         2.00 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               11 |             42 |         3.82 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             52 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             52 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             52 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             52 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/reset_r_reg[4][0]                                                                                              |               25 |             57 |         2.28 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               15 |             58 |         3.87 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                          |               24 |             60 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               31 |             69 |         2.23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |             69 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             69 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               25 |             69 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               25 |             69 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               32 |             91 |         2.84 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               28 |             91 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               27 |             91 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               32 |             91 |         2.84 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               30 |             97 |         3.23 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |            103 |         5.15 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               30 |            103 |         3.43 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            273 |        11.38 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | design_1_i/hier_DACgeneration/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |               21 |            273 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |              127 |            275 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              413 |           1351 |         3.27 |
|  design_1_i/hier_ClockSystem/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              213 |           2548 |        11.96 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              637 |           3226 |         5.06 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


