// Seed: 2018847502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2
);
  logic [1 : -1] id_4 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output reg id_11;
  input wire id_10;
  nand primCall (id_14, id_13, id_10, id_4, id_7, id_12, id_6, id_3, id_1);
  output logic [7:0] id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_6,
      id_13,
      id_5,
      id_8,
      id_14,
      id_14
  );
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout supply1 id_1;
  initial begin : LABEL_0
    id_11 = "";
  end
  case (module_2)
    id_13: assign id_1 = -1;
    default:
    assign id_9[-1] = -1;
  endcase
endmodule
