{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591620501713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591620501721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 13:48:21 2020 " "Processing started: Mon Jun 08 13:48:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591620501721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620501721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620501722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591620504443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591620504443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_FBCV_Project_StateMachine_V1 " "Found entity 1: RND_FBCV_Project_StateMachine_V1" {  } { { "RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_comblogstate_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_comblogstate_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_COMBLOGSTATE_VERILOG " "Found entity 1: RND_COMBLOGSTATE_VERILOG" {  } { { "RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "PSEUDORAND/shiftleft.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/shiftleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply16 " "Found entity 1: multiply16" {  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "PSEUDORAND/buffer.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1514.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1514.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1514 " "Found entity 1: bit1514" {  } { { "PSEUDORAND/bit1514.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1514.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1312.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1312.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1312 " "Found entity 1: bit1312" {  } { { "PSEUDORAND/bit1312.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1312.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1110.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1110.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1110 " "Found entity 1: bit1110" {  } { { "PSEUDORAND/bit1110.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit98.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit98.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit98 " "Found entity 1: bit98" {  } { { "PSEUDORAND/bit98.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit98.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit76.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit76.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit76 " "Found entity 1: bit76" {  } { { "PSEUDORAND/bit76.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit76.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit54.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit54.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit54 " "Found entity 1: bit54" {  } { { "PSEUDORAND/bit54.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit54.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit32.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit32.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit32 " "Found entity 1: bit32" {  } { { "PSEUDORAND/bit32.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK1 " "Found entity 1: TASK1" {  } { { "TASK1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitRegister " "Found entity 1: ThreeBitRegister" {  } { { "ThreeBitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/ThreeBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGSTATE " "Found entity 1: COMBLOGSTATE" {  } { { "COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK3 " "Found entity 1: TASK3" {  } { { "TASK3.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGFETCH " "Found entity 1: COMBLOGFETCH" {  } { { "COMBLOGFETCH.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4 " "Found entity 1: TASK4" {  } { { "TASK4.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE_BDF " "Found entity 1: STATE_MACHINE_BDF" {  } { { "STATE_MACHINE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/STATE_MACHINE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_BDF " "Found entity 1: DECODE_BDF" {  } { { "DECODE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4_V2 " "Found entity 1: TASK4_V2" {  } { { "TASK4_V2.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4_V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK5 " "Found entity 1: TASK5" {  } { { "TASK5.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_TEST " "Found entity 1: PC_TEST" {  } { { "PC_TEST.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PC_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE " "Found entity 1: FORCE" {  } { { "FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "force_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file force_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE_BDF " "Found entity 1: FORCE_BDF" {  } { { "FORCE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK6 " "Found entity 1: TASK6" {  } { { "TASK6.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_test_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_test_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG_TEST_BDF " "Found entity 1: SHIFTREG_TEST_BDF" {  } { { "SHIFTREG_TEST_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/SHIFTREG_TEST_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file eq_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "EQ_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/EQ_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK7 " "Found entity 1: TASK7" {  } { { "TASK7.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK8 " "Found entity 1: TASK8" {  } { { "TASK8.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelining_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelining_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINING_V1 " "Found entity 1: PIPELINING_V1" {  } { { "PIPELINING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PIPELINING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_V1 " "Found entity 1: Project_V1" {  } { { "Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci_ALU_Decoder " "Found entity 1: Fibonacci_ALU_Decoder" {  } { { "Fibonacci_ALU.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_RAM " "Found entity 1: FBCV_RAM" {  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbc_forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file fbc_forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_FORCE " "Found entity 1: FBCV_FORCE" {  } { { "FBC_FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_StateMachine_V1 " "Found entity 1: Project_StateMachine_V1" {  } { { "Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_lpm_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LPM_COUNTER " "Found entity 1: TEST_LPM_COUNTER" {  } { { "TEST_LPM_COUNTER.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TEST_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_COMBLOGSTATE_VERILOG " "Found entity 1: FBCV_COMBLOGSTATE_VERILOG" {  } { { "FBCV_COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Testing_V1 " "Found entity 1: FBCV_Testing_V1" {  } { { "FBCV_Testing_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_V1 " "Found entity 1: FBCV_Project_V1" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_fibonacci_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_fibonacci_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_ALU_Decoder " "Found entity 1: FBCV_ALU_Decoder" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_StateMachine_V1 " "Found entity 1: FBCV_Project_StateMachine_V1" {  } { { "FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_double_pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_double_pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DOUBLE_PC " "Found entity 1: RND_DOUBLE_PC" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rndc_final_y_and_final_sum_calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rndc_final_y_and_final_sum_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR " "Found entity 1: RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_TESTING_V1 " "Found entity 1: RND_TESTING_V1" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DECODER " "Found entity 1: RND_DECODER" {  } { { "RND_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620538916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620538916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RND_TESTING_V1 " "Elaborating entity \"RND_TESTING_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591620539548 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "EXEC2 " "Illegal name \"EXEC2\" -- pin name already exists" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 0 536 712 16 "EXEC2" "" } { 336 96 264 352 "EXEC2" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1591620539552 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "EXEC1 " "Illegal name \"EXEC1\" -- pin name already exists" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { -64 720 896 -48 "EXEC1" "" } { 280 136 304 296 "EXEC1" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1591620539552 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591620539554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591620540242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 08 13:49:00 2020 " "Processing ended: Mon Jun 08 13:49:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591620540242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591620540242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591620540242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620540242 ""}
