1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/BreakWhile/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/BreakWhile/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/BreakWhile/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.test_while), line:2:4, endln:8:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiName:test_while
    |vpiFullName:work@top.test_while
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@top.test_while), line:2:23, endln:2:26
      |vpiParent:
      \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiTypespec:
      \_int_typespec: , line:2:23, endln:2:26
        |vpiSigned:1
      |vpiFullName:work@top.test_while
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (x), line:2:42, endln:2:43
      |vpiParent:
      \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiDirection:1
      |vpiName:x
      |vpiTypedef:
      \_int_typespec: , line:2:38, endln:2:41
        |vpiSigned:1
    |vpiStmt:
    \_begin: (work@top.test_while), line:7:8, endln:7:17
      |vpiParent:
      \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiFullName:work@top.test_while
      |vpiStmt:
      \_while_stmt: , line:3:8, endln:3:13
        |vpiParent:
        \_begin: (work@top.test_while), line:7:8, endln:7:17
        |vpiCondition:
        \_constant: , line:3:15, endln:3:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top.test_while), line:3:18, endln:6:11
          |vpiParent:
          \_while_stmt: , line:3:8, endln:3:13
          |vpiFullName:work@top.test_while
          |vpiStmt:
          \_if_stmt: , line:4:12, endln:4:31
            |vpiParent:
            \_begin: (work@top.test_while), line:3:18, endln:6:11
            |vpiCondition:
            \_operation: , line:4:16, endln:4:23
              |vpiParent:
              \_begin: (work@top.test_while), line:3:18, endln:6:11
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@top.test_while.x), line:4:16, endln:4:17
                |vpiParent:
                \_operation: , line:4:16, endln:4:23
                |vpiName:x
                |vpiFullName:work@top.test_while.x
                |vpiActual:
                \_io_decl: (x), line:2:42, endln:2:43
              |vpiOperand:
              \_constant: , line:4:20, endln:4:23
                |vpiParent:
                \_operation: , line:4:16, endln:4:23
                |vpiDecompile:100
                |vpiSize:64
                |UINT:100
                |vpiConstType:9
            |vpiStmt:
            \_break_stmt: , line:4:25, endln:4:30
              |vpiParent:
              \_if_stmt: , line:4:12, endln:4:31
          |vpiStmt:
          \_assignment: , line:5:12, endln:5:22
            |vpiParent:
            \_begin: (work@top.test_while), line:3:18, endln:6:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:5:16, endln:5:22
              |vpiParent:
              \_assignment: , line:5:12, endln:5:22
              |vpiOpType:22
              |vpiOperand:
              \_ref_obj: (work@top.test_while.x), line:5:16, endln:5:17
                |vpiParent:
                \_operation: , line:5:16, endln:5:22
                |vpiName:x
                |vpiFullName:work@top.test_while.x
                |vpiActual:
                \_io_decl: (x), line:2:42, endln:2:43
              |vpiOperand:
              \_constant: , line:5:21, endln:5:22
                |vpiParent:
                \_operation: , line:5:16, endln:5:22
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.test_while.x), line:5:12, endln:5:13
              |vpiParent:
              \_assignment: , line:5:12, endln:5:22
              |vpiName:x
              |vpiFullName:work@top.test_while.x
              |vpiActual:
              \_io_decl: (x), line:2:42, endln:2:43
      |vpiStmt:
      \_return_stmt: , line:7:8, endln:7:14
        |vpiParent:
        \_begin: (work@top.test_while), line:7:8, endln:7:17
        |vpiCondition:
        \_ref_obj: (work@top.test_while.x), line:7:15, endln:7:16
          |vpiParent:
          \_return_stmt: , line:7:8, endln:7:14
          |vpiName:x
          |vpiFullName:work@top.test_while.x
          |vpiActual:
          \_io_decl: (x), line:2:42, endln:2:43
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:1:23, endln:1:24
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
  |vpiProcess:
  \_initial: , line:9:4, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_assignment: , line:9:12, endln:9:29
      |vpiParent:
      \_initial: , line:9:4, endln:9:30
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_func_call: (test_while), line:9:16, endln:9:29
        |vpiParent:
        \_assignment: , line:9:12, endln:9:29
        |vpiArgument:
        \_constant: , line:9:27, endln:9:28
          |vpiParent:
          \_func_call: (test_while), line:9:16, endln:9:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiName:test_while
        |vpiFunction:
        \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiLhs:
      \_ref_obj: (work@top.a), line:9:12, endln:9:13
        |vpiParent:
        \_assignment: , line:9:12, endln:9:29
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_net: (work@top.a), line:1:23, endln:1:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiParent:
      \_int_var: (work@top.a), line:1:23, endln:1:24
      |vpiSigned:1
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.test_while), line:2:4, endln:8:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiName:test_while
    |vpiFullName:work@top.test_while
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@top.test_while), line:2:23, endln:2:26
    |vpiIODecl:
    \_io_decl: (x), line:2:42, endln:2:43
      |vpiParent:
      \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiDirection:1
      |vpiName:x
      |vpiTypedef:
      \_int_typespec: , line:2:38, endln:2:41
    |vpiStmt:
    \_begin: (work@top.test_while), line:7:8, endln:7:17
      |vpiParent:
      \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiFullName:work@top.test_while
      |vpiStmt:
      \_while_stmt: , line:3:8, endln:3:13
        |vpiParent:
        \_begin: (work@top.test_while), line:7:8, endln:7:17
        |vpiCondition:
        \_constant: , line:3:15, endln:3:16
        |vpiStmt:
        \_begin: (work@top.test_while), line:3:18, endln:6:11
          |vpiParent:
          \_while_stmt: , line:3:8, endln:3:13
          |vpiFullName:work@top.test_while
          |vpiStmt:
          \_if_stmt: , line:4:12, endln:4:31
            |vpiParent:
            \_begin: (work@top.test_while), line:3:18, endln:6:11
            |vpiCondition:
            \_operation: , line:4:16, endln:4:23
              |vpiParent:
              \_if_stmt: , line:4:12, endln:4:31
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@top.test_while.x), line:4:16, endln:4:17
                |vpiParent:
                \_operation: , line:4:16, endln:4:23
                |vpiName:x
                |vpiFullName:work@top.test_while.x
                |vpiActual:
                \_io_decl: (x), line:2:42, endln:2:43
              |vpiOperand:
              \_constant: , line:4:20, endln:4:23
            |vpiStmt:
            \_break_stmt: , line:4:25, endln:4:30
              |vpiParent:
              \_if_stmt: , line:4:12, endln:4:31
          |vpiStmt:
          \_assignment: , line:5:12, endln:5:22
            |vpiParent:
            \_begin: (work@top.test_while), line:3:18, endln:6:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:5:16, endln:5:22
              |vpiParent:
              \_assignment: , line:5:12, endln:5:22
              |vpiOpType:22
              |vpiOperand:
              \_ref_obj: (work@top.test_while.x), line:5:16, endln:5:17
                |vpiParent:
                \_operation: , line:5:16, endln:5:22
                |vpiName:x
                |vpiFullName:work@top.test_while.x
                |vpiActual:
                \_io_decl: (x), line:2:42, endln:2:43
              |vpiOperand:
              \_constant: , line:5:21, endln:5:22
            |vpiLhs:
            \_ref_obj: (work@top.test_while.x), line:5:12, endln:5:13
              |vpiParent:
              \_assignment: , line:5:12, endln:5:22
              |vpiName:x
              |vpiFullName:work@top.test_while.x
              |vpiActual:
              \_io_decl: (x), line:2:42, endln:2:43
      |vpiStmt:
      \_return_stmt: , line:7:8, endln:7:14
        |vpiParent:
        \_begin: (work@top.test_while), line:7:8, endln:7:17
        |vpiCondition:
        \_ref_obj: (work@top.test_while.x), line:7:15, endln:7:16
          |vpiParent:
          \_return_stmt: , line:7:8, endln:7:14
          |vpiName:x
          |vpiFullName:work@top.test_while.x
          |vpiActual:
          \_io_decl: (x), line:2:42, endln:2:43
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:23, endln:1:24
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_var: (work@top.a), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
  |vpiProcess:
  \_initial: , line:9:4, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BreakWhile/top.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_assignment: , line:9:12, endln:9:29
      |vpiParent:
      \_initial: , line:9:4, endln:9:30
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_func_call: (test_while), line:9:16, endln:9:29
        |vpiParent:
        \_assignment: , line:9:12, endln:9:29
        |vpiArgument:
        \_constant: , line:9:27, endln:9:28
        |vpiName:test_while
        |vpiFunction:
        \_function: (work@top.test_while), line:2:4, endln:8:15
      |vpiLhs:
      \_ref_obj: (work@top.a), line:9:12, endln:9:13
        |vpiParent:
        \_assignment: , line:9:12, endln:9:29
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_int_var: (work@top.a), line:1:23, endln:1:24
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object '' of type 'initial'
      Object '' of type 'assignment'
        Object 'a' of type 'ref_obj'
        Object 'test_while' of type 'func_call'
          Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'int_typespec'
    Object 'test_while' of type 'function'
      Object '' of type 'int_var'
      Object 'x' of type 'io_decl'
        Object '' of type 'int_typespec'
      Object '' of type 'begin'
        Object '' of type 'while_stmt'
          Object '' of type 'constant'
          Object '' of type 'begin'
            Object '' of type 'if_stmt'
              Object '' of type 'operation'
                Object 'x' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'break_stmt'
            Object '' of type 'assignment'
              Object 'x' of type 'ref_obj'
              Object '' of type 'operation'
                Object 'x' of type 'ref_obj'
                Object '' of type 'constant'
        Object '' of type 'return_stmt'
          Object 'x' of type 'ref_obj'
    Object 'a' of type 'int_var'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/BreakWhile/top.sv:1.1-10.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:1.23-1.24> str='\a' output signed port=1 range=[0:0]
        AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/BreakWhile/top.sv:2.4-8.15> str='\test_while'
        AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:2.23-2.26> str='\test_while' signed range=[0:0]
          AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:2.42-2.43> str='\x' input signed port=2 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:7.8-7.17>
          AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$whiledecl_block0'
            AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
              AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_WHILE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$loop0'
              AST_LOGIC_AND <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_LOGIC_NOT <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.18-6.11> str='$loop0'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                  AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CASE <UHDM-integration-tests/tests/BreakWhile/top.sv:4.12-4.31>
                  AST_REDUCE_BOOL <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                    AST_GT <UHDM-integration-tests/tests/BreakWhile/top.sv:4.16-4.23>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:4.16-4.17> str='\x'
                      AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000001100100'(32) signed range=[31:0] int=100
                  AST_COND <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                        AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
                        AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_CASE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                  AST_COND <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                    AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
                    AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.13> str='\x'
                        AST_SHIFT_LEFT <UHDM-integration-tests/tests/BreakWhile/top.sv:5.16-5.22>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:5.16-5.17> str='\x'
                          AST_TO_UNSIGNED <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:7.8-7.14>
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> str='\test_while'
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:7.15-7.16> str='\x'
      AST_INITIAL <UHDM-integration-tests/tests/BreakWhile/top.sv:9.4-9.30>
        AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:9.4-9.30>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:9.12-9.29>
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:9.12-9.13> str='\a'
            AST_FCALL <UHDM-integration-tests/tests/BreakWhile/top.sv:9.16-9.29> str='\top.test_while'
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(a);
      output signed [31:0] a;
      /** AST_FUNCTION **/
      initial
        a = /** AST_FCALL **/;
    endmodule
--- END OF AST DUMP ---
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.x' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22.
Warning: wire '\test_while$func$UHDM-integration-tests/tests/BreakWhile/top.sv:9$1.$result' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:7.8-7.14.
Warning: wire '\a' is assigned in a block at UHDM-integration-tests/tests/BreakWhile/top.sv:9.12-9.29.
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/BreakWhile/top.sv:1.1-10.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:1.23-1.24> str='\a' output signed basic_prep port=1 range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/BreakWhile/top.sv:2.4-8.15> str='\test_while'
        AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:2.23-2.26> str='\test_while' signed range=[0:0]
          AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:2.42-2.43> str='\x' input signed port=2 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:7.8-7.17>
          AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$whiledecl_block0'
            AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
              AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_WIRE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue' reg range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
            AST_WHILE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$loop0'
              AST_LOGIC_AND <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                AST_LOGIC_NOT <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
                AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.18-6.11> str='$loop0'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                  AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) range=[31:0]
                AST_CASE <UHDM-integration-tests/tests/BreakWhile/top.sv:4.12-4.31>
                  AST_REDUCE_BOOL <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                    AST_GT <UHDM-integration-tests/tests/BreakWhile/top.sv:4.16-4.23>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:4.16-4.17> str='\x'
                      AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000001100100'(32) signed range=[31:0] int=100
                  AST_COND <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                        AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$break'
                        AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_CASE <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13> str='$continue'
                  AST_COND <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                    AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='0'(1) range=[0:0]
                    AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:3.8-3.13>
                      AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.22>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:5.12-5.13> str='\x'
                        AST_SHIFT_LEFT <UHDM-integration-tests/tests/BreakWhile/top.sv:5.16-5.22>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:5.16-5.17> str='\x'
                          AST_TO_UNSIGNED <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:7.8-7.14>
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:0.0-0.0> str='\test_while'
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:7.15-7.16> str='\x'
      AST_INITIAL <UHDM-integration-tests/tests/BreakWhile/top.sv:9.4-9.30> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/BreakWhile/top.sv:9.4-9.30> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BreakWhile/top.sv:9.12-9.29> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/BreakWhile/top.sv:9.12-9.13> str='\a' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/BreakWhile/top.sv:9.16-9.29> bits='00000000000000000000000010000000'(32) signed basic_prep range=[31:0] int=128
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(a);
      output signed [31:0] a;
      /** AST_FUNCTION **/
      initial
        a = 128;
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/BreakWhile/top.sv:9$2'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\a' from process `\top.$proc$UHDM-integration-tests/tests/BreakWhile/top.sv:9$2'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$UHDM-integration-tests/tests/BreakWhile/top.sv:9$2'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== top ===

   Number of wires:                  1
   Number of wire bits:             32
   Number of public wires:           1
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/BreakWhile/top.sv:1.1-10.10" *)
module top(a);
  (* src = "UHDM-integration-tests/tests/BreakWhile/top.sv:1.23-1.24" *)
  output [31:0] a;
  wire [31:0] a;
  assign a = 32'd128;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).

===== 0 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 5 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 10 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 15 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 20 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 25 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 30 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 35 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 40 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 45 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 50 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 55 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 60 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 65 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 70 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 75 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 80 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 85 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 90 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 95 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 100 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 105 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 110 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 115 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 120 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 125 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 130 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 135 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 140 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 145 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 150 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 155 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 160 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 165 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 170 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 175 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 180 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 185 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 190 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 195 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128

===== 200 =====

-- ph1 --

-- ph2 --

-- ph3 --
[top] get \a: 128
[top] get \a: 128

Warnings: 3 unique messages, 9 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
