0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_1/Section_1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_1/Section_1.srcs/sim_1/new/tb.sv,1694816821,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_sv;tb,,uvm,,,,,,
/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1634335535,verilog,,,,,,,,,,,,
