
waypointNavigator.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f2  00800200  00001760  000017f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001760  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000054  008002f2  008002f2  000018e6  2**0
                  ALLOC
  3 .stab         00000024  00000000  00000000  000018e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000001e  00000000  00000000  0000190c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000030  00000000  00000000  0000192a  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000002f8  00000000  00000000  00001960  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002d77  00000000  00000000  00001c58  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000fed  00000000  00000000  000049cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000019e7  00000000  00000000  000059bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007e0  00000000  00000000  000073a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000fb6  00000000  00000000  00007b84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001b96  00000000  00000000  00008b3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000228  00000000  00000000  0000a6d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	ee c0       	rjmp	.+476    	; 0x1de <__ctors_end>
       2:	00 00       	nop
       4:	0c c1       	rjmp	.+536    	; 0x21e <__bad_interrupt>
       6:	00 00       	nop
       8:	0a c1       	rjmp	.+532    	; 0x21e <__bad_interrupt>
       a:	00 00       	nop
       c:	08 c1       	rjmp	.+528    	; 0x21e <__bad_interrupt>
       e:	00 00       	nop
      10:	06 c1       	rjmp	.+524    	; 0x21e <__bad_interrupt>
      12:	00 00       	nop
      14:	04 c1       	rjmp	.+520    	; 0x21e <__bad_interrupt>
      16:	00 00       	nop
      18:	02 c1       	rjmp	.+516    	; 0x21e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	00 c1       	rjmp	.+512    	; 0x21e <__bad_interrupt>
      1e:	00 00       	nop
      20:	fe c0       	rjmp	.+508    	; 0x21e <__bad_interrupt>
      22:	00 00       	nop
      24:	7a c3       	rjmp	.+1780   	; 0x71a <__vector_9>
      26:	00 00       	nop
      28:	fa c0       	rjmp	.+500    	; 0x21e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	f8 c0       	rjmp	.+496    	; 0x21e <__bad_interrupt>
      2e:	00 00       	nop
      30:	f6 c0       	rjmp	.+492    	; 0x21e <__bad_interrupt>
      32:	00 00       	nop
      34:	f4 c0       	rjmp	.+488    	; 0x21e <__bad_interrupt>
      36:	00 00       	nop
      38:	f2 c0       	rjmp	.+484    	; 0x21e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f0 c0       	rjmp	.+480    	; 0x21e <__bad_interrupt>
      3e:	00 00       	nop
      40:	ee c0       	rjmp	.+476    	; 0x21e <__bad_interrupt>
      42:	00 00       	nop
      44:	ec c0       	rjmp	.+472    	; 0x21e <__bad_interrupt>
      46:	00 00       	nop
      48:	ea c0       	rjmp	.+468    	; 0x21e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	e8 c0       	rjmp	.+464    	; 0x21e <__bad_interrupt>
      4e:	00 00       	nop
      50:	e6 c0       	rjmp	.+460    	; 0x21e <__bad_interrupt>
      52:	00 00       	nop
      54:	e4 c0       	rjmp	.+456    	; 0x21e <__bad_interrupt>
      56:	00 00       	nop
      58:	e2 c0       	rjmp	.+452    	; 0x21e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	4a c5       	rjmp	.+2708   	; 0xaf2 <__vector_23>
      5e:	00 00       	nop
      60:	de c0       	rjmp	.+444    	; 0x21e <__bad_interrupt>
      62:	00 00       	nop
      64:	dc c0       	rjmp	.+440    	; 0x21e <__bad_interrupt>
      66:	00 00       	nop
      68:	da c0       	rjmp	.+436    	; 0x21e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	d8 c0       	rjmp	.+432    	; 0x21e <__bad_interrupt>
      6e:	00 00       	nop
      70:	d6 c0       	rjmp	.+428    	; 0x21e <__bad_interrupt>
      72:	00 00       	nop
      74:	d4 c0       	rjmp	.+424    	; 0x21e <__bad_interrupt>
      76:	00 00       	nop
      78:	d2 c0       	rjmp	.+420    	; 0x21e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d0 c0       	rjmp	.+416    	; 0x21e <__bad_interrupt>
      7e:	00 00       	nop
      80:	ce c0       	rjmp	.+412    	; 0x21e <__bad_interrupt>
      82:	00 00       	nop
      84:	cc c0       	rjmp	.+408    	; 0x21e <__bad_interrupt>
      86:	00 00       	nop
      88:	ca c0       	rjmp	.+404    	; 0x21e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	c8 c0       	rjmp	.+400    	; 0x21e <__bad_interrupt>
      8e:	00 00       	nop
      90:	c6 c0       	rjmp	.+396    	; 0x21e <__bad_interrupt>
      92:	00 00       	nop
      94:	c4 c0       	rjmp	.+392    	; 0x21e <__bad_interrupt>
      96:	00 00       	nop
      98:	c2 c0       	rjmp	.+388    	; 0x21e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c0 c0       	rjmp	.+384    	; 0x21e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	be c0       	rjmp	.+380    	; 0x21e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	bc c0       	rjmp	.+376    	; 0x21e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ba c0       	rjmp	.+372    	; 0x21e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	b8 c0       	rjmp	.+368    	; 0x21e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	b6 c0       	rjmp	.+364    	; 0x21e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b4 c0       	rjmp	.+360    	; 0x21e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b2 c0       	rjmp	.+356    	; 0x21e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b0 c0       	rjmp	.+352    	; 0x21e <__bad_interrupt>
      be:	00 00       	nop
      c0:	ae c0       	rjmp	.+348    	; 0x21e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	ac c0       	rjmp	.+344    	; 0x21e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	aa c0       	rjmp	.+340    	; 0x21e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	a8 c0       	rjmp	.+336    	; 0x21e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	a6 c0       	rjmp	.+332    	; 0x21e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a4 c0       	rjmp	.+328    	; 0x21e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a2 c0       	rjmp	.+324    	; 0x21e <__bad_interrupt>
      da:	00 00       	nop
      dc:	a0 c0       	rjmp	.+320    	; 0x21e <__bad_interrupt>
      de:	00 00       	nop
      e0:	9e c0       	rjmp	.+316    	; 0x21e <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	00 40       	sbci	r16, 0x00	; 0
      e6:	7a 10       	cpse	r7, r10
      e8:	f3 5a       	subi	r31, 0xA3	; 163
      ea:	00 a0       	ldd	r0, Z+32	; 0x20
      ec:	72 4e       	sbci	r23, 0xE2	; 226
      ee:	18 09       	sbc	r17, r8
      f0:	00 10       	cpse	r0, r0
      f2:	a5 d4       	rcall	.+2378   	; 0xa3e <_Z9rx_updatev+0x128>
      f4:	e8 00       	.word	0x00e8	; ????
      f6:	00 e8       	ldi	r16, 0x80	; 128
      f8:	76 48       	sbci	r23, 0x86	; 134
      fa:	17 00       	.word	0x0017	; ????
      fc:	00 e4       	ldi	r16, 0x40	; 64
      fe:	0b 54       	subi	r16, 0x4B	; 75
     100:	02 00       	.word	0x0002	; ????
     102:	00 ca       	rjmp	.-3072   	; 0xfffff504 <__eeprom_end+0xff7ef504>
     104:	9a 3b       	cpi	r25, 0xBA	; 186
     106:	00 00       	nop
     108:	00 e1       	ldi	r16, 0x10	; 16
     10a:	f5 05       	cpc	r31, r5
     10c:	00 00       	nop
     10e:	80 96       	adiw	r24, 0x20	; 32
     110:	98 00       	.word	0x0098	; ????
     112:	00 00       	nop
     114:	40 42       	sbci	r20, 0x20	; 32
     116:	0f 00       	.word	0x000f	; ????
     118:	00 00       	nop
     11a:	a0 86       	std	Z+8, r10	; 0x08
     11c:	01 00       	.word	0x0001	; ????
     11e:	00 00       	nop
     120:	10 27       	eor	r17, r16
     122:	00 00       	nop
     124:	00 00       	nop
     126:	e8 03       	fmulsu	r22, r16
     128:	00 00       	nop
     12a:	00 00       	nop
     12c:	64 00       	.word	0x0064	; ????
     12e:	00 00       	nop
     130:	00 00       	nop
     132:	0a 00       	.word	0x000a	; ????
     134:	00 00       	nop
     136:	00 00       	nop
     138:	01 00       	.word	0x0001	; ????
     13a:	00 00       	nop
     13c:	00 00       	nop
     13e:	2c 76       	andi	r18, 0x6C	; 108
     140:	d8 88       	ldd	r13, Y+16	; 0x10
     142:	dc 67       	ori	r29, 0x7C	; 124
     144:	4f 08       	sbc	r4, r15
     146:	23 df       	rcall	.-442    	; 0xffffff8e <__eeprom_end+0xff7eff8e>
     148:	c1 df       	rcall	.-126    	; 0xcc <__SREG__+0x8d>
     14a:	ae 59       	subi	r26, 0x9E	; 158
     14c:	e1 b1       	in	r30, 0x01	; 1
     14e:	b7 96       	adiw	r30, 0x27	; 39
     150:	e5 e3       	ldi	r30, 0x35	; 53
     152:	e4 53       	subi	r30, 0x34	; 52
     154:	c6 3a       	cpi	r28, 0xA6	; 166
     156:	e6 51       	subi	r30, 0x16	; 22
     158:	99 76       	andi	r25, 0x69	; 105
     15a:	96 e8       	ldi	r25, 0x86	; 134
     15c:	e6 c2       	rjmp	.+1484   	; 0x72a <__vector_9+0x10>
     15e:	84 26       	eor	r8, r20
     160:	eb 89       	ldd	r30, Y+19	; 0x13
     162:	8c 9b       	sbis	0x11, 4	; 17
     164:	62 ed       	ldi	r22, 0xD2	; 210
     166:	40 7c       	andi	r20, 0xC0	; 192
     168:	6f fc       	.word	0xfc6f	; ????
     16a:	ef bc       	out	0x2f, r14	; 47
     16c:	9c 9f       	mul	r25, r28
     16e:	40 f2       	brcs	.-112    	; 0x100 <__trampolines_end+0x1c>
     170:	ba a5       	ldd	r27, Y+42	; 0x2a
     172:	6f a5       	ldd	r22, Y+47	; 0x2f
     174:	f4 90       	lpm	r15, Z
     176:	05 5a       	subi	r16, 0xA5	; 165
     178:	2a f7       	brpl	.-54     	; 0x144 <__trampolines_end+0x60>
     17a:	5c 93       	st	X, r21
     17c:	6b 6c       	ori	r22, 0xCB	; 203
     17e:	f9 67       	ori	r31, 0x79	; 121
     180:	6d c1       	rjmp	.+730    	; 0x45c <_Z22altimeter_start_heightv+0x32>
     182:	1b fc       	.word	0xfc1b	; ????
     184:	e0 e4       	ldi	r30, 0x40	; 64
     186:	0d 47       	sbci	r16, 0x7D	; 125
     188:	fe f5       	brtc	.+126    	; 0x208 <__do_clear_bss>
     18a:	20 e6       	ldi	r18, 0x60	; 96
     18c:	b5 00       	.word	0x00b5	; ????
     18e:	d0 ed       	ldi	r29, 0xD0	; 208
     190:	90 2e       	mov	r9, r16
     192:	03 00       	.word	0x0003	; ????
     194:	94 35       	cpi	r25, 0x54	; 84
     196:	77 05       	cpc	r23, r7
     198:	00 80       	ld	r0, Z
     19a:	84 1e       	adc	r8, r20
     19c:	08 00       	.word	0x0008	; ????
     19e:	00 20       	and	r0, r0
     1a0:	4e 0a       	sbc	r4, r30
     1a2:	00 00       	nop
     1a4:	00 c8       	rjmp	.-4096   	; 0xfffff1a6 <__eeprom_end+0xff7ef1a6>
     1a6:	0c 33       	cpi	r16, 0x3C	; 60
     1a8:	33 33       	cpi	r19, 0x33	; 51
     1aa:	33 0f       	add	r19, r19
     1ac:	98 6e       	ori	r25, 0xE8	; 232
     1ae:	12 83       	std	Z+2, r17	; 0x02
     1b0:	11 41       	sbci	r17, 0x11	; 17
     1b2:	ef 8d       	ldd	r30, Y+31	; 0x1f
     1b4:	21 14       	cp	r2, r1
     1b6:	89 3b       	cpi	r24, 0xB9	; 185
     1b8:	e6 55       	subi	r30, 0x56	; 86
     1ba:	16 cf       	rjmp	.-468    	; 0xffffffe8 <__eeprom_end+0xff7effe8>
     1bc:	fe e6       	ldi	r31, 0x6E	; 110
     1be:	db 18       	sub	r13, r11
     1c0:	d1 84       	ldd	r13, Z+9	; 0x09
     1c2:	4b 38       	cpi	r20, 0x8B	; 139
     1c4:	1b f7       	brvc	.-58     	; 0x18c <__trampolines_end+0xa8>
     1c6:	7c 1d       	adc	r23, r12
     1c8:	90 1d       	adc	r25, r0
     1ca:	a4 bb       	out	0x14, r26	; 20
     1cc:	e4 24       	eor	r14, r4
     1ce:	20 32       	cpi	r18, 0x20	; 32
     1d0:	84 72       	andi	r24, 0x24	; 36
     1d2:	5e 22       	and	r5, r30
     1d4:	81 00       	.word	0x0081	; ????
     1d6:	c9 f1       	breq	.+114    	; 0x24a <i2c_rep_start+0x8>
     1d8:	24 ec       	ldi	r18, 0xC4	; 196
     1da:	a1 e5       	ldi	r26, 0x51	; 81
     1dc:	3d 27       	eor	r19, r29

000001de <__ctors_end>:
     1de:	11 24       	eor	r1, r1
     1e0:	1f be       	out	0x3f, r1	; 63
     1e2:	cf ef       	ldi	r28, 0xFF	; 255
     1e4:	d1 e2       	ldi	r29, 0x21	; 33
     1e6:	de bf       	out	0x3e, r29	; 62
     1e8:	cd bf       	out	0x3d, r28	; 61
     1ea:	00 e0       	ldi	r16, 0x00	; 0
     1ec:	0c bf       	out	0x3c, r16	; 60

000001ee <__do_copy_data>:
     1ee:	12 e0       	ldi	r17, 0x02	; 2
     1f0:	a0 e0       	ldi	r26, 0x00	; 0
     1f2:	b2 e0       	ldi	r27, 0x02	; 2
     1f4:	e0 e6       	ldi	r30, 0x60	; 96
     1f6:	f7 e1       	ldi	r31, 0x17	; 23
     1f8:	00 e0       	ldi	r16, 0x00	; 0
     1fa:	0b bf       	out	0x3b, r16	; 59
     1fc:	02 c0       	rjmp	.+4      	; 0x202 <__do_copy_data+0x14>
     1fe:	07 90       	elpm	r0, Z+
     200:	0d 92       	st	X+, r0
     202:	a2 3f       	cpi	r26, 0xF2	; 242
     204:	b1 07       	cpc	r27, r17
     206:	d9 f7       	brne	.-10     	; 0x1fe <__do_copy_data+0x10>

00000208 <__do_clear_bss>:
     208:	23 e0       	ldi	r18, 0x03	; 3
     20a:	a2 ef       	ldi	r26, 0xF2	; 242
     20c:	b2 e0       	ldi	r27, 0x02	; 2
     20e:	01 c0       	rjmp	.+2      	; 0x212 <.do_clear_bss_start>

00000210 <.do_clear_bss_loop>:
     210:	1d 92       	st	X+, r1

00000212 <.do_clear_bss_start>:
     212:	a6 34       	cpi	r26, 0x46	; 70
     214:	b2 07       	cpc	r27, r18
     216:	e1 f7       	brne	.-8      	; 0x210 <.do_clear_bss_loop>
     218:	bb d5       	rcall	.+2934   	; 0xd90 <main>
     21a:	0c 94 ae 0b 	jmp	0x175c	; 0x175c <_exit>

0000021e <__bad_interrupt>:
     21e:	f0 ce       	rjmp	.-544    	; 0x0 <__vectors>

00000220 <i2c_delay_T2>:
;*************************************************************************
	.stabs	"",100,0,0,i2c_delay_T2
	.stabs	"i2cmaster.S",100,0,0,i2c_delay_T2
	.func i2c_delay_T2	; delay 5.0 microsec with 4 Mhz crystal	
i2c_delay_T2:        ; 4 cycles
	rjmp 1f      ; 2   "
     220:	00 c0       	rjmp	.+0      	; 0x222 <i2c_delay_T2+0x2>
1:	rjmp 2f      ; 2   "
     222:	00 c0       	rjmp	.+0      	; 0x224 <i2c_delay_T2+0x4>
2:	rjmp 3f      ; 2   "
     224:	00 c0       	rjmp	.+0      	; 0x226 <i2c_delay_T2+0x6>
3:	rjmp 4f      ; 2   "
     226:	00 c0       	rjmp	.+0      	; 0x228 <i2c_delay_T2+0x8>
4:	rjmp 5f      ; 2   "
     228:	00 c0       	rjmp	.+0      	; 0x22a <i2c_delay_T2+0xa>
5: 	rjmp 6f      ; 2   "
     22a:	00 c0       	rjmp	.+0      	; 0x22c <i2c_delay_T2+0xc>
6:	nop          ; 1   "
     22c:	00 00       	nop
	ret          ; 3   "
     22e:	08 95       	ret

00000230 <i2c_init>:
; extern void i2c_init(void)
;*************************************************************************
	.global i2c_init
	.func i2c_init
i2c_init:
	cbi SDA_DDR,SDA		;release SDA
     230:	51 98       	cbi	0x0a, 1	; 10
	cbi SCL_DDR,SCL		;release SCL
     232:	50 98       	cbi	0x0a, 0	; 10
	cbi SDA_OUT,SDA
     234:	59 98       	cbi	0x0b, 1	; 11
	cbi SCL_OUT,SCL
     236:	58 98       	cbi	0x0b, 0	; 11
	ret
     238:	08 95       	ret

0000023a <i2c_start>:
;*************************************************************************

	.global i2c_start
	.func   i2c_start
i2c_start:
	sbi 	SDA_DDR,SDA	;force SDA low
     23a:	51 9a       	sbi	0x0a, 1	; 10
	rcall 	i2c_delay_T2	;delay T/2
     23c:	f1 df       	rcall	.-30     	; 0x220 <i2c_delay_T2>
	
	rcall 	i2c_write	;write address
     23e:	1d c0       	rjmp	.+58     	; 0x27a <i2c_write>
	ret
     240:	08 95       	ret

00000242 <i2c_rep_start>:
;*************************************************************************

	.global i2c_rep_start
	.func	i2c_rep_start
i2c_rep_start:
	sbi	SCL_DDR,SCL	;force SCL low
     242:	50 9a       	sbi	0x0a, 0	; 10
	rcall 	i2c_delay_T2	;delay  T/2
     244:	ed df       	rcall	.-38     	; 0x220 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     246:	51 98       	cbi	0x0a, 1	; 10
	rcall	i2c_delay_T2	;delay T/2
     248:	eb df       	rcall	.-42     	; 0x220 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     24a:	50 98       	cbi	0x0a, 0	; 10
	rcall 	i2c_delay_T2	;delay  T/2
     24c:	e9 df       	rcall	.-46     	; 0x220 <i2c_delay_T2>
	sbi 	SDA_DDR,SDA	;force SDA low
     24e:	51 9a       	sbi	0x0a, 1	; 10
	rcall 	i2c_delay_T2	;delay	T/2
     250:	e7 df       	rcall	.-50     	; 0x220 <i2c_delay_T2>
	
	rcall	i2c_write	;write address
     252:	13 c0       	rjmp	.+38     	; 0x27a <i2c_write>
	ret
     254:	08 95       	ret

00000256 <i2c_start_wait>:
;*************************************************************************

	.global i2c_start_wait
	.func   i2c_start_wait
i2c_start_wait:
	mov	__tmp_reg__,r24
     256:	08 2e       	mov	r0, r24

00000258 <i2c_start_wait1>:
i2c_start_wait1:
	sbi 	SDA_DDR,SDA	;force SDA low
     258:	51 9a       	sbi	0x0a, 1	; 10
	rcall 	i2c_delay_T2	;delay T/2
     25a:	e2 df       	rcall	.-60     	; 0x220 <i2c_delay_T2>
	mov	r24,__tmp_reg__
     25c:	80 2d       	mov	r24, r0
	rcall 	i2c_write	;write address
     25e:	0d d0       	rcall	.+26     	; 0x27a <i2c_write>
	tst	r24		;if device not busy -> done
     260:	88 23       	and	r24, r24
	breq	i2c_start_wait_done
     262:	11 f0       	breq	.+4      	; 0x268 <i2c_start_wait_done>
	rcall	i2c_stop	;terminate write operation
     264:	02 d0       	rcall	.+4      	; 0x26a <i2c_stop>
	rjmp	i2c_start_wait1	;device busy, poll ack again
     266:	f8 cf       	rjmp	.-16     	; 0x258 <i2c_start_wait1>

00000268 <i2c_start_wait_done>:
i2c_start_wait_done:
	ret
     268:	08 95       	ret

0000026a <i2c_stop>:
;*************************************************************************

	.global	i2c_stop
	.func	i2c_stop
i2c_stop:
	sbi	SCL_DDR,SCL	;force SCL low
     26a:	50 9a       	sbi	0x0a, 0	; 10
	sbi	SDA_DDR,SDA	;force SDA low
     26c:	51 9a       	sbi	0x0a, 1	; 10
	rcall	i2c_delay_T2	;delay T/2
     26e:	d8 df       	rcall	.-80     	; 0x220 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     270:	50 98       	cbi	0x0a, 0	; 10
	rcall	i2c_delay_T2	;delay T/2
     272:	d6 df       	rcall	.-84     	; 0x220 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     274:	51 98       	cbi	0x0a, 1	; 10
	rcall	i2c_delay_T2	;delay T/2
     276:	d4 cf       	rjmp	.-88     	; 0x220 <i2c_delay_T2>
	ret
     278:	08 95       	ret

0000027a <i2c_write>:
;	data = r24,  return = r25(=0):r24
;*************************************************************************
	.global i2c_write
	.func	i2c_write
i2c_write:
	sec			;set carry flag
     27a:	08 94       	sec
	rol 	r24		;shift in carry and out bit one
     27c:	88 1f       	adc	r24, r24
	rjmp	i2c_write_first
     27e:	01 c0       	rjmp	.+2      	; 0x282 <i2c_write_first>

00000280 <i2c_write_bit>:
i2c_write_bit:
	lsl	r24		;if transmit register empty
     280:	88 0f       	add	r24, r24

00000282 <i2c_write_first>:
i2c_write_first:
	breq	i2c_get_ack
     282:	59 f0       	breq	.+22     	; 0x29a <i2c_get_ack>
	sbi	SCL_DDR,SCL	;force SCL low
     284:	50 9a       	sbi	0x0a, 0	; 10
	brcc	i2c_write_low
     286:	18 f4       	brcc	.+6      	; 0x28e <i2c_write_low>
	nop
     288:	00 00       	nop
	cbi	SDA_DDR,SDA	;release SDA
     28a:	51 98       	cbi	0x0a, 1	; 10
	rjmp	i2c_write_high
     28c:	02 c0       	rjmp	.+4      	; 0x292 <i2c_write_high>

0000028e <i2c_write_low>:
i2c_write_low:
	sbi	SDA_DDR,SDA	;force SDA low
     28e:	51 9a       	sbi	0x0a, 1	; 10
	rjmp	i2c_write_high
     290:	00 c0       	rjmp	.+0      	; 0x292 <i2c_write_high>

00000292 <i2c_write_high>:
i2c_write_high:
	rcall 	i2c_delay_T2	;delay T/2
     292:	c6 df       	rcall	.-116    	; 0x220 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     294:	50 98       	cbi	0x0a, 0	; 10
	rcall	i2c_delay_T2	;delay T/2
     296:	c4 df       	rcall	.-120    	; 0x220 <i2c_delay_T2>
	rjmp	i2c_write_bit
     298:	f3 cf       	rjmp	.-26     	; 0x280 <i2c_write_bit>

0000029a <i2c_get_ack>:
	
i2c_get_ack:
	sbi	SCL_DDR,SCL	;force SCL low
     29a:	50 9a       	sbi	0x0a, 0	; 10
	cbi	SDA_DDR,SDA	;release SDA
     29c:	51 98       	cbi	0x0a, 1	; 10
	rcall	i2c_delay_T2	;delay T/2
     29e:	c0 df       	rcall	.-128    	; 0x220 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     2a0:	50 98       	cbi	0x0a, 0	; 10

000002a2 <i2c_ack_wait>:
i2c_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high (in case wait states are inserted)
     2a2:	48 9b       	sbis	0x09, 0	; 9
	rjmp	i2c_ack_wait
     2a4:	fe cf       	rjmp	.-4      	; 0x2a2 <i2c_ack_wait>
	
	clr	r24		;return 0
     2a6:	88 27       	eor	r24, r24
	sbic	SDA_IN,SDA	;if SDA high -> return 1
     2a8:	49 99       	sbic	0x09, 1	; 9
	ldi	r24,1
     2aa:	81 e0       	ldi	r24, 0x01	; 1
	rcall	i2c_delay_T2	;delay T/2
     2ac:	b9 df       	rcall	.-142    	; 0x220 <i2c_delay_T2>
	clr	r25
     2ae:	99 27       	eor	r25, r25
	ret
     2b0:	08 95       	ret

000002b2 <i2c_readNak>:
	.global i2c_readAck
	.global i2c_readNak
	.global i2c_read		
	.func	i2c_read
i2c_readNak:
	clr	r24
     2b2:	88 27       	eor	r24, r24
	rjmp	i2c_read
     2b4:	01 c0       	rjmp	.+2      	; 0x2b8 <i2c_read>

000002b6 <i2c_readAck>:
i2c_readAck:
	ldi	r24,0x01
     2b6:	81 e0       	ldi	r24, 0x01	; 1

000002b8 <i2c_read>:
i2c_read:
	ldi	r23,0x01	;data = 0x01
     2b8:	71 e0       	ldi	r23, 0x01	; 1

000002ba <i2c_read_bit>:
i2c_read_bit:
	sbi	SCL_DDR,SCL	;force SCL low
     2ba:	50 9a       	sbi	0x0a, 0	; 10
	cbi	SDA_DDR,SDA	;release SDA (from previous ACK)
     2bc:	51 98       	cbi	0x0a, 1	; 10
	rcall	i2c_delay_T2	;delay T/2
     2be:	b0 df       	rcall	.-160    	; 0x220 <i2c_delay_T2>
	
	cbi	SCL_DDR,SCL	;release SCL
     2c0:	50 98       	cbi	0x0a, 0	; 10
	rcall	i2c_delay_T2	;delay T/2
     2c2:	ae df       	rcall	.-164    	; 0x220 <i2c_delay_T2>

000002c4 <i2c_read_stretch>:
	
i2c_read_stretch:
    sbis SCL_IN, SCL        ;loop until SCL is high (allow slave to stretch SCL)
     2c4:	48 9b       	sbis	0x09, 0	; 9
    rjmp	i2c_read_stretch
     2c6:	fe cf       	rjmp	.-4      	; 0x2c4 <i2c_read_stretch>
    	
	clc			;clear carry flag
     2c8:	88 94       	clc
	sbic	SDA_IN,SDA	;if SDA is high
     2ca:	49 99       	sbic	0x09, 1	; 9
	sec			;  set carry flag
     2cc:	08 94       	sec
	
	rol	r23		;store bit
     2ce:	77 1f       	adc	r23, r23
	brcc	i2c_read_bit	;while receive register not full
     2d0:	a0 f7       	brcc	.-24     	; 0x2ba <i2c_read_bit>

000002d2 <i2c_put_ack>:
	
i2c_put_ack:
	sbi	SCL_DDR,SCL	;force SCL low	
     2d2:	50 9a       	sbi	0x0a, 0	; 10
	cpi	r24,1
     2d4:	81 30       	cpi	r24, 0x01	; 1
	breq	i2c_put_ack_low	;if (ack=0)
     2d6:	11 f0       	breq	.+4      	; 0x2dc <i2c_put_ack_low>
	cbi	SDA_DDR,SDA	;      release SDA
     2d8:	51 98       	cbi	0x0a, 1	; 10
	rjmp	i2c_put_ack_high
     2da:	01 c0       	rjmp	.+2      	; 0x2de <i2c_put_ack_high>

000002dc <i2c_put_ack_low>:
i2c_put_ack_low:                ;else
	sbi	SDA_DDR,SDA	;      force SDA low
     2dc:	51 9a       	sbi	0x0a, 1	; 10

000002de <i2c_put_ack_high>:
i2c_put_ack_high:
	rcall	i2c_delay_T2	;delay T/2
     2de:	a0 df       	rcall	.-192    	; 0x220 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     2e0:	50 98       	cbi	0x0a, 0	; 10

000002e2 <i2c_put_ack_wait>:
i2c_put_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high
     2e2:	48 9b       	sbis	0x09, 0	; 9
	rjmp	i2c_put_ack_wait
     2e4:	fe cf       	rjmp	.-4      	; 0x2e2 <i2c_put_ack_wait>
	rcall	i2c_delay_T2	;delay T/2
     2e6:	9c df       	rcall	.-200    	; 0x220 <i2c_delay_T2>
	mov	r24,r23
     2e8:	87 2f       	mov	r24, r23
	clr	r25
     2ea:	99 27       	eor	r25, r25
	ret
     2ec:	08 95       	ret

000002ee <_Z26altimeter_get_start_heightv>:
}

//getter for start height
float altimeter_get_start_height()
{
	return start_height;
     2ee:	60 91 f2 02 	lds	r22, 0x02F2
     2f2:	70 91 f3 02 	lds	r23, 0x02F3
     2f6:	80 91 f4 02 	lds	r24, 0x02F4
     2fa:	90 91 f5 02 	lds	r25, 0x02F5
}
     2fe:	08 95       	ret

00000300 <_Z16enableEventFlagsv>:

//Enables the pressure and temp measurement event flags so that we can
//test against them. This is recommended in datasheet during setup.
void enableEventFlags()
{
	i2c_start_wait(MPL3115a2+I2C_WRITE);
     300:	80 ec       	ldi	r24, 0xC0	; 192
     302:	a9 df       	rcall	.-174    	; 0x256 <i2c_start_wait>
	i2c_write(PT_DATA_CFG);
     304:	83 e1       	ldi	r24, 0x13	; 19
     306:	b9 df       	rcall	.-142    	; 0x27a <i2c_write>
	i2c_write(0x07);
     308:	87 e0       	ldi	r24, 0x07	; 7
     30a:	b7 cf       	rjmp	.-146    	; 0x27a <i2c_write>
     30c:	08 95       	ret

0000030e <_Z8IIC_Readh>:
}

byte IIC_Read(byte regAddr)
{
     30e:	cf 93       	push	r28
     310:	c8 2f       	mov	r28, r24
	// This function reads one byte over IIC
	
	i2c_rep_start(MPL3115a2+I2C_WRITE);
     312:	80 ec       	ldi	r24, 0xC0	; 192
     314:	96 df       	rcall	.-212    	; 0x242 <i2c_rep_start>
	i2c_write(regAddr);
     316:	8c 2f       	mov	r24, r28
     318:	b0 df       	rcall	.-160    	; 0x27a <i2c_write>
	
	i2c_rep_start(MPL3115a2+I2C_READ);
     31a:	81 ec       	ldi	r24, 0xC1	; 193
     31c:	92 df       	rcall	.-220    	; 0x242 <i2c_rep_start>
	return i2c_readNak();
     31e:	c9 df       	rcall	.-110    	; 0x2b2 <i2c_readNak>
}
     320:	cf 91       	pop	r28
     322:	08 95       	ret

00000324 <_Z9IIC_Writehh>:

void IIC_Write(byte regAddr, byte value)
{
     324:	cf 93       	push	r28
     326:	df 93       	push	r29
     328:	d8 2f       	mov	r29, r24
     32a:	c6 2f       	mov	r28, r22
	i2c_start_wait(MPL3115a2+I2C_WRITE);
     32c:	80 ec       	ldi	r24, 0xC0	; 192
     32e:	93 df       	rcall	.-218    	; 0x256 <i2c_start_wait>
	i2c_write(regAddr);
     330:	8d 2f       	mov	r24, r29
     332:	a3 df       	rcall	.-186    	; 0x27a <i2c_write>
	i2c_write(value);
     334:	8c 2f       	mov	r24, r28
     336:	a1 df       	rcall	.-190    	; 0x27a <i2c_write>
	i2c_stop();
     338:	98 df       	rcall	.-208    	; 0x26a <i2c_stop>
     33a:	df 91       	pop	r29
     33c:	cf 91       	pop	r28
     33e:	08 95       	ret

00000340 <_Z24altimeter_toggle_oneShotv>:
}

void altimeter_toggle_oneShot(void) 
{ 
	//read CTRL_REG1
	uint8_t tempSetting = IIC_Read(CTRL_REG1);
     340:	86 e2       	ldi	r24, 0x26	; 38
     342:	e5 df       	rcall	.-54     	; 0x30e <_Z8IIC_Readh>
	
	//Clear OST bit
	tempSetting &= ~(1<<1);
     344:	68 2f       	mov	r22, r24
     346:	6d 7f       	andi	r22, 0xFD	; 253
	IIC_Write(CTRL_REG1,tempSetting);
     348:	86 e2       	ldi	r24, 0x26	; 38
     34a:	ec df       	rcall	.-40     	; 0x324 <_Z9IIC_Writehh>
	
	//read CTRL_REG1
	tempSetting = IIC_Read(CTRL_REG1);
     34c:	86 e2       	ldi	r24, 0x26	; 38
     34e:	df df       	rcall	.-66     	; 0x30e <_Z8IIC_Readh>
	
	//set OST bit
	tempSetting |= (1<<1);
     350:	68 2f       	mov	r22, r24
     352:	62 60       	ori	r22, 0x02	; 2
	IIC_Write(CTRL_REG1,tempSetting); 
     354:	86 e2       	ldi	r24, 0x26	; 38
     356:	e6 cf       	rjmp	.-52     	; 0x324 <_Z9IIC_Writehh>
     358:	08 95       	ret

0000035a <_Z20altimeter_get_metresv>:
	
	return start_height;
}

float altimeter_get_metres(void)
{
     35a:	cf 92       	push	r12
     35c:	df 92       	push	r13
     35e:	ef 92       	push	r14
     360:	ff 92       	push	r15
     362:	cf 93       	push	r28
     364:	df 93       	push	r29
	float altitude = -999;
	
	altimeter_toggle_oneShot();
     366:	ec df       	rcall	.-40     	; 0x340 <_Z24altimeter_toggle_oneShotv>
	
	int counter = 0;
	
	while((IIC_Read(STATUS) & (1<<1)) == 0)
     368:	c9 e5       	ldi	r28, 0x59	; 89
     36a:	d2 e0       	ldi	r29, 0x02	; 2
     36c:	0a c0       	rjmp	.+20     	; 0x382 <_Z20altimeter_get_metresv+0x28>
     36e:	21 97       	sbiw	r28, 0x01	; 1
	{
		if(++counter > 600) return (-999);
     370:	20 97       	sbiw	r28, 0x00	; 0
     372:	09 f4       	brne	.+2      	; 0x376 <_Z20altimeter_get_metresv+0x1c>
     374:	4b c0       	rjmp	.+150    	; 0x40c <_Z20altimeter_get_metresv+0xb2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     376:	8f e9       	ldi	r24, 0x9F	; 159
     378:	9f e0       	ldi	r25, 0x0F	; 15
     37a:	01 97       	sbiw	r24, 0x01	; 1
     37c:	f1 f7       	brne	.-4      	; 0x37a <_Z20altimeter_get_metresv+0x20>
     37e:	00 c0       	rjmp	.+0      	; 0x380 <_Z20altimeter_get_metresv+0x26>
     380:	00 00       	nop
	
	altimeter_toggle_oneShot();
	
	int counter = 0;
	
	while((IIC_Read(STATUS) & (1<<1)) == 0)
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	c4 df       	rcall	.-120    	; 0x30e <_Z8IIC_Readh>
     386:	81 ff       	sbrs	r24, 1
     388:	f2 cf       	rjmp	.-28     	; 0x36e <_Z20altimeter_get_metresv+0x14>
		if(++counter > 600) return (-999);
		_delay_ms(1);
	}
	//_delay_ms(100);
	
	i2c_start_wait(MPL3115a2+I2C_WRITE);
     38a:	80 ec       	ldi	r24, 0xC0	; 192
     38c:	64 df       	rcall	.-312    	; 0x256 <i2c_start_wait>
	i2c_write(OUT_P_MSB);
     38e:	81 e0       	ldi	r24, 0x01	; 1
     390:	74 df       	rcall	.-280    	; 0x27a <i2c_write>
	i2c_rep_start(MPL3115a2+I2C_READ);
     392:	81 ec       	ldi	r24, 0xC1	; 193
     394:	56 df       	rcall	.-340    	; 0x242 <i2c_rep_start>
	
	int8_t msbA,csbA,lsbA = 0x00; 
	
	msbA = i2c_readAck();
     396:	8f df       	rcall	.-226    	; 0x2b6 <i2c_readAck>
     398:	f8 2e       	mov	r15, r24
	csbA = i2c_readAck();
     39a:	8d df       	rcall	.-230    	; 0x2b6 <i2c_readAck>
     39c:	d8 2f       	mov	r29, r24
	lsbA = i2c_readNak();	
     39e:	89 df       	rcall	.-238    	; 0x2b2 <i2c_readNak>
     3a0:	c8 2f       	mov	r28, r24
	i2c_stop();
     3a2:	63 df       	rcall	.-314    	; 0x26a <i2c_stop>
	
	altimeter_toggle_oneShot();
     3a4:	cd df       	rcall	.-102    	; 0x340 <_Z24altimeter_toggle_oneShotv>
	
	float tempcsb = (lsbA>>4)/16.0;
	
	altitude = (float)( (msbA << 8) | csbA) + tempcsb;
     3a6:	4f 2d       	mov	r20, r15
     3a8:	55 27       	eor	r21, r21
     3aa:	47 fd       	sbrc	r20, 7
     3ac:	50 95       	com	r21
     3ae:	74 2f       	mov	r23, r20
     3b0:	66 27       	eor	r22, r22
     3b2:	2d 2f       	mov	r18, r29
     3b4:	33 27       	eor	r19, r19
     3b6:	27 fd       	sbrc	r18, 7
     3b8:	30 95       	com	r19
     3ba:	62 2b       	or	r22, r18
     3bc:	73 2b       	or	r23, r19
     3be:	88 27       	eor	r24, r24
     3c0:	77 fd       	sbrc	r23, 7
     3c2:	80 95       	com	r24
     3c4:	98 2f       	mov	r25, r24
     3c6:	1c d6       	rcall	.+3128   	; 0x1000 <__floatsisf>
     3c8:	6b 01       	movw	r12, r22
     3ca:	7c 01       	movw	r14, r24
	lsbA = i2c_readNak();	
	i2c_stop();
	
	altimeter_toggle_oneShot();
	
	float tempcsb = (lsbA>>4)/16.0;
     3cc:	6c 2f       	mov	r22, r28
     3ce:	77 27       	eor	r23, r23
     3d0:	67 fd       	sbrc	r22, 7
     3d2:	70 95       	com	r23
     3d4:	75 95       	asr	r23
     3d6:	67 95       	ror	r22
     3d8:	75 95       	asr	r23
     3da:	67 95       	ror	r22
     3dc:	75 95       	asr	r23
     3de:	67 95       	ror	r22
     3e0:	75 95       	asr	r23
     3e2:	67 95       	ror	r22
     3e4:	88 27       	eor	r24, r24
     3e6:	77 fd       	sbrc	r23, 7
     3e8:	80 95       	com	r24
     3ea:	98 2f       	mov	r25, r24
     3ec:	09 d6       	rcall	.+3090   	; 0x1000 <__floatsisf>
     3ee:	20 e0       	ldi	r18, 0x00	; 0
     3f0:	30 e0       	ldi	r19, 0x00	; 0
     3f2:	40 e8       	ldi	r20, 0x80	; 128
     3f4:	5d e3       	ldi	r21, 0x3D	; 61
     3f6:	b8 d6       	rcall	.+3440   	; 0x1168 <__mulsf3>
     3f8:	9b 01       	movw	r18, r22
     3fa:	ac 01       	movw	r20, r24
	
	altitude = (float)( (msbA << 8) | csbA) + tempcsb;
     3fc:	c7 01       	movw	r24, r14
     3fe:	b6 01       	movw	r22, r12
     400:	fc d4       	rcall	.+2552   	; 0xdfa <__addsf3>
	
	return altitude;
     402:	56 2f       	mov	r21, r22
     404:	47 2f       	mov	r20, r23
     406:	38 2f       	mov	r19, r24
     408:	29 2f       	mov	r18, r25
     40a:	04 c0       	rjmp	.+8      	; 0x414 <_Z20altimeter_get_metresv+0xba>
	
	int counter = 0;
	
	while((IIC_Read(STATUS) & (1<<1)) == 0)
	{
		if(++counter > 600) return (-999);
     40c:	50 e0       	ldi	r21, 0x00	; 0
     40e:	40 ec       	ldi	r20, 0xC0	; 192
     410:	39 e7       	ldi	r19, 0x79	; 121
     412:	24 ec       	ldi	r18, 0xC4	; 196
	float tempcsb = (lsbA>>4)/16.0;
	
	altitude = (float)( (msbA << 8) | csbA) + tempcsb;
	
	return altitude;
}
     414:	65 2f       	mov	r22, r21
     416:	74 2f       	mov	r23, r20
     418:	83 2f       	mov	r24, r19
     41a:	92 2f       	mov	r25, r18
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	ff 90       	pop	r15
     422:	ef 90       	pop	r14
     424:	df 90       	pop	r13
     426:	cf 90       	pop	r12
     428:	08 95       	ret

0000042a <_Z22altimeter_start_heightv>:
	
	return success;	
}

float altimeter_start_height()
{
     42a:	cf 92       	push	r12
     42c:	df 92       	push	r13
     42e:	ef 92       	push	r14
     430:	ff 92       	push	r15
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
	float start_height = 0;
	int start_height_samples = 0;
	
	debug_println("Determining Altimeter Start height, sampling for 1s...");
     436:	80 e0       	ldi	r24, 0x00	; 0
     438:	92 e0       	ldi	r25, 0x02	; 2
     43a:	7d d0       	rcall	.+250    	; 0x536 <_Z13debug_printlnPKc>
}

float altimeter_start_height()
{
	float start_height = 0;
	int start_height_samples = 0;
     43c:	c0 e0       	ldi	r28, 0x00	; 0
     43e:	d0 e0       	ldi	r29, 0x00	; 0
	return success;	
}

float altimeter_start_height()
{
	float start_height = 0;
     440:	c1 2c       	mov	r12, r1
     442:	d1 2c       	mov	r13, r1
     444:	76 01       	movw	r14, r12
	int start_height_samples = 0;
	
	debug_println("Determining Altimeter Start height, sampling for 1s...");
	//sample the current height for 1 second
	while(millis()<1000)
     446:	09 c0       	rjmp	.+18     	; 0x45a <_Z22altimeter_start_heightv+0x30>
	{
		start_height += altimeter_get_metres();
     448:	88 df       	rcall	.-240    	; 0x35a <_Z20altimeter_get_metresv>
     44a:	9b 01       	movw	r18, r22
     44c:	ac 01       	movw	r20, r24
     44e:	c7 01       	movw	r24, r14
     450:	b6 01       	movw	r22, r12
     452:	d3 d4       	rcall	.+2470   	; 0xdfa <__addsf3>
     454:	6b 01       	movw	r12, r22
     456:	7c 01       	movw	r14, r24
		start_height_samples += 1;
     458:	21 96       	adiw	r28, 0x01	; 1
	float start_height = 0;
	int start_height_samples = 0;
	
	debug_println("Determining Altimeter Start height, sampling for 1s...");
	//sample the current height for 1 second
	while(millis()<1000)
     45a:	95 d3       	rcall	.+1834   	; 0xb86 <_Z6millisv>
     45c:	68 3e       	cpi	r22, 0xE8	; 232
     45e:	73 40       	sbci	r23, 0x03	; 3
     460:	81 05       	cpc	r24, r1
     462:	91 05       	cpc	r25, r1
     464:	8c f3       	brlt	.-30     	; 0x448 <_Z22altimeter_start_heightv+0x1e>
		start_height += altimeter_get_metres();
		start_height_samples += 1;
	}
	
	//average the height
	start_height = start_height / start_height_samples;
     466:	be 01       	movw	r22, r28
     468:	88 27       	eor	r24, r24
     46a:	77 fd       	sbrc	r23, 7
     46c:	80 95       	com	r24
     46e:	98 2f       	mov	r25, r24
     470:	c7 d5       	rcall	.+2958   	; 0x1000 <__floatsisf>
     472:	9b 01       	movw	r18, r22
     474:	ac 01       	movw	r20, r24
     476:	c7 01       	movw	r24, r14
     478:	b6 01       	movw	r22, r12
     47a:	27 d5       	rcall	.+2638   	; 0xeca <__divsf3>
     47c:	6b 01       	movw	r12, r22
     47e:	7c 01       	movw	r14, r24
	debug_print("Starting height initialised to: ");
     480:	87 e3       	ldi	r24, 0x37	; 55
     482:	92 e0       	ldi	r25, 0x02	; 2
     484:	53 d0       	rcall	.+166    	; 0x52c <_Z11debug_printPKc>
	debug_printf(start_height);
     486:	c7 01       	movw	r24, r14
     488:	b6 01       	movw	r22, r12
     48a:	5f d0       	rcall	.+190    	; 0x54a <_Z12debug_printff>
	debug_println(" m");
     48c:	88 e5       	ldi	r24, 0x58	; 88
     48e:	92 e0       	ldi	r25, 0x02	; 2
     490:	52 d0       	rcall	.+164    	; 0x536 <_Z13debug_printlnPKc>
	
	return start_height;
}
     492:	c7 01       	movw	r24, r14
     494:	b6 01       	movw	r22, r12
     496:	df 91       	pop	r29
     498:	cf 91       	pop	r28
     49a:	ff 90       	pop	r15
     49c:	ef 90       	pop	r14
     49e:	df 90       	pop	r13
     4a0:	cf 90       	pop	r12
     4a2:	08 95       	ret

000004a4 <_Z16setModeAltimeterv>:
}

void setModeAltimeter()
{
	//read CTRL_REG1
	uint8_t tempSetting = IIC_Read(CTRL_REG1);
     4a4:	86 e2       	ldi	r24, 0x26	; 38
     4a6:	33 df       	rcall	.-410    	; 0x30e <_Z8IIC_Readh>
	
	tempSetting |= (1<<7);	//set ALT bit
     4a8:	68 2f       	mov	r22, r24
     4aa:	60 68       	ori	r22, 0x80	; 128
	
	IIC_Write(CTRL_REG1,tempSetting);
     4ac:	86 e2       	ldi	r24, 0x26	; 38
     4ae:	3a cf       	rjmp	.-396    	; 0x324 <_Z9IIC_Writehh>
     4b0:	08 95       	ret

000004b2 <_Z17setOversampleRateh>:
}

void setOversampleRate(uint8_t sampleRate)
{
     4b2:	cf 93       	push	r28
     4b4:	c8 2f       	mov	r28, r24
     4b6:	88 30       	cpi	r24, 0x08	; 8
     4b8:	08 f0       	brcs	.+2      	; 0x4bc <_Z17setOversampleRateh+0xa>
     4ba:	c7 e0       	ldi	r28, 0x07	; 7
	if(sampleRate > 7) sampleRate = 7;	//OS cannot be large than 0b.0111
	sampleRate <<= 3;
	
	//read CTRL_REG1
	uint8_t tempSetting = IIC_Read(CTRL_REG1);
     4bc:	86 e2       	ldi	r24, 0x26	; 38
     4be:	27 df       	rcall	.-434    	; 0x30e <_Z8IIC_Readh>
	
	tempSetting &= 0b11000111; //Clear out old OS bits
     4c0:	87 7c       	andi	r24, 0xC7	; 199
}

void setOversampleRate(uint8_t sampleRate)
{
	if(sampleRate > 7) sampleRate = 7;	//OS cannot be large than 0b.0111
	sampleRate <<= 3;
     4c2:	cc 0f       	add	r28, r28
     4c4:	cc 0f       	add	r28, r28
     4c6:	cc 0f       	add	r28, r28
	
	//read CTRL_REG1
	uint8_t tempSetting = IIC_Read(CTRL_REG1);
	
	tempSetting &= 0b11000111; //Clear out old OS bits
	tempSetting |= sampleRate; //Mask in new OS bits
     4c8:	68 2f       	mov	r22, r24
     4ca:	6c 2b       	or	r22, r28
	
	IIC_Write(CTRL_REG1,tempSetting);
     4cc:	86 e2       	ldi	r24, 0x26	; 38
     4ce:	2a df       	rcall	.-428    	; 0x324 <_Z9IIC_Writehh>
	
}
     4d0:	cf 91       	pop	r28
     4d2:	08 95       	ret

000004d4 <_Z14altimeter_initv>:
float temperature = 0.;
float start_height = 0;

bool altimeter_init()
{
	i2c_init();
     4d4:	ad de       	rcall	.-678    	; 0x230 <i2c_init>
	bool success = true;
	
	if(IIC_Read(WHO_AM_I) == 196)
     4d6:	8c e0       	ldi	r24, 0x0C	; 12
     4d8:	1a df       	rcall	.-460    	; 0x30e <_Z8IIC_Readh>
     4da:	84 3c       	cpi	r24, 0xC4	; 196
     4dc:	c1 f4       	brne	.+48     	; 0x50e <_Z14altimeter_initv+0x3a>
	{
		debug_println("Altimeter connected correctly!");
     4de:	8b e5       	ldi	r24, 0x5B	; 91
     4e0:	92 e0       	ldi	r25, 0x02	; 2
     4e2:	29 d0       	rcall	.+82     	; 0x536 <_Z13debug_printlnPKc>
		success = false;
	}
	
	if(success)
	{
		setModeAltimeter();
     4e4:	df df       	rcall	.-66     	; 0x4a4 <_Z16setModeAltimeterv>
		setOversampleRate(7);
     4e6:	87 e0       	ldi	r24, 0x07	; 7
     4e8:	e4 df       	rcall	.-56     	; 0x4b2 <_Z17setOversampleRateh>
		enableEventFlags();
     4ea:	0a df       	rcall	.-492    	; 0x300 <_Z16enableEventFlagsv>
	
		
		start_height = altimeter_start_height();
     4ec:	9e df       	rcall	.-196    	; 0x42a <_Z22altimeter_start_heightv>
     4ee:	60 93 f2 02 	sts	0x02F2, r22
     4f2:	70 93 f3 02 	sts	0x02F3, r23
     4f6:	80 93 f4 02 	sts	0x02F4, r24
     4fa:	90 93 f5 02 	sts	0x02F5, r25
		
		if(start_height == -999)
     4fe:	20 e0       	ldi	r18, 0x00	; 0
     500:	30 ec       	ldi	r19, 0xC0	; 192
     502:	49 e7       	ldi	r20, 0x79	; 121
     504:	54 ec       	ldi	r21, 0xC4	; 196
     506:	dd d4       	rcall	.+2490   	; 0xec2 <__cmpsf2>
     508:	88 23       	and	r24, r24
     50a:	59 f0       	breq	.+22     	; 0x522 <_Z14altimeter_initv+0x4e>
     50c:	05 c0       	rjmp	.+10     	; 0x518 <_Z14altimeter_initv+0x44>
	{
		debug_println("Altimeter connected correctly!");
	}
	else
	{
		debug_println("Altimeter not connected!");
     50e:	8a e7       	ldi	r24, 0x7A	; 122
     510:	92 e0       	ldi	r25, 0x02	; 2
     512:	11 d0       	rcall	.+34     	; 0x536 <_Z13debug_printlnPKc>
		success = false;
     514:	80 e0       	ldi	r24, 0x00	; 0
     516:	08 95       	ret
		
		if(start_height == -999)
			success = false;
			
		if(success)
			debug_println("Altimeter initialised correctly!");
     518:	83 e9       	ldi	r24, 0x93	; 147
     51a:	92 e0       	ldi	r25, 0x02	; 2
     51c:	0c d0       	rcall	.+24     	; 0x536 <_Z13debug_printlnPKc>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	08 95       	ret
		else
			debug_println("Altimeter failed to initialise!");
     522:	84 eb       	ldi	r24, 0xB4	; 180
     524:	92 e0       	ldi	r25, 0x02	; 2
     526:	07 d0       	rcall	.+14     	; 0x536 <_Z13debug_printlnPKc>
     528:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	return success;	
}
     52a:	08 95       	ret

0000052c <_Z11debug_printPKc>:
	{
		char string[10]; 
		itoa(debugNum,string,10);
		debug_print(string);		
	}
}
     52c:	bc 01       	movw	r22, r24
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	e8 c3       	rjmp	.+2000   	; 0xd04 <_Z15USART_putstringiPKc>
     534:	08 95       	ret

00000536 <_Z13debug_printlnPKc>:
     536:	bc 01       	movw	r22, r24
     538:	80 e0       	ldi	r24, 0x00	; 0
     53a:	90 e0       	ldi	r25, 0x00	; 0
     53c:	e3 d3       	rcall	.+1990   	; 0xd04 <_Z15USART_putstringiPKc>
     53e:	64 ed       	ldi	r22, 0xD4	; 212
     540:	72 e0       	ldi	r23, 0x02	; 2
     542:	80 e0       	ldi	r24, 0x00	; 0
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	de c3       	rjmp	.+1980   	; 0xd04 <_Z15USART_putstringiPKc>
     548:	08 95       	ret

0000054a <_Z12debug_printff>:

void debug_printf(float debugNum)
{
     54a:	0f 93       	push	r16
     54c:	1f 93       	push	r17
     54e:	cf 93       	push	r28
     550:	df 93       	push	r29
     552:	cd b7       	in	r28, 0x3d	; 61
     554:	de b7       	in	r29, 0x3e	; 62
     556:	64 97       	sbiw	r28, 0x14	; 20
     558:	0f b6       	in	r0, 0x3f	; 63
     55a:	f8 94       	cli
     55c:	de bf       	out	0x3e, r29	; 62
     55e:	0f be       	out	0x3f, r0	; 63
     560:	cd bf       	out	0x3d, r28	; 61
	if(DEBUG_ENABLE == true)
	{
		char string[20];
		dtostrf(debugNum,10,5,string);
     562:	8e 01       	movw	r16, r28
     564:	0f 5f       	subi	r16, 0xFF	; 255
     566:	1f 4f       	sbci	r17, 0xFF	; 255
     568:	25 e0       	ldi	r18, 0x05	; 5
     56a:	4a e0       	ldi	r20, 0x0A	; 10
     56c:	82 d6       	rcall	.+3332   	; 0x1272 <dtostrf>
		debug_print(string);
     56e:	c8 01       	movw	r24, r16
     570:	dd df       	rcall	.-70     	; 0x52c <_Z11debug_printPKc>
	}
}
     572:	64 96       	adiw	r28, 0x14	; 20
     574:	0f b6       	in	r0, 0x3f	; 63
     576:	f8 94       	cli
     578:	de bf       	out	0x3e, r29	; 62
     57a:	0f be       	out	0x3f, r0	; 63
     57c:	cd bf       	out	0x3d, r28	; 61
     57e:	df 91       	pop	r29
     580:	cf 91       	pop	r28
     582:	1f 91       	pop	r17
     584:	0f 91       	pop	r16
     586:	08 95       	ret

00000588 <_Z24quad_output_set_throttlei>:
	RUDDER_OUT = rudder;
}

void quad_output_set_gear(int gear)
{
	GEAR_OUT = gear;
     588:	90 93 a9 00 	sts	0x00A9, r25
     58c:	80 93 a8 00 	sts	0x00A8, r24
     590:	bc 01       	movw	r22, r24
     592:	88 27       	eor	r24, r24
     594:	77 fd       	sbrc	r23, 7
     596:	80 95       	com	r24
     598:	98 2f       	mov	r25, r24
     59a:	32 d5       	rcall	.+2660   	; 0x1000 <__floatsisf>
     59c:	60 93 f6 02 	sts	0x02F6, r22
     5a0:	70 93 f7 02 	sts	0x02F7, r23
     5a4:	80 93 f8 02 	sts	0x02F8, r24
     5a8:	90 93 f9 02 	sts	0x02F9, r25
     5ac:	08 95       	ret

000005ae <_Z16quad_output_initv>:
     5ae:	8f 92       	push	r8
     5b0:	9f 92       	push	r9
     5b2:	af 92       	push	r10
     5b4:	bf 92       	push	r11
     5b6:	cf 92       	push	r12
     5b8:	df 92       	push	r13
     5ba:	ef 92       	push	r14
     5bc:	ff 92       	push	r15
     5be:	0f 93       	push	r16
     5c0:	1f 93       	push	r17
     5c2:	cf 93       	push	r28
     5c4:	df 93       	push	r29
     5c6:	8f ef       	ldi	r24, 0xFF	; 255
     5c8:	80 93 01 01 	sts	0x0101, r24
     5cc:	8d b9       	out	0x0d, r24	; 13
     5ce:	8f e3       	ldi	r24, 0x3F	; 63
     5d0:	9c e9       	ldi	r25, 0x9C	; 156
     5d2:	90 93 a7 00 	sts	0x00A7, r25
     5d6:	80 93 a6 00 	sts	0x00A6, r24
     5da:	38 ea       	ldi	r19, 0xA8	; 168
     5dc:	30 93 a0 00 	sts	0x00A0, r19
     5e0:	22 e1       	ldi	r18, 0x12	; 18
     5e2:	20 93 a1 00 	sts	0x00A1, r18
     5e6:	90 93 97 00 	sts	0x0097, r25
     5ea:	80 93 96 00 	sts	0x0096, r24
     5ee:	30 93 90 00 	sts	0x0090, r19
     5f2:	20 93 91 00 	sts	0x0091, r18
     5f6:	c6 eb       	ldi	r28, 0xB6	; 182
     5f8:	d3 e0       	ldi	r29, 0x03	; 3
     5fa:	d0 93 a9 00 	sts	0x00A9, r29
     5fe:	c0 93 a8 00 	sts	0x00A8, r28
     602:	0f 2e       	mov	r0, r31
     604:	fa ea       	ldi	r31, 0xAA	; 170
     606:	8f 2e       	mov	r8, r31
     608:	91 2c       	mov	r9, r1
     60a:	f0 2d       	mov	r31, r0
     60c:	f4 01       	movw	r30, r8
     60e:	d1 83       	std	Z+1, r29	; 0x01
     610:	c0 83       	st	Z, r28
     612:	0f 2e       	mov	r0, r31
     614:	fc ea       	ldi	r31, 0xAC	; 172
     616:	af 2e       	mov	r10, r31
     618:	b1 2c       	mov	r11, r1
     61a:	f0 2d       	mov	r31, r0
     61c:	f5 01       	movw	r30, r10
     61e:	d1 83       	std	Z+1, r29	; 0x01
     620:	c0 83       	st	Z, r28
     622:	0f 2e       	mov	r0, r31
     624:	f8 e9       	ldi	r31, 0x98	; 152
     626:	cf 2e       	mov	r12, r31
     628:	d1 2c       	mov	r13, r1
     62a:	f0 2d       	mov	r31, r0
     62c:	f6 01       	movw	r30, r12
     62e:	d1 83       	std	Z+1, r29	; 0x01
     630:	c0 83       	st	Z, r28
     632:	0f 2e       	mov	r0, r31
     634:	fa e9       	ldi	r31, 0x9A	; 154
     636:	ef 2e       	mov	r14, r31
     638:	f1 2c       	mov	r15, r1
     63a:	f0 2d       	mov	r31, r0
     63c:	f7 01       	movw	r30, r14
     63e:	d1 83       	std	Z+1, r29	; 0x01
     640:	c0 83       	st	Z, r28
     642:	0c e9       	ldi	r16, 0x9C	; 156
     644:	10 e0       	ldi	r17, 0x00	; 0
     646:	f8 01       	movw	r30, r16
     648:	d1 83       	std	Z+1, r29	; 0x01
     64a:	c0 83       	st	Z, r28
     64c:	86 eb       	ldi	r24, 0xB6	; 182
     64e:	93 e0       	ldi	r25, 0x03	; 3
     650:	9b df       	rcall	.-202    	; 0x588 <_Z24quad_output_set_throttlei>
     652:	f4 01       	movw	r30, r8
     654:	d1 83       	std	Z+1, r29	; 0x01
     656:	c0 83       	st	Z, r28
     658:	f5 01       	movw	r30, r10
     65a:	d1 83       	std	Z+1, r29	; 0x01
     65c:	c0 83       	st	Z, r28
     65e:	f6 01       	movw	r30, r12
     660:	d1 83       	std	Z+1, r29	; 0x01
     662:	c0 83       	st	Z, r28
     664:	f7 01       	movw	r30, r14
     666:	d1 83       	std	Z+1, r29	; 0x01
     668:	c0 83       	st	Z, r28
     66a:	f8 01       	movw	r30, r16
     66c:	d1 83       	std	Z+1, r29	; 0x01
     66e:	c0 83       	st	Z, r28
     670:	df 91       	pop	r29
     672:	cf 91       	pop	r28
     674:	1f 91       	pop	r17
     676:	0f 91       	pop	r16
     678:	ff 90       	pop	r15
     67a:	ef 90       	pop	r14
     67c:	df 90       	pop	r13
     67e:	cf 90       	pop	r12
     680:	bf 90       	pop	r11
     682:	af 90       	pop	r10
     684:	9f 90       	pop	r9
     686:	8f 90       	pop	r8
     688:	08 95       	ret

0000068a <_Z23quad_output_passthroughbbbbbb>:
     68a:	ef 92       	push	r14
     68c:	0f 93       	push	r16
     68e:	1f 93       	push	r17
     690:	cf 93       	push	r28
     692:	df 93       	push	r29
     694:	16 2f       	mov	r17, r22
     696:	d4 2f       	mov	r29, r20
     698:	c2 2f       	mov	r28, r18
     69a:	88 23       	and	r24, r24
     69c:	11 f0       	breq	.+4      	; 0x6a2 <_Z23quad_output_passthroughbbbbbb+0x18>
     69e:	fc d1       	rcall	.+1016   	; 0xa98 <_Z15rx_get_throttlev>
     6a0:	73 df       	rcall	.-282    	; 0x588 <_Z24quad_output_set_throttlei>
     6a2:	11 23       	and	r17, r17
     6a4:	31 f0       	breq	.+12     	; 0x6b2 <_Z23quad_output_passthroughbbbbbb+0x28>
     6a6:	fd d1       	rcall	.+1018   	; 0xaa2 <_Z14rx_get_aileronv>
     6a8:	78 d4       	rcall	.+2288   	; 0xf9a <__fixsfsi>
     6aa:	70 93 ab 00 	sts	0x00AB, r23
     6ae:	60 93 aa 00 	sts	0x00AA, r22
     6b2:	dd 23       	and	r29, r29
     6b4:	31 f0       	breq	.+12     	; 0x6c2 <_Z23quad_output_passthroughbbbbbb+0x38>
     6b6:	fd d1       	rcall	.+1018   	; 0xab2 <_Z15rx_get_elevatorv>
     6b8:	70 d4       	rcall	.+2272   	; 0xf9a <__fixsfsi>
     6ba:	70 93 ad 00 	sts	0x00AD, r23
     6be:	60 93 ac 00 	sts	0x00AC, r22
     6c2:	cc 23       	and	r28, r28
     6c4:	31 f0       	breq	.+12     	; 0x6d2 <_Z23quad_output_passthroughbbbbbb+0x48>
     6c6:	fd d1       	rcall	.+1018   	; 0xac2 <_Z13rx_get_rudderv>
     6c8:	68 d4       	rcall	.+2256   	; 0xf9a <__fixsfsi>
     6ca:	70 93 99 00 	sts	0x0099, r23
     6ce:	60 93 98 00 	sts	0x0098, r22
     6d2:	00 23       	and	r16, r16
     6d4:	31 f0       	breq	.+12     	; 0x6e2 <_Z23quad_output_passthroughbbbbbb+0x58>
     6d6:	fd d1       	rcall	.+1018   	; 0xad2 <_Z11rx_get_gearv>
     6d8:	60 d4       	rcall	.+2240   	; 0xf9a <__fixsfsi>
     6da:	70 93 9b 00 	sts	0x009B, r23
     6de:	60 93 9a 00 	sts	0x009A, r22
     6e2:	ee 20       	and	r14, r14
     6e4:	31 f0       	breq	.+12     	; 0x6f2 <_Z23quad_output_passthroughbbbbbb+0x68>
     6e6:	fd d1       	rcall	.+1018   	; 0xae2 <_Z10rx_get_auxv>
     6e8:	58 d4       	rcall	.+2224   	; 0xf9a <__fixsfsi>
     6ea:	70 93 9d 00 	sts	0x009D, r23
     6ee:	60 93 9c 00 	sts	0x009C, r22
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ef 90       	pop	r14
     6fc:	08 95       	ret

000006fe <_Z19quad_output_set_auxi>:
}

void quad_output_set_aux(int aux)
{
	AUX_OUT = aux;
     6fe:	90 93 9d 00 	sts	0x009D, r25
     702:	80 93 9c 00 	sts	0x009C, r24
     706:	08 95       	ret

00000708 <_Z24quad_output_get_throttlev>:


//getters for outputs
float quad_output_get_throttle()
{
	return throttle_out;
     708:	60 91 f6 02 	lds	r22, 0x02F6
     70c:	70 91 f7 02 	lds	r23, 0x02F7
     710:	80 91 f8 02 	lds	r24, 0x02F8
     714:	90 91 f9 02 	lds	r25, 0x02F9
     718:	08 95       	ret

0000071a <__vector_9>:

volatile uint8_t portHistory = 0x00;     // default is low

//Pin Change Interrupt for reading Channel Values
ISR(PCINT0_vect)
{
     71a:	1f 92       	push	r1
     71c:	0f 92       	push	r0
     71e:	0f b6       	in	r0, 0x3f	; 63
     720:	0f 92       	push	r0
     722:	11 24       	eor	r1, r1
     724:	0b b6       	in	r0, 0x3b	; 59
     726:	0f 92       	push	r0
     728:	2f 93       	push	r18
     72a:	3f 93       	push	r19
     72c:	4f 93       	push	r20
     72e:	5f 93       	push	r21
     730:	6f 93       	push	r22
     732:	7f 93       	push	r23
     734:	8f 93       	push	r24
     736:	9f 93       	push	r25
     738:	af 93       	push	r26
     73a:	bf 93       	push	r27
     73c:	cf 93       	push	r28
     73e:	ef 93       	push	r30
     740:	ff 93       	push	r31
	uint8_t changedBits;
	
	//determine which pin on RX_PORT changed:
	changedBits = RX_PORT ^ portHistory;
     742:	83 b1       	in	r24, 0x03	; 3
     744:	c0 91 07 03 	lds	r28, 0x0307
     748:	c8 27       	eor	r28, r24
	portHistory = RX_PORT;
     74a:	83 b1       	in	r24, 0x03	; 3
     74c:	80 93 07 03 	sts	0x0307, r24
	
	
	//Now, operate for that pin:
	
	if(changedBits & (1 << THROTTLE_IN_PIN))	//if the pin assigned to throttle has changed (high->low or low->high)
     750:	c0 ff       	sbrs	r28, 0
     752:	1c c0       	rjmp	.+56     	; 0x78c <__vector_9+0x72>
	{
		if(RX_PORT & (1<<THROTTLE_IN_PIN))	//if the pin is high
     754:	18 9b       	sbis	0x03, 0	; 3
     756:	0a c0       	rjmp	.+20     	; 0x76c <__vector_9+0x52>
		{
			ulThrottleStart = micros();	//note the current time
     758:	23 d2       	rcall	.+1094   	; 0xba0 <_Z6microsv>
     75a:	60 93 28 03 	sts	0x0328, r22
     75e:	70 93 29 03 	sts	0x0329, r23
     762:	80 93 2a 03 	sts	0x032A, r24
     766:	90 93 2b 03 	sts	0x032B, r25
     76a:	10 c0       	rjmp	.+32     	; 0x78c <__vector_9+0x72>
		}
		else	//if the pin has gone low
		{
			unThrottleInShared = (uint16_t)(micros()-ulThrottleStart);		//we are interested in how long it was high for
     76c:	19 d2       	rcall	.+1074   	; 0xba0 <_Z6microsv>
     76e:	20 91 28 03 	lds	r18, 0x0328
     772:	30 91 29 03 	lds	r19, 0x0329
     776:	62 1b       	sub	r22, r18
     778:	73 0b       	sbc	r23, r19
     77a:	70 93 38 03 	sts	0x0338, r23
     77e:	60 93 37 03 	sts	0x0337, r22
			rxUpdateFlagsShared |= THROTTLE_FLAG;		//and we need to let our code know that there is new data for the throttle
     782:	80 91 2c 03 	lds	r24, 0x032C
     786:	81 60       	ori	r24, 0x01	; 1
     788:	80 93 2c 03 	sts	0x032C, r24
		}
	}
	
	if(changedBits & (1 << AILERON_IN_PIN))
     78c:	c1 ff       	sbrs	r28, 1
     78e:	1c c0       	rjmp	.+56     	; 0x7c8 <__vector_9+0xae>
	{
		if(RX_PORT & (1<<AILERON_IN_PIN))
     790:	19 9b       	sbis	0x03, 1	; 3
     792:	0a c0       	rjmp	.+20     	; 0x7a8 <__vector_9+0x8e>
		{
			ulAileronStart = micros();
     794:	05 d2       	rcall	.+1034   	; 0xba0 <_Z6microsv>
     796:	60 93 24 03 	sts	0x0324, r22
     79a:	70 93 25 03 	sts	0x0325, r23
     79e:	80 93 26 03 	sts	0x0326, r24
     7a2:	90 93 27 03 	sts	0x0327, r25
     7a6:	10 c0       	rjmp	.+32     	; 0x7c8 <__vector_9+0xae>
		}
		else
		{
			unAileronInShared = (uint16_t)(micros()-ulAileronStart);
     7a8:	fb d1       	rcall	.+1014   	; 0xba0 <_Z6microsv>
     7aa:	20 91 24 03 	lds	r18, 0x0324
     7ae:	30 91 25 03 	lds	r19, 0x0325
     7b2:	62 1b       	sub	r22, r18
     7b4:	73 0b       	sbc	r23, r19
     7b6:	70 93 36 03 	sts	0x0336, r23
     7ba:	60 93 35 03 	sts	0x0335, r22
			rxUpdateFlagsShared |= AILERON_FLAG;
     7be:	80 91 2c 03 	lds	r24, 0x032C
     7c2:	82 60       	ori	r24, 0x02	; 2
     7c4:	80 93 2c 03 	sts	0x032C, r24
		}
	}
	
	if(changedBits & (1 << ELEVATOR_IN_PIN))
     7c8:	c2 ff       	sbrs	r28, 2
     7ca:	1c c0       	rjmp	.+56     	; 0x804 <__vector_9+0xea>
	{
		if(RX_PORT & (1<<ELEVATOR_IN_PIN))
     7cc:	1a 9b       	sbis	0x03, 2	; 3
     7ce:	0a c0       	rjmp	.+20     	; 0x7e4 <__vector_9+0xca>
		{
			ulElevatorStart = micros();
     7d0:	e7 d1       	rcall	.+974    	; 0xba0 <_Z6microsv>
     7d2:	60 93 20 03 	sts	0x0320, r22
     7d6:	70 93 21 03 	sts	0x0321, r23
     7da:	80 93 22 03 	sts	0x0322, r24
     7de:	90 93 23 03 	sts	0x0323, r25
     7e2:	10 c0       	rjmp	.+32     	; 0x804 <__vector_9+0xea>
		}
		else
		{
			unElevatorInShared = (uint16_t)(micros()-ulElevatorStart);
     7e4:	dd d1       	rcall	.+954    	; 0xba0 <_Z6microsv>
     7e6:	20 91 20 03 	lds	r18, 0x0320
     7ea:	30 91 21 03 	lds	r19, 0x0321
     7ee:	62 1b       	sub	r22, r18
     7f0:	73 0b       	sbc	r23, r19
     7f2:	70 93 34 03 	sts	0x0334, r23
     7f6:	60 93 33 03 	sts	0x0333, r22
			rxUpdateFlagsShared |= ELEVATOR_FLAG;
     7fa:	80 91 2c 03 	lds	r24, 0x032C
     7fe:	84 60       	ori	r24, 0x04	; 4
     800:	80 93 2c 03 	sts	0x032C, r24
		}
	}
	
	if(changedBits & (1 << RUDDER_IN_PIN))
     804:	c3 ff       	sbrs	r28, 3
     806:	1c c0       	rjmp	.+56     	; 0x840 <__vector_9+0x126>
	{
		if(RX_PORT & (1<<RUDDER_IN_PIN))
     808:	1b 9b       	sbis	0x03, 3	; 3
     80a:	0a c0       	rjmp	.+20     	; 0x820 <__vector_9+0x106>
		{
			ulRudderStart = micros();
     80c:	c9 d1       	rcall	.+914    	; 0xba0 <_Z6microsv>
     80e:	60 93 1c 03 	sts	0x031C, r22
     812:	70 93 1d 03 	sts	0x031D, r23
     816:	80 93 1e 03 	sts	0x031E, r24
     81a:	90 93 1f 03 	sts	0x031F, r25
     81e:	10 c0       	rjmp	.+32     	; 0x840 <__vector_9+0x126>
		}
		else
		{
			unRudderInShared = (uint16_t)(micros()-ulRudderStart);
     820:	bf d1       	rcall	.+894    	; 0xba0 <_Z6microsv>
     822:	20 91 1c 03 	lds	r18, 0x031C
     826:	30 91 1d 03 	lds	r19, 0x031D
     82a:	62 1b       	sub	r22, r18
     82c:	73 0b       	sbc	r23, r19
     82e:	70 93 32 03 	sts	0x0332, r23
     832:	60 93 31 03 	sts	0x0331, r22
			rxUpdateFlagsShared |= RUDDER_FLAG;
     836:	80 91 2c 03 	lds	r24, 0x032C
     83a:	88 60       	ori	r24, 0x08	; 8
     83c:	80 93 2c 03 	sts	0x032C, r24
		}
	}
	
	if(changedBits & (1 << GEAR_IN_PIN))
     840:	c4 ff       	sbrs	r28, 4
     842:	1c c0       	rjmp	.+56     	; 0x87c <__vector_9+0x162>
	{
		if(RX_PORT & (1<<GEAR_IN_PIN))
     844:	1c 9b       	sbis	0x03, 4	; 3
     846:	0a c0       	rjmp	.+20     	; 0x85c <__vector_9+0x142>
		{
			ulGearStart = micros();
     848:	ab d1       	rcall	.+854    	; 0xba0 <_Z6microsv>
     84a:	60 93 18 03 	sts	0x0318, r22
     84e:	70 93 19 03 	sts	0x0319, r23
     852:	80 93 1a 03 	sts	0x031A, r24
     856:	90 93 1b 03 	sts	0x031B, r25
     85a:	10 c0       	rjmp	.+32     	; 0x87c <__vector_9+0x162>
		}
		else
		{
			unGearInShared = (uint16_t)(micros()-ulGearStart);
     85c:	a1 d1       	rcall	.+834    	; 0xba0 <_Z6microsv>
     85e:	20 91 18 03 	lds	r18, 0x0318
     862:	30 91 19 03 	lds	r19, 0x0319
     866:	62 1b       	sub	r22, r18
     868:	73 0b       	sbc	r23, r19
     86a:	70 93 30 03 	sts	0x0330, r23
     86e:	60 93 2f 03 	sts	0x032F, r22
			rxUpdateFlagsShared |= GEAR_FLAG;
     872:	80 91 2c 03 	lds	r24, 0x032C
     876:	80 61       	ori	r24, 0x10	; 16
     878:	80 93 2c 03 	sts	0x032C, r24
		}
	}
	
	if(changedBits & (1 << AUX_IN_PIN))
     87c:	c5 ff       	sbrs	r28, 5
     87e:	1c c0       	rjmp	.+56     	; 0x8b8 <__vector_9+0x19e>
	{
		if(RX_PORT & (1<<AUX_IN_PIN))
     880:	1d 9b       	sbis	0x03, 5	; 3
     882:	0a c0       	rjmp	.+20     	; 0x898 <__vector_9+0x17e>
		{
			ulAuxStart = micros();
     884:	8d d1       	rcall	.+794    	; 0xba0 <_Z6microsv>
     886:	60 93 14 03 	sts	0x0314, r22
     88a:	70 93 15 03 	sts	0x0315, r23
     88e:	80 93 16 03 	sts	0x0316, r24
     892:	90 93 17 03 	sts	0x0317, r25
     896:	10 c0       	rjmp	.+32     	; 0x8b8 <__vector_9+0x19e>
		}
		else
		{
			unAuxInShared = (uint16_t)(micros()-ulAuxStart);
     898:	83 d1       	rcall	.+774    	; 0xba0 <_Z6microsv>
     89a:	20 91 14 03 	lds	r18, 0x0314
     89e:	30 91 15 03 	lds	r19, 0x0315
     8a2:	62 1b       	sub	r22, r18
     8a4:	73 0b       	sbc	r23, r19
     8a6:	70 93 2e 03 	sts	0x032E, r23
     8aa:	60 93 2d 03 	sts	0x032D, r22
			rxUpdateFlagsShared |= AUX_FLAG;
     8ae:	80 91 2c 03 	lds	r24, 0x032C
     8b2:	80 62       	ori	r24, 0x20	; 32
     8b4:	80 93 2c 03 	sts	0x032C, r24
		}
	}
}
     8b8:	ff 91       	pop	r31
     8ba:	ef 91       	pop	r30
     8bc:	cf 91       	pop	r28
     8be:	bf 91       	pop	r27
     8c0:	af 91       	pop	r26
     8c2:	9f 91       	pop	r25
     8c4:	8f 91       	pop	r24
     8c6:	7f 91       	pop	r23
     8c8:	6f 91       	pop	r22
     8ca:	5f 91       	pop	r21
     8cc:	4f 91       	pop	r20
     8ce:	3f 91       	pop	r19
     8d0:	2f 91       	pop	r18
     8d2:	0f 90       	pop	r0
     8d4:	0b be       	out	0x3b, r0	; 59
     8d6:	0f 90       	pop	r0
     8d8:	0f be       	out	0x3f, r0	; 63
     8da:	0f 90       	pop	r0
     8dc:	1f 90       	pop	r1
     8de:	18 95       	reti

000008e0 <_Z7rx_initv>:

void rx_init()
{
	//Enable pin change interrupts
	PCMSK0 |= (1<<PCINT0);	//enable PCINT0
     8e0:	eb e6       	ldi	r30, 0x6B	; 107
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	80 81       	ld	r24, Z
     8e6:	81 60       	ori	r24, 0x01	; 1
     8e8:	80 83       	st	Z, r24
	PCMSK0 |= (1<<PCINT1);	//enable PCINT1
     8ea:	80 81       	ld	r24, Z
     8ec:	82 60       	ori	r24, 0x02	; 2
     8ee:	80 83       	st	Z, r24
	PCMSK0 |= (1<<PCINT2);	//enable PCINT2
     8f0:	80 81       	ld	r24, Z
     8f2:	84 60       	ori	r24, 0x04	; 4
     8f4:	80 83       	st	Z, r24
	PCMSK0 |= (1<<PCINT3);	//enable PCINT3
     8f6:	80 81       	ld	r24, Z
     8f8:	88 60       	ori	r24, 0x08	; 8
     8fa:	80 83       	st	Z, r24
	PCMSK0 |= (1<<PCINT4);	//enable PCINT4
     8fc:	80 81       	ld	r24, Z
     8fe:	80 61       	ori	r24, 0x10	; 16
     900:	80 83       	st	Z, r24
	PCMSK0 |= (1<<PCINT5);	//enable PCINT5
     902:	80 81       	ld	r24, Z
     904:	80 62       	ori	r24, 0x20	; 32
     906:	80 83       	st	Z, r24
	PCICR |= (1<<PCIE0);	//enable pin change interrupts 0:7
     908:	e8 e6       	ldi	r30, 0x68	; 104
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	80 81       	ld	r24, Z
     90e:	81 60       	ori	r24, 0x01	; 1
     910:	80 83       	st	Z, r24
	sei(); //enable interrupts
     912:	78 94       	sei
     914:	08 95       	ret

00000916 <_Z9rx_updatev>:
	static uint16_t unAuxIn;
	  
	// local copy of update flags
	static uint8_t rxUpdateFlags;
	  
	if(rxUpdateFlagsShared)
     916:	80 91 2c 03 	lds	r24, 0x032C
     91a:	88 23       	and	r24, r24
     91c:	09 f4       	brne	.+2      	; 0x920 <_Z9rx_updatev+0xa>
     91e:	44 c0       	rjmp	.+136    	; 0x9a8 <_Z9rx_updatev+0x92>
	{
		cli();	//disable all interrupts. Can't have something change now!
     920:	f8 94       	cli
		
		rxUpdateFlags = rxUpdateFlagsShared;	//retrieve data on which channel changed from the volatile variable.
     922:	20 91 2c 03 	lds	r18, 0x032C
     926:	20 93 06 03 	sts	0x0306, r18
		
		if(rxUpdateFlags & THROTTLE_FLAG)
     92a:	20 ff       	sbrs	r18, 0
     92c:	08 c0       	rjmp	.+16     	; 0x93e <_Z9rx_updatev+0x28>
		{
			unThrottleIn = unThrottleInShared;
     92e:	80 91 37 03 	lds	r24, 0x0337
     932:	90 91 38 03 	lds	r25, 0x0338
     936:	90 93 05 03 	sts	0x0305, r25
     93a:	80 93 04 03 	sts	0x0304, r24
		}
		
		if(rxUpdateFlags & AILERON_FLAG)
     93e:	21 ff       	sbrs	r18, 1
     940:	08 c0       	rjmp	.+16     	; 0x952 <_Z9rx_updatev+0x3c>
		{
			unAileronIn = unAileronInShared;
     942:	80 91 35 03 	lds	r24, 0x0335
     946:	90 91 36 03 	lds	r25, 0x0336
     94a:	90 93 03 03 	sts	0x0303, r25
     94e:	80 93 02 03 	sts	0x0302, r24
		}
		
		if(rxUpdateFlags & ELEVATOR_FLAG)
     952:	22 ff       	sbrs	r18, 2
     954:	08 c0       	rjmp	.+16     	; 0x966 <_Z9rx_updatev+0x50>
		{
			unElevatorIn = unElevatorInShared;
     956:	80 91 33 03 	lds	r24, 0x0333
     95a:	90 91 34 03 	lds	r25, 0x0334
     95e:	90 93 01 03 	sts	0x0301, r25
     962:	80 93 00 03 	sts	0x0300, r24
		}
		
		if(rxUpdateFlags & RUDDER_FLAG)
     966:	23 ff       	sbrs	r18, 3
     968:	08 c0       	rjmp	.+16     	; 0x97a <_Z9rx_updatev+0x64>
		{
			unRudderIn = unRudderInShared;
     96a:	80 91 31 03 	lds	r24, 0x0331
     96e:	90 91 32 03 	lds	r25, 0x0332
     972:	90 93 ff 02 	sts	0x02FF, r25
     976:	80 93 fe 02 	sts	0x02FE, r24
		}
		
		if(rxUpdateFlags & GEAR_FLAG)
     97a:	24 ff       	sbrs	r18, 4
     97c:	08 c0       	rjmp	.+16     	; 0x98e <_Z9rx_updatev+0x78>
		{
			unGearIn = unGearInShared;
     97e:	80 91 2f 03 	lds	r24, 0x032F
     982:	90 91 30 03 	lds	r25, 0x0330
     986:	90 93 fd 02 	sts	0x02FD, r25
     98a:	80 93 fc 02 	sts	0x02FC, r24
		}
		
		if(rxUpdateFlags & AUX_FLAG)
     98e:	25 ff       	sbrs	r18, 5
     990:	08 c0       	rjmp	.+16     	; 0x9a2 <_Z9rx_updatev+0x8c>
		{
			unAuxIn = unAuxInShared;
     992:	80 91 2d 03 	lds	r24, 0x032D
     996:	90 91 2e 03 	lds	r25, 0x032E
     99a:	90 93 fb 02 	sts	0x02FB, r25
     99e:	80 93 fa 02 	sts	0x02FA, r24
		}
		
		rxUpdateFlagsShared = 0;
     9a2:	10 92 2c 03 	sts	0x032C, r1
		
		sei();	//all needed data is now in local variables. We can safely re-enable interrupts!
     9a6:	78 94       	sei
		
		}
		
		if(rxUpdateFlags)
     9a8:	80 91 06 03 	lds	r24, 0x0306
     9ac:	88 23       	and	r24, r24
     9ae:	09 f4       	brne	.+2      	; 0x9b2 <_Z9rx_updatev+0x9c>
     9b0:	72 c0       	rjmp	.+228    	; 0xa96 <_Z9rx_updatev+0x180>
		{
			rxInputThrottle = unThrottleIn;
     9b2:	60 91 04 03 	lds	r22, 0x0304
     9b6:	70 91 05 03 	lds	r23, 0x0305
     9ba:	70 93 13 03 	sts	0x0313, r23
     9be:	60 93 12 03 	sts	0x0312, r22
			rxInputAileron = unAileronIn;
     9c2:	80 91 02 03 	lds	r24, 0x0302
     9c6:	90 91 03 03 	lds	r25, 0x0303
     9ca:	90 93 11 03 	sts	0x0311, r25
     9ce:	80 93 10 03 	sts	0x0310, r24
			rxInputElevator = unElevatorIn;
     9d2:	80 91 00 03 	lds	r24, 0x0300
     9d6:	90 91 01 03 	lds	r25, 0x0301
     9da:	90 93 0f 03 	sts	0x030F, r25
     9de:	80 93 0e 03 	sts	0x030E, r24
			rxInputRudder = unRudderIn;
     9e2:	80 91 fe 02 	lds	r24, 0x02FE
     9e6:	90 91 ff 02 	lds	r25, 0x02FF
     9ea:	90 93 0d 03 	sts	0x030D, r25
     9ee:	80 93 0c 03 	sts	0x030C, r24
			rxInputGear = unGearIn;
     9f2:	80 91 fc 02 	lds	r24, 0x02FC
     9f6:	90 91 fd 02 	lds	r25, 0x02FD
     9fa:	90 93 0b 03 	sts	0x030B, r25
     9fe:	80 93 0a 03 	sts	0x030A, r24
			rxInputAux = unAuxIn;
     a02:	80 91 fa 02 	lds	r24, 0x02FA
     a06:	90 91 fb 02 	lds	r25, 0x02FB
     a0a:	90 93 09 03 	sts	0x0309, r25
     a0e:	80 93 08 03 	sts	0x0308, r24
			
			if(RX_VERBOSE_OUTPUT)
			{
				debug_printf(rx_get_throttle());
     a12:	88 27       	eor	r24, r24
     a14:	77 fd       	sbrc	r23, 7
     a16:	80 95       	com	r24
     a18:	98 2f       	mov	r25, r24
     a1a:	f2 d2       	rcall	.+1508   	; 0x1000 <__floatsisf>
     a1c:	96 dd       	rcall	.-1236   	; 0x54a <_Z12debug_printff>
				debug_print("\t");
     a1e:	87 ed       	ldi	r24, 0xD7	; 215
     a20:	92 e0       	ldi	r25, 0x02	; 2
     a22:	84 dd       	rcall	.-1272   	; 0x52c <_Z11debug_printPKc>
	return rxInputThrottle;
}

float rx_get_aileron()
{
	return rxInputAileron;
     a24:	60 91 10 03 	lds	r22, 0x0310
     a28:	70 91 11 03 	lds	r23, 0x0311
     a2c:	80 e0       	ldi	r24, 0x00	; 0
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	e5 d2       	rcall	.+1482   	; 0xffc <__floatunsisf>
			
			if(RX_VERBOSE_OUTPUT)
			{
				debug_printf(rx_get_throttle());
				debug_print("\t");
				debug_printf(rx_get_aileron());
     a32:	8b dd       	rcall	.-1258   	; 0x54a <_Z12debug_printff>
				debug_print("\t");
     a34:	87 ed       	ldi	r24, 0xD7	; 215
     a36:	92 e0       	ldi	r25, 0x02	; 2
     a38:	79 dd       	rcall	.-1294   	; 0x52c <_Z11debug_printPKc>
	return rxInputAileron;
}

float rx_get_elevator()
{
	return rxInputElevator;
     a3a:	60 91 0e 03 	lds	r22, 0x030E
     a3e:	70 91 0f 03 	lds	r23, 0x030F
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	da d2       	rcall	.+1460   	; 0xffc <__floatunsisf>
			{
				debug_printf(rx_get_throttle());
				debug_print("\t");
				debug_printf(rx_get_aileron());
				debug_print("\t");
				debug_printf(rx_get_elevator());
     a48:	80 dd       	rcall	.-1280   	; 0x54a <_Z12debug_printff>
				debug_print("\t");
     a4a:	87 ed       	ldi	r24, 0xD7	; 215
     a4c:	92 e0       	ldi	r25, 0x02	; 2
     a4e:	6e dd       	rcall	.-1316   	; 0x52c <_Z11debug_printPKc>
	return rxInputElevator;
}

float rx_get_rudder()
{
	return rxInputRudder;
     a50:	60 91 0c 03 	lds	r22, 0x030C
     a54:	70 91 0d 03 	lds	r23, 0x030D
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	cf d2       	rcall	.+1438   	; 0xffc <__floatunsisf>
				debug_print("\t");
				debug_printf(rx_get_aileron());
				debug_print("\t");
				debug_printf(rx_get_elevator());
				debug_print("\t");
				debug_printf(rx_get_rudder());
     a5e:	75 dd       	rcall	.-1302   	; 0x54a <_Z12debug_printff>
				debug_print("\t");
     a60:	87 ed       	ldi	r24, 0xD7	; 215
     a62:	92 e0       	ldi	r25, 0x02	; 2
     a64:	63 dd       	rcall	.-1338   	; 0x52c <_Z11debug_printPKc>
	return rxInputRudder;
}

float rx_get_gear()
{
	return rxInputGear;
     a66:	60 91 0a 03 	lds	r22, 0x030A
     a6a:	70 91 0b 03 	lds	r23, 0x030B
     a6e:	80 e0       	ldi	r24, 0x00	; 0
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	c4 d2       	rcall	.+1416   	; 0xffc <__floatunsisf>
				debug_print("\t");
				debug_printf(rx_get_elevator());
				debug_print("\t");
				debug_printf(rx_get_rudder());
				debug_print("\t");
				debug_printf(rx_get_gear());
     a74:	6a dd       	rcall	.-1324   	; 0x54a <_Z12debug_printff>
				debug_print("\t");
     a76:	87 ed       	ldi	r24, 0xD7	; 215
     a78:	92 e0       	ldi	r25, 0x02	; 2
     a7a:	58 dd       	rcall	.-1360   	; 0x52c <_Z11debug_printPKc>
	return rxInputGear;
}

float rx_get_aux()
{
	return rxInputAux;
     a7c:	60 91 08 03 	lds	r22, 0x0308
     a80:	70 91 09 03 	lds	r23, 0x0309
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	b9 d2       	rcall	.+1394   	; 0xffc <__floatunsisf>
				debug_print("\t");
				debug_printf(rx_get_rudder());
				debug_print("\t");
				debug_printf(rx_get_gear());
				debug_print("\t");
				debug_printf(rx_get_aux());
     a8a:	5f dd       	rcall	.-1346   	; 0x54a <_Z12debug_printff>
				debug_print("\n\r");
     a8c:	84 ed       	ldi	r24, 0xD4	; 212
     a8e:	92 e0       	ldi	r25, 0x02	; 2
     a90:	4d dd       	rcall	.-1382   	; 0x52c <_Z11debug_printPKc>
			}
			
			rxUpdateFlags = 0;
     a92:	10 92 06 03 	sts	0x0306, r1
     a96:	08 95       	ret

00000a98 <_Z15rx_get_throttlev>:
}

int rx_get_throttle()
{
	return rxInputThrottle;
}
     a98:	80 91 12 03 	lds	r24, 0x0312
     a9c:	90 91 13 03 	lds	r25, 0x0313
     aa0:	08 95       	ret

00000aa2 <_Z14rx_get_aileronv>:

float rx_get_aileron()
{
	return rxInputAileron;
     aa2:	60 91 10 03 	lds	r22, 0x0310
     aa6:	70 91 11 03 	lds	r23, 0x0311
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	a6 c2       	rjmp	.+1356   	; 0xffc <__floatunsisf>
}
     ab0:	08 95       	ret

00000ab2 <_Z15rx_get_elevatorv>:

float rx_get_elevator()
{
	return rxInputElevator;
     ab2:	60 91 0e 03 	lds	r22, 0x030E
     ab6:	70 91 0f 03 	lds	r23, 0x030F
     aba:	80 e0       	ldi	r24, 0x00	; 0
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	9e c2       	rjmp	.+1340   	; 0xffc <__floatunsisf>
}
     ac0:	08 95       	ret

00000ac2 <_Z13rx_get_rudderv>:

float rx_get_rudder()
{
	return rxInputRudder;
     ac2:	60 91 0c 03 	lds	r22, 0x030C
     ac6:	70 91 0d 03 	lds	r23, 0x030D
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	96 c2       	rjmp	.+1324   	; 0xffc <__floatunsisf>
}
     ad0:	08 95       	ret

00000ad2 <_Z11rx_get_gearv>:

float rx_get_gear()
{
	return rxInputGear;
     ad2:	60 91 0a 03 	lds	r22, 0x030A
     ad6:	70 91 0b 03 	lds	r23, 0x030B
     ada:	80 e0       	ldi	r24, 0x00	; 0
     adc:	90 e0       	ldi	r25, 0x00	; 0
     ade:	8e c2       	rjmp	.+1308   	; 0xffc <__floatunsisf>
}
     ae0:	08 95       	ret

00000ae2 <_Z10rx_get_auxv>:

float rx_get_aux()
{
	return rxInputAux;
     ae2:	60 91 08 03 	lds	r22, 0x0308
     ae6:	70 91 09 03 	lds	r23, 0x0309
     aea:	80 e0       	ldi	r24, 0x00	; 0
     aec:	90 e0       	ldi	r25, 0x00	; 0
     aee:	86 c2       	rjmp	.+1292   	; 0xffc <__floatunsisf>
     af0:	08 95       	ret

00000af2 <__vector_23>:
long lastIRTime = 0;


//This timer is used for the millis() and micros() functions.
ISR(TIMER0_OVF_vect)
{
     af2:	1f 92       	push	r1
     af4:	0f 92       	push	r0
     af6:	0f b6       	in	r0, 0x3f	; 63
     af8:	0f 92       	push	r0
     afa:	11 24       	eor	r1, r1
     afc:	2f 93       	push	r18
     afe:	3f 93       	push	r19
     b00:	8f 93       	push	r24
     b02:	9f 93       	push	r25
     b04:	af 93       	push	r26
     b06:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     b08:	80 91 3a 03 	lds	r24, 0x033A
     b0c:	90 91 3b 03 	lds	r25, 0x033B
     b10:	a0 91 3c 03 	lds	r26, 0x033C
     b14:	b0 91 3d 03 	lds	r27, 0x033D
	unsigned char f = timer0_fract;
     b18:	30 91 39 03 	lds	r19, 0x0339

	m += MILLIS_INC;
	f += FRACT_INC;
     b1c:	23 e0       	ldi	r18, 0x03	; 3
     b1e:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
     b20:	2d 37       	cpi	r18, 0x7D	; 125
     b22:	20 f4       	brcc	.+8      	; 0xb2c <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
     b24:	01 96       	adiw	r24, 0x01	; 1
     b26:	a1 1d       	adc	r26, r1
     b28:	b1 1d       	adc	r27, r1
     b2a:	05 c0       	rjmp	.+10     	; 0xb36 <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
     b2c:	26 e8       	ldi	r18, 0x86	; 134
     b2e:	23 0f       	add	r18, r19
		m += 1;
     b30:	02 96       	adiw	r24, 0x02	; 2
     b32:	a1 1d       	adc	r26, r1
     b34:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     b36:	20 93 39 03 	sts	0x0339, r18
	timer0_millis = m;
     b3a:	80 93 3a 03 	sts	0x033A, r24
     b3e:	90 93 3b 03 	sts	0x033B, r25
     b42:	a0 93 3c 03 	sts	0x033C, r26
     b46:	b0 93 3d 03 	sts	0x033D, r27
	timer0_overflow_count++;
     b4a:	80 91 3e 03 	lds	r24, 0x033E
     b4e:	90 91 3f 03 	lds	r25, 0x033F
     b52:	a0 91 40 03 	lds	r26, 0x0340
     b56:	b0 91 41 03 	lds	r27, 0x0341
     b5a:	01 96       	adiw	r24, 0x01	; 1
     b5c:	a1 1d       	adc	r26, r1
     b5e:	b1 1d       	adc	r27, r1
     b60:	80 93 3e 03 	sts	0x033E, r24
     b64:	90 93 3f 03 	sts	0x033F, r25
     b68:	a0 93 40 03 	sts	0x0340, r26
     b6c:	b0 93 41 03 	sts	0x0341, r27
}
     b70:	bf 91       	pop	r27
     b72:	af 91       	pop	r26
     b74:	9f 91       	pop	r25
     b76:	8f 91       	pop	r24
     b78:	3f 91       	pop	r19
     b7a:	2f 91       	pop	r18
     b7c:	0f 90       	pop	r0
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	0f 90       	pop	r0
     b82:	1f 90       	pop	r1
     b84:	18 95       	reti

00000b86 <_Z6millisv>:

long  millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
     b86:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
     b88:	f8 94       	cli
	m = timer0_millis;
     b8a:	60 91 3a 03 	lds	r22, 0x033A
     b8e:	70 91 3b 03 	lds	r23, 0x033B
     b92:	80 91 3c 03 	lds	r24, 0x033C
     b96:	90 91 3d 03 	lds	r25, 0x033D
	SREG = oldSREG;
     b9a:	2f bf       	out	0x3f, r18	; 63
	sei();
     b9c:	78 94       	sei

	return m;
}
     b9e:	08 95       	ret

00000ba0 <_Z6microsv>:

long  micros() {

	unsigned long m;
	uint8_t oldSREG = SREG, t;
     ba0:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
     ba2:	f8 94       	cli
	m = timer0_overflow_count;
     ba4:	80 91 3e 03 	lds	r24, 0x033E
     ba8:	90 91 3f 03 	lds	r25, 0x033F
     bac:	a0 91 40 03 	lds	r26, 0x0340
     bb0:	b0 91 41 03 	lds	r27, 0x0341
	t = TCNT0;
     bb4:	26 b5       	in	r18, 0x26	; 38
  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
     bb6:	a8 9b       	sbis	0x15, 0	; 21
     bb8:	02 c0       	rjmp	.+4      	; 0xbbe <_Z6microsv+0x1e>
     bba:	2f 3f       	cpi	r18, 0xFF	; 255
     bbc:	a9 f4       	brne	.+42     	; 0xbe8 <_Z6microsv+0x48>
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
     bbe:	3f bf       	out	0x3f, r19	; 63
	
	sei();
     bc0:	78 94       	sei
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
     bc2:	ba 2f       	mov	r27, r26
     bc4:	a9 2f       	mov	r26, r25
     bc6:	98 2f       	mov	r25, r24
     bc8:	88 27       	eor	r24, r24
     bca:	82 0f       	add	r24, r18
     bcc:	91 1d       	adc	r25, r1
     bce:	a1 1d       	adc	r26, r1
     bd0:	b1 1d       	adc	r27, r1
     bd2:	bc 01       	movw	r22, r24
     bd4:	cd 01       	movw	r24, r26
     bd6:	66 0f       	add	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	88 1f       	adc	r24, r24
     bdc:	99 1f       	adc	r25, r25
     bde:	66 0f       	add	r22, r22
     be0:	77 1f       	adc	r23, r23
     be2:	88 1f       	adc	r24, r24
     be4:	99 1f       	adc	r25, r25
     be6:	08 95       	ret
	m = timer0_overflow_count;
	t = TCNT0;
  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
		m++;
     be8:	01 96       	adiw	r24, 0x01	; 1
     bea:	a1 1d       	adc	r26, r1
     bec:	b1 1d       	adc	r27, r1
     bee:	e7 cf       	rjmp	.-50     	; 0xbbe <_Z6microsv+0x1e>

00000bf0 <_Z10initTimersv>:


void initTimers()
{
	// enable timer overflow interrupt for Timer0
	TIMSK0=(1<<TOIE0);
     bf0:	81 e0       	ldi	r24, 0x01	; 1
     bf2:	80 93 6e 00 	sts	0x006E, r24
	
	//set timer to zero
	TCNT0=0x00;
     bf6:	16 bc       	out	0x26, r1	; 38

	// start timer0 with /1024 prescaler
	TCCR0B = (1<<CS01) | (1<<CS00);
     bf8:	83 e0       	ldi	r24, 0x03	; 3
     bfa:	85 bd       	out	0x25, r24	; 37
     bfc:	08 95       	ret

00000bfe <_Z10USART_initii>:
	{
		while(!(UCSR3A & (1<<RXC3)));
		return UDR3;
	}
	
}
     bfe:	cf 93       	push	r28
     c00:	df 93       	push	r29
     c02:	ec 01       	movw	r28, r24
     c04:	cb 01       	movw	r24, r22
     c06:	aa 27       	eor	r26, r26
     c08:	97 fd       	sbrc	r25, 7
     c0a:	a0 95       	com	r26
     c0c:	ba 2f       	mov	r27, r26
     c0e:	88 0f       	add	r24, r24
     c10:	99 1f       	adc	r25, r25
     c12:	aa 1f       	adc	r26, r26
     c14:	bb 1f       	adc	r27, r27
     c16:	88 0f       	add	r24, r24
     c18:	99 1f       	adc	r25, r25
     c1a:	aa 1f       	adc	r26, r26
     c1c:	bb 1f       	adc	r27, r27
     c1e:	9c 01       	movw	r18, r24
     c20:	ad 01       	movw	r20, r26
     c22:	22 0f       	add	r18, r18
     c24:	33 1f       	adc	r19, r19
     c26:	44 1f       	adc	r20, r20
     c28:	55 1f       	adc	r21, r21
     c2a:	22 0f       	add	r18, r18
     c2c:	33 1f       	adc	r19, r19
     c2e:	44 1f       	adc	r20, r20
     c30:	55 1f       	adc	r21, r21
     c32:	60 e0       	ldi	r22, 0x00	; 0
     c34:	74 e2       	ldi	r23, 0x24	; 36
     c36:	84 ef       	ldi	r24, 0xF4	; 244
     c38:	90 e0       	ldi	r25, 0x00	; 0
     c3a:	f9 d2       	rcall	.+1522   	; 0x122e <__udivmodsi4>
     c3c:	21 50       	subi	r18, 0x01	; 1
     c3e:	31 09       	sbc	r19, r1
     c40:	20 97       	sbiw	r28, 0x00	; 0
     c42:	59 f4       	brne	.+22     	; 0xc5a <_Z10USART_initii+0x5c>
     c44:	30 93 c5 00 	sts	0x00C5, r19
     c48:	20 93 c4 00 	sts	0x00C4, r18
     c4c:	88 e1       	ldi	r24, 0x18	; 24
     c4e:	80 93 c1 00 	sts	0x00C1, r24
     c52:	86 e0       	ldi	r24, 0x06	; 6
     c54:	80 93 c2 00 	sts	0x00C2, r24
     c58:	28 c0       	rjmp	.+80     	; 0xcaa <_Z10USART_initii+0xac>
     c5a:	c1 30       	cpi	r28, 0x01	; 1
     c5c:	d1 05       	cpc	r29, r1
     c5e:	59 f4       	brne	.+22     	; 0xc76 <_Z10USART_initii+0x78>
     c60:	30 93 cd 00 	sts	0x00CD, r19
     c64:	20 93 cc 00 	sts	0x00CC, r18
     c68:	88 e1       	ldi	r24, 0x18	; 24
     c6a:	80 93 c9 00 	sts	0x00C9, r24
     c6e:	86 e0       	ldi	r24, 0x06	; 6
     c70:	80 93 ca 00 	sts	0x00CA, r24
     c74:	1a c0       	rjmp	.+52     	; 0xcaa <_Z10USART_initii+0xac>
     c76:	c2 30       	cpi	r28, 0x02	; 2
     c78:	d1 05       	cpc	r29, r1
     c7a:	59 f4       	brne	.+22     	; 0xc92 <_Z10USART_initii+0x94>
     c7c:	30 93 d5 00 	sts	0x00D5, r19
     c80:	20 93 d4 00 	sts	0x00D4, r18
     c84:	88 e1       	ldi	r24, 0x18	; 24
     c86:	80 93 d1 00 	sts	0x00D1, r24
     c8a:	86 e0       	ldi	r24, 0x06	; 6
     c8c:	80 93 d2 00 	sts	0x00D2, r24
     c90:	0c c0       	rjmp	.+24     	; 0xcaa <_Z10USART_initii+0xac>
     c92:	23 97       	sbiw	r28, 0x03	; 3
     c94:	51 f4       	brne	.+20     	; 0xcaa <_Z10USART_initii+0xac>
     c96:	30 93 35 01 	sts	0x0135, r19
     c9a:	20 93 34 01 	sts	0x0134, r18
     c9e:	88 e1       	ldi	r24, 0x18	; 24
     ca0:	80 93 31 01 	sts	0x0131, r24
     ca4:	86 e0       	ldi	r24, 0x06	; 6
     ca6:	80 93 32 01 	sts	0x0132, r24
     caa:	df 91       	pop	r29
     cac:	cf 91       	pop	r28
     cae:	08 95       	ret

00000cb0 <_Z10USART_sendih>:
     cb0:	00 97       	sbiw	r24, 0x00	; 0
     cb2:	41 f4       	brne	.+16     	; 0xcc4 <_Z10USART_sendih+0x14>
     cb4:	e0 ec       	ldi	r30, 0xC0	; 192
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	85 ff       	sbrs	r24, 5
     cbc:	fd cf       	rjmp	.-6      	; 0xcb8 <_Z10USART_sendih+0x8>
     cbe:	60 93 c6 00 	sts	0x00C6, r22
     cc2:	08 95       	ret
     cc4:	81 30       	cpi	r24, 0x01	; 1
     cc6:	91 05       	cpc	r25, r1
     cc8:	41 f4       	brne	.+16     	; 0xcda <_Z10USART_sendih+0x2a>
     cca:	e8 ec       	ldi	r30, 0xC8	; 200
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	80 81       	ld	r24, Z
     cd0:	85 ff       	sbrs	r24, 5
     cd2:	fd cf       	rjmp	.-6      	; 0xcce <_Z10USART_sendih+0x1e>
     cd4:	60 93 ce 00 	sts	0x00CE, r22
     cd8:	08 95       	ret
     cda:	82 30       	cpi	r24, 0x02	; 2
     cdc:	91 05       	cpc	r25, r1
     cde:	41 f4       	brne	.+16     	; 0xcf0 <_Z10USART_sendih+0x40>
     ce0:	e0 ed       	ldi	r30, 0xD0	; 208
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	85 ff       	sbrs	r24, 5
     ce8:	fd cf       	rjmp	.-6      	; 0xce4 <_Z10USART_sendih+0x34>
     cea:	60 93 d6 00 	sts	0x00D6, r22
     cee:	08 95       	ret
     cf0:	03 97       	sbiw	r24, 0x03	; 3
     cf2:	39 f4       	brne	.+14     	; 0xd02 <_Z10USART_sendih+0x52>
     cf4:	e0 e3       	ldi	r30, 0x30	; 48
     cf6:	f1 e0       	ldi	r31, 0x01	; 1
     cf8:	80 81       	ld	r24, Z
     cfa:	85 ff       	sbrs	r24, 5
     cfc:	fd cf       	rjmp	.-6      	; 0xcf8 <_Z10USART_sendih+0x48>
     cfe:	60 93 36 01 	sts	0x0136, r22
     d02:	08 95       	ret

00000d04 <_Z15USART_putstringiPKc>:

	//return the received string
	return(string);
}*/

void USART_putstring(int usartNum, const char* StringPtr){
     d04:	0f 93       	push	r16
     d06:	1f 93       	push	r17
     d08:	cf 93       	push	r28
     d0a:	df 93       	push	r29
     d0c:	8c 01       	movw	r16, r24
     d0e:	eb 01       	movw	r28, r22
	
	while(*StringPtr != 0x00){    //Here we check if there is still more chars to send, this is done checking the actual char and see if it is different from the null char
     d10:	68 81       	ld	r22, Y
     d12:	66 23       	and	r22, r22
     d14:	31 f0       	breq	.+12     	; 0xd22 <_Z15USART_putstringiPKc+0x1e>
     d16:	21 96       	adiw	r28, 0x01	; 1
		USART_send(usartNum, *StringPtr);    //Using the simple send function we send one char at a time
     d18:	c8 01       	movw	r24, r16
     d1a:	ca df       	rcall	.-108    	; 0xcb0 <_Z10USART_sendih>
	return(string);
}*/

void USART_putstring(int usartNum, const char* StringPtr){
	
	while(*StringPtr != 0x00){    //Here we check if there is still more chars to send, this is done checking the actual char and see if it is different from the null char
     d1c:	69 91       	ld	r22, Y+
     d1e:	61 11       	cpse	r22, r1
     d20:	fb cf       	rjmp	.-10     	; 0xd18 <_Z15USART_putstringiPKc+0x14>
		USART_send(usartNum, *StringPtr);    //Using the simple send function we send one char at a time
	StringPtr++;}        //We increment the pointer so we can read the next char
	
}
     d22:	df 91       	pop	r29
     d24:	cf 91       	pop	r28
     d26:	1f 91       	pop	r17
     d28:	0f 91       	pop	r16
     d2a:	08 95       	ret

00000d2c <_Z10initialisev>:

bool initialise()
{
	bool success = true;
	
	USART_init(USART_PC,9600);
     d2c:	60 e8       	ldi	r22, 0x80	; 128
     d2e:	75 e2       	ldi	r23, 0x25	; 37
     d30:	80 e0       	ldi	r24, 0x00	; 0
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	64 df       	rcall	.-312    	; 0xbfe <_Z10USART_initii>
	initTimers();
     d36:	5c df       	rcall	.-328    	; 0xbf0 <_Z10initTimersv>
	rx_init();
     d38:	d3 dd       	rcall	.-1114   	; 0x8e0 <_Z7rx_initv>
	

	altimeter_init();
     d3a:	cc db       	rcall	.-2152   	; 0x4d4 <_Z14altimeter_initv>
	quad_output_init();
     d3c:	38 dc       	rcall	.-1936   	; 0x5ae <_Z16quad_output_initv>
	
	
	debug_println("Initialization complete!");
     d3e:	89 ed       	ldi	r24, 0xD9	; 217
     d40:	92 e0       	ldi	r25, 0x02	; 2
     d42:	f9 db       	rcall	.-2062   	; 0x536 <_Z13debug_printlnPKc>
	
	return success;
}
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	08 95       	ret

00000d48 <_Z15regulate_heightf>:

float regulate_height(float targetHeight)
{
     d48:	8f 92       	push	r8
     d4a:	9f 92       	push	r9
     d4c:	af 92       	push	r10
     d4e:	bf 92       	push	r11
     d50:	cf 92       	push	r12
     d52:	df 92       	push	r13
     d54:	ef 92       	push	r14
     d56:	ff 92       	push	r15
     d58:	4b 01       	movw	r8, r22
     d5a:	5c 01       	movw	r10, r24
	float P = 1;
	float I = 0;
	float D = 0;
	
	float throttle = quad_output_get_throttle();
     d5c:	d5 dc       	rcall	.-1622   	; 0x708 <_Z24quad_output_get_throttlev>
     d5e:	6b 01       	movw	r12, r22
     d60:	7c 01       	movw	r14, r24
	
	float error = targetHeight - altimeter_get_metres();
     d62:	fb da       	rcall	.-2570   	; 0x35a <_Z20altimeter_get_metresv>
     d64:	9b 01       	movw	r18, r22
     d66:	ac 01       	movw	r20, r24
     d68:	c5 01       	movw	r24, r10
     d6a:	b4 01       	movw	r22, r8
     d6c:	45 d0       	rcall	.+138    	; 0xdf8 <__subsf3>
     d6e:	9b 01       	movw	r18, r22
     d70:	ac 01       	movw	r20, r24
	
	throttle += P*error;
     d72:	c7 01       	movw	r24, r14
     d74:	b6 01       	movw	r22, r12
     d76:	41 d0       	rcall	.+130    	; 0xdfa <__addsf3>
	
	quad_output_set_throttle(throttle);
     d78:	10 d1       	rcall	.+544    	; 0xf9a <__fixsfsi>
     d7a:	cb 01       	movw	r24, r22
     d7c:	05 dc       	rcall	.-2038   	; 0x588 <_Z24quad_output_set_throttlei>
}
     d7e:	ff 90       	pop	r15
     d80:	ef 90       	pop	r14
     d82:	df 90       	pop	r13
     d84:	cf 90       	pop	r12
     d86:	bf 90       	pop	r11
     d88:	af 90       	pop	r10
     d8a:	9f 90       	pop	r9
     d8c:	8f 90       	pop	r8
     d8e:	08 95       	ret

00000d90 <main>:
float regulate_height(float);
float target_height;

int main(void)
{
	initialise();
     d90:	cd df       	rcall	.-102    	; 0xd2c <_Z10initialisev>
	
	target_height = altimeter_get_start_height()+1.5;
     d92:	ad da       	rcall	.-2726   	; 0x2ee <_Z26altimeter_get_start_heightv>
     d94:	20 e0       	ldi	r18, 0x00	; 0
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	40 ec       	ldi	r20, 0xC0	; 192
     d9a:	5f e3       	ldi	r21, 0x3F	; 63
     d9c:	2e d0       	rcall	.+92     	; 0xdfa <__addsf3>
     d9e:	60 93 42 03 	sts	0x0342, r22
     da2:	70 93 43 03 	sts	0x0343, r23
     da6:	80 93 44 03 	sts	0x0344, r24
     daa:	90 93 45 03 	sts	0x0345, r25
	//arm_quad();
	
	while(1)
	{
		rx_update();
     dae:	b3 dd       	rcall	.-1178   	; 0x916 <_Z9rx_updatev>
		if(rx_get_aux()>1200)
     db0:	98 de       	rcall	.-720    	; 0xae2 <_Z10rx_get_auxv>
     db2:	20 e0       	ldi	r18, 0x00	; 0
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	46 e9       	ldi	r20, 0x96	; 150
     db8:	54 e4       	ldi	r21, 0x44	; 68
     dba:	d2 d1       	rcall	.+932    	; 0x1160 <__gesf2>
     dbc:	18 16       	cp	r1, r24
     dbe:	8c f4       	brge	.+34     	; 0xde2 <main+0x52>
		{
			regulate_height(target_height);
     dc0:	60 91 42 03 	lds	r22, 0x0342
     dc4:	70 91 43 03 	lds	r23, 0x0343
     dc8:	80 91 44 03 	lds	r24, 0x0344
     dcc:	90 91 45 03 	lds	r25, 0x0345
     dd0:	bb df       	rcall	.-138    	; 0xd48 <_Z15regulate_heightf>
			quad_output_passthrough(false,true,true,true,true,false);
     dd2:	e1 2c       	mov	r14, r1
     dd4:	01 e0       	ldi	r16, 0x01	; 1
     dd6:	21 e0       	ldi	r18, 0x01	; 1
     dd8:	41 e0       	ldi	r20, 0x01	; 1
     dda:	61 e0       	ldi	r22, 0x01	; 1
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	55 dc       	rcall	.-1878   	; 0x68a <_Z23quad_output_passthroughbbbbbb>
     de0:	07 c0       	rjmp	.+14     	; 0xdf0 <main+0x60>
		}
		else
		{
			quad_output_passthrough(true,true,true,true,true,false);
     de2:	e1 2c       	mov	r14, r1
     de4:	01 e0       	ldi	r16, 0x01	; 1
     de6:	21 e0       	ldi	r18, 0x01	; 1
     de8:	41 e0       	ldi	r20, 0x01	; 1
     dea:	61 e0       	ldi	r22, 0x01	; 1
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	4d dc       	rcall	.-1894   	; 0x68a <_Z23quad_output_passthroughbbbbbb>
		}
		
		quad_output_set_aux(1000);	//keep flight controller in self level mode
     df0:	88 ee       	ldi	r24, 0xE8	; 232
     df2:	93 e0       	ldi	r25, 0x03	; 3
     df4:	84 dc       	rcall	.-1784   	; 0x6fe <_Z19quad_output_set_auxi>
float compass_get_heading();	//returns current heading, formatted as degrees relative to North (0-360)

float regulate_height(float);
float target_height;

int main(void)
     df6:	db cf       	rjmp	.-74     	; 0xdae <main+0x1e>

00000df8 <__subsf3>:
     df8:	50 58       	subi	r21, 0x80	; 128

00000dfa <__addsf3>:
     dfa:	bb 27       	eor	r27, r27
     dfc:	aa 27       	eor	r26, r26
     dfe:	0e d0       	rcall	.+28     	; 0xe1c <__addsf3x>
     e00:	75 c1       	rjmp	.+746    	; 0x10ec <__fp_round>
     e02:	66 d1       	rcall	.+716    	; 0x10d0 <__fp_pscA>
     e04:	30 f0       	brcs	.+12     	; 0xe12 <__addsf3+0x18>
     e06:	6b d1       	rcall	.+726    	; 0x10de <__fp_pscB>
     e08:	20 f0       	brcs	.+8      	; 0xe12 <__addsf3+0x18>
     e0a:	31 f4       	brne	.+12     	; 0xe18 <__addsf3+0x1e>
     e0c:	9f 3f       	cpi	r25, 0xFF	; 255
     e0e:	11 f4       	brne	.+4      	; 0xe14 <__addsf3+0x1a>
     e10:	1e f4       	brtc	.+6      	; 0xe18 <__addsf3+0x1e>
     e12:	5b c1       	rjmp	.+694    	; 0x10ca <__fp_nan>
     e14:	0e f4       	brtc	.+2      	; 0xe18 <__addsf3+0x1e>
     e16:	e0 95       	com	r30
     e18:	e7 fb       	bst	r30, 7
     e1a:	51 c1       	rjmp	.+674    	; 0x10be <__fp_inf>

00000e1c <__addsf3x>:
     e1c:	e9 2f       	mov	r30, r25
     e1e:	77 d1       	rcall	.+750    	; 0x110e <__fp_split3>
     e20:	80 f3       	brcs	.-32     	; 0xe02 <__addsf3+0x8>
     e22:	ba 17       	cp	r27, r26
     e24:	62 07       	cpc	r22, r18
     e26:	73 07       	cpc	r23, r19
     e28:	84 07       	cpc	r24, r20
     e2a:	95 07       	cpc	r25, r21
     e2c:	18 f0       	brcs	.+6      	; 0xe34 <__addsf3x+0x18>
     e2e:	71 f4       	brne	.+28     	; 0xe4c <__addsf3x+0x30>
     e30:	9e f5       	brtc	.+102    	; 0xe98 <__addsf3x+0x7c>
     e32:	8f c1       	rjmp	.+798    	; 0x1152 <__fp_zero>
     e34:	0e f4       	brtc	.+2      	; 0xe38 <__addsf3x+0x1c>
     e36:	e0 95       	com	r30
     e38:	0b 2e       	mov	r0, r27
     e3a:	ba 2f       	mov	r27, r26
     e3c:	a0 2d       	mov	r26, r0
     e3e:	0b 01       	movw	r0, r22
     e40:	b9 01       	movw	r22, r18
     e42:	90 01       	movw	r18, r0
     e44:	0c 01       	movw	r0, r24
     e46:	ca 01       	movw	r24, r20
     e48:	a0 01       	movw	r20, r0
     e4a:	11 24       	eor	r1, r1
     e4c:	ff 27       	eor	r31, r31
     e4e:	59 1b       	sub	r21, r25
     e50:	99 f0       	breq	.+38     	; 0xe78 <__addsf3x+0x5c>
     e52:	59 3f       	cpi	r21, 0xF9	; 249
     e54:	50 f4       	brcc	.+20     	; 0xe6a <__addsf3x+0x4e>
     e56:	50 3e       	cpi	r21, 0xE0	; 224
     e58:	68 f1       	brcs	.+90     	; 0xeb4 <__addsf3x+0x98>
     e5a:	1a 16       	cp	r1, r26
     e5c:	f0 40       	sbci	r31, 0x00	; 0
     e5e:	a2 2f       	mov	r26, r18
     e60:	23 2f       	mov	r18, r19
     e62:	34 2f       	mov	r19, r20
     e64:	44 27       	eor	r20, r20
     e66:	58 5f       	subi	r21, 0xF8	; 248
     e68:	f3 cf       	rjmp	.-26     	; 0xe50 <__addsf3x+0x34>
     e6a:	46 95       	lsr	r20
     e6c:	37 95       	ror	r19
     e6e:	27 95       	ror	r18
     e70:	a7 95       	ror	r26
     e72:	f0 40       	sbci	r31, 0x00	; 0
     e74:	53 95       	inc	r21
     e76:	c9 f7       	brne	.-14     	; 0xe6a <__addsf3x+0x4e>
     e78:	7e f4       	brtc	.+30     	; 0xe98 <__addsf3x+0x7c>
     e7a:	1f 16       	cp	r1, r31
     e7c:	ba 0b       	sbc	r27, r26
     e7e:	62 0b       	sbc	r22, r18
     e80:	73 0b       	sbc	r23, r19
     e82:	84 0b       	sbc	r24, r20
     e84:	ba f0       	brmi	.+46     	; 0xeb4 <__addsf3x+0x98>
     e86:	91 50       	subi	r25, 0x01	; 1
     e88:	a1 f0       	breq	.+40     	; 0xeb2 <__addsf3x+0x96>
     e8a:	ff 0f       	add	r31, r31
     e8c:	bb 1f       	adc	r27, r27
     e8e:	66 1f       	adc	r22, r22
     e90:	77 1f       	adc	r23, r23
     e92:	88 1f       	adc	r24, r24
     e94:	c2 f7       	brpl	.-16     	; 0xe86 <__addsf3x+0x6a>
     e96:	0e c0       	rjmp	.+28     	; 0xeb4 <__addsf3x+0x98>
     e98:	ba 0f       	add	r27, r26
     e9a:	62 1f       	adc	r22, r18
     e9c:	73 1f       	adc	r23, r19
     e9e:	84 1f       	adc	r24, r20
     ea0:	48 f4       	brcc	.+18     	; 0xeb4 <__addsf3x+0x98>
     ea2:	87 95       	ror	r24
     ea4:	77 95       	ror	r23
     ea6:	67 95       	ror	r22
     ea8:	b7 95       	ror	r27
     eaa:	f7 95       	ror	r31
     eac:	9e 3f       	cpi	r25, 0xFE	; 254
     eae:	08 f0       	brcs	.+2      	; 0xeb2 <__addsf3x+0x96>
     eb0:	b3 cf       	rjmp	.-154    	; 0xe18 <__addsf3+0x1e>
     eb2:	93 95       	inc	r25
     eb4:	88 0f       	add	r24, r24
     eb6:	08 f0       	brcs	.+2      	; 0xeba <__addsf3x+0x9e>
     eb8:	99 27       	eor	r25, r25
     eba:	ee 0f       	add	r30, r30
     ebc:	97 95       	ror	r25
     ebe:	87 95       	ror	r24
     ec0:	08 95       	ret

00000ec2 <__cmpsf2>:
     ec2:	d9 d0       	rcall	.+434    	; 0x1076 <__fp_cmp>
     ec4:	08 f4       	brcc	.+2      	; 0xec8 <__cmpsf2+0x6>
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	08 95       	ret

00000eca <__divsf3>:
     eca:	0c d0       	rcall	.+24     	; 0xee4 <__divsf3x>
     ecc:	0f c1       	rjmp	.+542    	; 0x10ec <__fp_round>
     ece:	07 d1       	rcall	.+526    	; 0x10de <__fp_pscB>
     ed0:	40 f0       	brcs	.+16     	; 0xee2 <__divsf3+0x18>
     ed2:	fe d0       	rcall	.+508    	; 0x10d0 <__fp_pscA>
     ed4:	30 f0       	brcs	.+12     	; 0xee2 <__divsf3+0x18>
     ed6:	21 f4       	brne	.+8      	; 0xee0 <__divsf3+0x16>
     ed8:	5f 3f       	cpi	r21, 0xFF	; 255
     eda:	19 f0       	breq	.+6      	; 0xee2 <__divsf3+0x18>
     edc:	f0 c0       	rjmp	.+480    	; 0x10be <__fp_inf>
     ede:	51 11       	cpse	r21, r1
     ee0:	39 c1       	rjmp	.+626    	; 0x1154 <__fp_szero>
     ee2:	f3 c0       	rjmp	.+486    	; 0x10ca <__fp_nan>

00000ee4 <__divsf3x>:
     ee4:	14 d1       	rcall	.+552    	; 0x110e <__fp_split3>
     ee6:	98 f3       	brcs	.-26     	; 0xece <__divsf3+0x4>

00000ee8 <__divsf3_pse>:
     ee8:	99 23       	and	r25, r25
     eea:	c9 f3       	breq	.-14     	; 0xede <__divsf3+0x14>
     eec:	55 23       	and	r21, r21
     eee:	b1 f3       	breq	.-20     	; 0xedc <__divsf3+0x12>
     ef0:	95 1b       	sub	r25, r21
     ef2:	55 0b       	sbc	r21, r21
     ef4:	bb 27       	eor	r27, r27
     ef6:	aa 27       	eor	r26, r26
     ef8:	62 17       	cp	r22, r18
     efa:	73 07       	cpc	r23, r19
     efc:	84 07       	cpc	r24, r20
     efe:	38 f0       	brcs	.+14     	; 0xf0e <__divsf3_pse+0x26>
     f00:	9f 5f       	subi	r25, 0xFF	; 255
     f02:	5f 4f       	sbci	r21, 0xFF	; 255
     f04:	22 0f       	add	r18, r18
     f06:	33 1f       	adc	r19, r19
     f08:	44 1f       	adc	r20, r20
     f0a:	aa 1f       	adc	r26, r26
     f0c:	a9 f3       	breq	.-22     	; 0xef8 <__divsf3_pse+0x10>
     f0e:	33 d0       	rcall	.+102    	; 0xf76 <__divsf3_pse+0x8e>
     f10:	0e 2e       	mov	r0, r30
     f12:	3a f0       	brmi	.+14     	; 0xf22 <__divsf3_pse+0x3a>
     f14:	e0 e8       	ldi	r30, 0x80	; 128
     f16:	30 d0       	rcall	.+96     	; 0xf78 <__divsf3_pse+0x90>
     f18:	91 50       	subi	r25, 0x01	; 1
     f1a:	50 40       	sbci	r21, 0x00	; 0
     f1c:	e6 95       	lsr	r30
     f1e:	00 1c       	adc	r0, r0
     f20:	ca f7       	brpl	.-14     	; 0xf14 <__divsf3_pse+0x2c>
     f22:	29 d0       	rcall	.+82     	; 0xf76 <__divsf3_pse+0x8e>
     f24:	fe 2f       	mov	r31, r30
     f26:	27 d0       	rcall	.+78     	; 0xf76 <__divsf3_pse+0x8e>
     f28:	66 0f       	add	r22, r22
     f2a:	77 1f       	adc	r23, r23
     f2c:	88 1f       	adc	r24, r24
     f2e:	bb 1f       	adc	r27, r27
     f30:	26 17       	cp	r18, r22
     f32:	37 07       	cpc	r19, r23
     f34:	48 07       	cpc	r20, r24
     f36:	ab 07       	cpc	r26, r27
     f38:	b0 e8       	ldi	r27, 0x80	; 128
     f3a:	09 f0       	breq	.+2      	; 0xf3e <__divsf3_pse+0x56>
     f3c:	bb 0b       	sbc	r27, r27
     f3e:	80 2d       	mov	r24, r0
     f40:	bf 01       	movw	r22, r30
     f42:	ff 27       	eor	r31, r31
     f44:	93 58       	subi	r25, 0x83	; 131
     f46:	5f 4f       	sbci	r21, 0xFF	; 255
     f48:	2a f0       	brmi	.+10     	; 0xf54 <__divsf3_pse+0x6c>
     f4a:	9e 3f       	cpi	r25, 0xFE	; 254
     f4c:	51 05       	cpc	r21, r1
     f4e:	68 f0       	brcs	.+26     	; 0xf6a <__divsf3_pse+0x82>
     f50:	b6 c0       	rjmp	.+364    	; 0x10be <__fp_inf>
     f52:	00 c1       	rjmp	.+512    	; 0x1154 <__fp_szero>
     f54:	5f 3f       	cpi	r21, 0xFF	; 255
     f56:	ec f3       	brlt	.-6      	; 0xf52 <__divsf3_pse+0x6a>
     f58:	98 3e       	cpi	r25, 0xE8	; 232
     f5a:	dc f3       	brlt	.-10     	; 0xf52 <__divsf3_pse+0x6a>
     f5c:	86 95       	lsr	r24
     f5e:	77 95       	ror	r23
     f60:	67 95       	ror	r22
     f62:	b7 95       	ror	r27
     f64:	f7 95       	ror	r31
     f66:	9f 5f       	subi	r25, 0xFF	; 255
     f68:	c9 f7       	brne	.-14     	; 0xf5c <__divsf3_pse+0x74>
     f6a:	88 0f       	add	r24, r24
     f6c:	91 1d       	adc	r25, r1
     f6e:	96 95       	lsr	r25
     f70:	87 95       	ror	r24
     f72:	97 f9       	bld	r25, 7
     f74:	08 95       	ret
     f76:	e1 e0       	ldi	r30, 0x01	; 1
     f78:	66 0f       	add	r22, r22
     f7a:	77 1f       	adc	r23, r23
     f7c:	88 1f       	adc	r24, r24
     f7e:	bb 1f       	adc	r27, r27
     f80:	62 17       	cp	r22, r18
     f82:	73 07       	cpc	r23, r19
     f84:	84 07       	cpc	r24, r20
     f86:	ba 07       	cpc	r27, r26
     f88:	20 f0       	brcs	.+8      	; 0xf92 <__divsf3_pse+0xaa>
     f8a:	62 1b       	sub	r22, r18
     f8c:	73 0b       	sbc	r23, r19
     f8e:	84 0b       	sbc	r24, r20
     f90:	ba 0b       	sbc	r27, r26
     f92:	ee 1f       	adc	r30, r30
     f94:	88 f7       	brcc	.-30     	; 0xf78 <__divsf3_pse+0x90>
     f96:	e0 95       	com	r30
     f98:	08 95       	ret

00000f9a <__fixsfsi>:
     f9a:	04 d0       	rcall	.+8      	; 0xfa4 <__fixunssfsi>
     f9c:	68 94       	set
     f9e:	b1 11       	cpse	r27, r1
     fa0:	d9 c0       	rjmp	.+434    	; 0x1154 <__fp_szero>
     fa2:	08 95       	ret

00000fa4 <__fixunssfsi>:
     fa4:	bc d0       	rcall	.+376    	; 0x111e <__fp_splitA>
     fa6:	88 f0       	brcs	.+34     	; 0xfca <__fixunssfsi+0x26>
     fa8:	9f 57       	subi	r25, 0x7F	; 127
     faa:	90 f0       	brcs	.+36     	; 0xfd0 <__fixunssfsi+0x2c>
     fac:	b9 2f       	mov	r27, r25
     fae:	99 27       	eor	r25, r25
     fb0:	b7 51       	subi	r27, 0x17	; 23
     fb2:	a0 f0       	brcs	.+40     	; 0xfdc <__fixunssfsi+0x38>
     fb4:	d1 f0       	breq	.+52     	; 0xfea <__fixunssfsi+0x46>
     fb6:	66 0f       	add	r22, r22
     fb8:	77 1f       	adc	r23, r23
     fba:	88 1f       	adc	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	1a f0       	brmi	.+6      	; 0xfc6 <__fixunssfsi+0x22>
     fc0:	ba 95       	dec	r27
     fc2:	c9 f7       	brne	.-14     	; 0xfb6 <__fixunssfsi+0x12>
     fc4:	12 c0       	rjmp	.+36     	; 0xfea <__fixunssfsi+0x46>
     fc6:	b1 30       	cpi	r27, 0x01	; 1
     fc8:	81 f0       	breq	.+32     	; 0xfea <__fixunssfsi+0x46>
     fca:	c3 d0       	rcall	.+390    	; 0x1152 <__fp_zero>
     fcc:	b1 e0       	ldi	r27, 0x01	; 1
     fce:	08 95       	ret
     fd0:	c0 c0       	rjmp	.+384    	; 0x1152 <__fp_zero>
     fd2:	67 2f       	mov	r22, r23
     fd4:	78 2f       	mov	r23, r24
     fd6:	88 27       	eor	r24, r24
     fd8:	b8 5f       	subi	r27, 0xF8	; 248
     fda:	39 f0       	breq	.+14     	; 0xfea <__fixunssfsi+0x46>
     fdc:	b9 3f       	cpi	r27, 0xF9	; 249
     fde:	cc f3       	brlt	.-14     	; 0xfd2 <__fixunssfsi+0x2e>
     fe0:	86 95       	lsr	r24
     fe2:	77 95       	ror	r23
     fe4:	67 95       	ror	r22
     fe6:	b3 95       	inc	r27
     fe8:	d9 f7       	brne	.-10     	; 0xfe0 <__fixunssfsi+0x3c>
     fea:	3e f4       	brtc	.+14     	; 0xffa <__fixunssfsi+0x56>
     fec:	90 95       	com	r25
     fee:	80 95       	com	r24
     ff0:	70 95       	com	r23
     ff2:	61 95       	neg	r22
     ff4:	7f 4f       	sbci	r23, 0xFF	; 255
     ff6:	8f 4f       	sbci	r24, 0xFF	; 255
     ff8:	9f 4f       	sbci	r25, 0xFF	; 255
     ffa:	08 95       	ret

00000ffc <__floatunsisf>:
     ffc:	e8 94       	clt
     ffe:	09 c0       	rjmp	.+18     	; 0x1012 <__floatsisf+0x12>

00001000 <__floatsisf>:
    1000:	97 fb       	bst	r25, 7
    1002:	3e f4       	brtc	.+14     	; 0x1012 <__floatsisf+0x12>
    1004:	90 95       	com	r25
    1006:	80 95       	com	r24
    1008:	70 95       	com	r23
    100a:	61 95       	neg	r22
    100c:	7f 4f       	sbci	r23, 0xFF	; 255
    100e:	8f 4f       	sbci	r24, 0xFF	; 255
    1010:	9f 4f       	sbci	r25, 0xFF	; 255
    1012:	99 23       	and	r25, r25
    1014:	a9 f0       	breq	.+42     	; 0x1040 <__floatsisf+0x40>
    1016:	f9 2f       	mov	r31, r25
    1018:	96 e9       	ldi	r25, 0x96	; 150
    101a:	bb 27       	eor	r27, r27
    101c:	93 95       	inc	r25
    101e:	f6 95       	lsr	r31
    1020:	87 95       	ror	r24
    1022:	77 95       	ror	r23
    1024:	67 95       	ror	r22
    1026:	b7 95       	ror	r27
    1028:	f1 11       	cpse	r31, r1
    102a:	f8 cf       	rjmp	.-16     	; 0x101c <__floatsisf+0x1c>
    102c:	fa f4       	brpl	.+62     	; 0x106c <__floatsisf+0x6c>
    102e:	bb 0f       	add	r27, r27
    1030:	11 f4       	brne	.+4      	; 0x1036 <__floatsisf+0x36>
    1032:	60 ff       	sbrs	r22, 0
    1034:	1b c0       	rjmp	.+54     	; 0x106c <__floatsisf+0x6c>
    1036:	6f 5f       	subi	r22, 0xFF	; 255
    1038:	7f 4f       	sbci	r23, 0xFF	; 255
    103a:	8f 4f       	sbci	r24, 0xFF	; 255
    103c:	9f 4f       	sbci	r25, 0xFF	; 255
    103e:	16 c0       	rjmp	.+44     	; 0x106c <__floatsisf+0x6c>
    1040:	88 23       	and	r24, r24
    1042:	11 f0       	breq	.+4      	; 0x1048 <__floatsisf+0x48>
    1044:	96 e9       	ldi	r25, 0x96	; 150
    1046:	11 c0       	rjmp	.+34     	; 0x106a <__floatsisf+0x6a>
    1048:	77 23       	and	r23, r23
    104a:	21 f0       	breq	.+8      	; 0x1054 <__floatsisf+0x54>
    104c:	9e e8       	ldi	r25, 0x8E	; 142
    104e:	87 2f       	mov	r24, r23
    1050:	76 2f       	mov	r23, r22
    1052:	05 c0       	rjmp	.+10     	; 0x105e <__floatsisf+0x5e>
    1054:	66 23       	and	r22, r22
    1056:	71 f0       	breq	.+28     	; 0x1074 <__floatsisf+0x74>
    1058:	96 e8       	ldi	r25, 0x86	; 134
    105a:	86 2f       	mov	r24, r22
    105c:	70 e0       	ldi	r23, 0x00	; 0
    105e:	60 e0       	ldi	r22, 0x00	; 0
    1060:	2a f0       	brmi	.+10     	; 0x106c <__floatsisf+0x6c>
    1062:	9a 95       	dec	r25
    1064:	66 0f       	add	r22, r22
    1066:	77 1f       	adc	r23, r23
    1068:	88 1f       	adc	r24, r24
    106a:	da f7       	brpl	.-10     	; 0x1062 <__floatsisf+0x62>
    106c:	88 0f       	add	r24, r24
    106e:	96 95       	lsr	r25
    1070:	87 95       	ror	r24
    1072:	97 f9       	bld	r25, 7
    1074:	08 95       	ret

00001076 <__fp_cmp>:
    1076:	99 0f       	add	r25, r25
    1078:	00 08       	sbc	r0, r0
    107a:	55 0f       	add	r21, r21
    107c:	aa 0b       	sbc	r26, r26
    107e:	e0 e8       	ldi	r30, 0x80	; 128
    1080:	fe ef       	ldi	r31, 0xFE	; 254
    1082:	16 16       	cp	r1, r22
    1084:	17 06       	cpc	r1, r23
    1086:	e8 07       	cpc	r30, r24
    1088:	f9 07       	cpc	r31, r25
    108a:	c0 f0       	brcs	.+48     	; 0x10bc <__fp_cmp+0x46>
    108c:	12 16       	cp	r1, r18
    108e:	13 06       	cpc	r1, r19
    1090:	e4 07       	cpc	r30, r20
    1092:	f5 07       	cpc	r31, r21
    1094:	98 f0       	brcs	.+38     	; 0x10bc <__fp_cmp+0x46>
    1096:	62 1b       	sub	r22, r18
    1098:	73 0b       	sbc	r23, r19
    109a:	84 0b       	sbc	r24, r20
    109c:	95 0b       	sbc	r25, r21
    109e:	39 f4       	brne	.+14     	; 0x10ae <__fp_cmp+0x38>
    10a0:	0a 26       	eor	r0, r26
    10a2:	61 f0       	breq	.+24     	; 0x10bc <__fp_cmp+0x46>
    10a4:	23 2b       	or	r18, r19
    10a6:	24 2b       	or	r18, r20
    10a8:	25 2b       	or	r18, r21
    10aa:	21 f4       	brne	.+8      	; 0x10b4 <__fp_cmp+0x3e>
    10ac:	08 95       	ret
    10ae:	0a 26       	eor	r0, r26
    10b0:	09 f4       	brne	.+2      	; 0x10b4 <__fp_cmp+0x3e>
    10b2:	a1 40       	sbci	r26, 0x01	; 1
    10b4:	a6 95       	lsr	r26
    10b6:	8f ef       	ldi	r24, 0xFF	; 255
    10b8:	81 1d       	adc	r24, r1
    10ba:	81 1d       	adc	r24, r1
    10bc:	08 95       	ret

000010be <__fp_inf>:
    10be:	97 f9       	bld	r25, 7
    10c0:	9f 67       	ori	r25, 0x7F	; 127
    10c2:	80 e8       	ldi	r24, 0x80	; 128
    10c4:	70 e0       	ldi	r23, 0x00	; 0
    10c6:	60 e0       	ldi	r22, 0x00	; 0
    10c8:	08 95       	ret

000010ca <__fp_nan>:
    10ca:	9f ef       	ldi	r25, 0xFF	; 255
    10cc:	80 ec       	ldi	r24, 0xC0	; 192
    10ce:	08 95       	ret

000010d0 <__fp_pscA>:
    10d0:	00 24       	eor	r0, r0
    10d2:	0a 94       	dec	r0
    10d4:	16 16       	cp	r1, r22
    10d6:	17 06       	cpc	r1, r23
    10d8:	18 06       	cpc	r1, r24
    10da:	09 06       	cpc	r0, r25
    10dc:	08 95       	ret

000010de <__fp_pscB>:
    10de:	00 24       	eor	r0, r0
    10e0:	0a 94       	dec	r0
    10e2:	12 16       	cp	r1, r18
    10e4:	13 06       	cpc	r1, r19
    10e6:	14 06       	cpc	r1, r20
    10e8:	05 06       	cpc	r0, r21
    10ea:	08 95       	ret

000010ec <__fp_round>:
    10ec:	09 2e       	mov	r0, r25
    10ee:	03 94       	inc	r0
    10f0:	00 0c       	add	r0, r0
    10f2:	11 f4       	brne	.+4      	; 0x10f8 <__fp_round+0xc>
    10f4:	88 23       	and	r24, r24
    10f6:	52 f0       	brmi	.+20     	; 0x110c <__fp_round+0x20>
    10f8:	bb 0f       	add	r27, r27
    10fa:	40 f4       	brcc	.+16     	; 0x110c <__fp_round+0x20>
    10fc:	bf 2b       	or	r27, r31
    10fe:	11 f4       	brne	.+4      	; 0x1104 <__fp_round+0x18>
    1100:	60 ff       	sbrs	r22, 0
    1102:	04 c0       	rjmp	.+8      	; 0x110c <__fp_round+0x20>
    1104:	6f 5f       	subi	r22, 0xFF	; 255
    1106:	7f 4f       	sbci	r23, 0xFF	; 255
    1108:	8f 4f       	sbci	r24, 0xFF	; 255
    110a:	9f 4f       	sbci	r25, 0xFF	; 255
    110c:	08 95       	ret

0000110e <__fp_split3>:
    110e:	57 fd       	sbrc	r21, 7
    1110:	90 58       	subi	r25, 0x80	; 128
    1112:	44 0f       	add	r20, r20
    1114:	55 1f       	adc	r21, r21
    1116:	59 f0       	breq	.+22     	; 0x112e <__fp_splitA+0x10>
    1118:	5f 3f       	cpi	r21, 0xFF	; 255
    111a:	71 f0       	breq	.+28     	; 0x1138 <__fp_splitA+0x1a>
    111c:	47 95       	ror	r20

0000111e <__fp_splitA>:
    111e:	88 0f       	add	r24, r24
    1120:	97 fb       	bst	r25, 7
    1122:	99 1f       	adc	r25, r25
    1124:	61 f0       	breq	.+24     	; 0x113e <__fp_splitA+0x20>
    1126:	9f 3f       	cpi	r25, 0xFF	; 255
    1128:	79 f0       	breq	.+30     	; 0x1148 <__fp_splitA+0x2a>
    112a:	87 95       	ror	r24
    112c:	08 95       	ret
    112e:	12 16       	cp	r1, r18
    1130:	13 06       	cpc	r1, r19
    1132:	14 06       	cpc	r1, r20
    1134:	55 1f       	adc	r21, r21
    1136:	f2 cf       	rjmp	.-28     	; 0x111c <__fp_split3+0xe>
    1138:	46 95       	lsr	r20
    113a:	f1 df       	rcall	.-30     	; 0x111e <__fp_splitA>
    113c:	08 c0       	rjmp	.+16     	; 0x114e <__fp_splitA+0x30>
    113e:	16 16       	cp	r1, r22
    1140:	17 06       	cpc	r1, r23
    1142:	18 06       	cpc	r1, r24
    1144:	99 1f       	adc	r25, r25
    1146:	f1 cf       	rjmp	.-30     	; 0x112a <__fp_splitA+0xc>
    1148:	86 95       	lsr	r24
    114a:	71 05       	cpc	r23, r1
    114c:	61 05       	cpc	r22, r1
    114e:	08 94       	sec
    1150:	08 95       	ret

00001152 <__fp_zero>:
    1152:	e8 94       	clt

00001154 <__fp_szero>:
    1154:	bb 27       	eor	r27, r27
    1156:	66 27       	eor	r22, r22
    1158:	77 27       	eor	r23, r23
    115a:	cb 01       	movw	r24, r22
    115c:	97 f9       	bld	r25, 7
    115e:	08 95       	ret

00001160 <__gesf2>:
    1160:	8a df       	rcall	.-236    	; 0x1076 <__fp_cmp>
    1162:	08 f4       	brcc	.+2      	; 0x1166 <__gesf2+0x6>
    1164:	8f ef       	ldi	r24, 0xFF	; 255
    1166:	08 95       	ret

00001168 <__mulsf3>:
    1168:	0b d0       	rcall	.+22     	; 0x1180 <__mulsf3x>
    116a:	c0 cf       	rjmp	.-128    	; 0x10ec <__fp_round>
    116c:	b1 df       	rcall	.-158    	; 0x10d0 <__fp_pscA>
    116e:	28 f0       	brcs	.+10     	; 0x117a <__mulsf3+0x12>
    1170:	b6 df       	rcall	.-148    	; 0x10de <__fp_pscB>
    1172:	18 f0       	brcs	.+6      	; 0x117a <__mulsf3+0x12>
    1174:	95 23       	and	r25, r21
    1176:	09 f0       	breq	.+2      	; 0x117a <__mulsf3+0x12>
    1178:	a2 cf       	rjmp	.-188    	; 0x10be <__fp_inf>
    117a:	a7 cf       	rjmp	.-178    	; 0x10ca <__fp_nan>
    117c:	11 24       	eor	r1, r1
    117e:	ea cf       	rjmp	.-44     	; 0x1154 <__fp_szero>

00001180 <__mulsf3x>:
    1180:	c6 df       	rcall	.-116    	; 0x110e <__fp_split3>
    1182:	a0 f3       	brcs	.-24     	; 0x116c <__mulsf3+0x4>

00001184 <__mulsf3_pse>:
    1184:	95 9f       	mul	r25, r21
    1186:	d1 f3       	breq	.-12     	; 0x117c <__mulsf3+0x14>
    1188:	95 0f       	add	r25, r21
    118a:	50 e0       	ldi	r21, 0x00	; 0
    118c:	55 1f       	adc	r21, r21
    118e:	62 9f       	mul	r22, r18
    1190:	f0 01       	movw	r30, r0
    1192:	72 9f       	mul	r23, r18
    1194:	bb 27       	eor	r27, r27
    1196:	f0 0d       	add	r31, r0
    1198:	b1 1d       	adc	r27, r1
    119a:	63 9f       	mul	r22, r19
    119c:	aa 27       	eor	r26, r26
    119e:	f0 0d       	add	r31, r0
    11a0:	b1 1d       	adc	r27, r1
    11a2:	aa 1f       	adc	r26, r26
    11a4:	64 9f       	mul	r22, r20
    11a6:	66 27       	eor	r22, r22
    11a8:	b0 0d       	add	r27, r0
    11aa:	a1 1d       	adc	r26, r1
    11ac:	66 1f       	adc	r22, r22
    11ae:	82 9f       	mul	r24, r18
    11b0:	22 27       	eor	r18, r18
    11b2:	b0 0d       	add	r27, r0
    11b4:	a1 1d       	adc	r26, r1
    11b6:	62 1f       	adc	r22, r18
    11b8:	73 9f       	mul	r23, r19
    11ba:	b0 0d       	add	r27, r0
    11bc:	a1 1d       	adc	r26, r1
    11be:	62 1f       	adc	r22, r18
    11c0:	83 9f       	mul	r24, r19
    11c2:	a0 0d       	add	r26, r0
    11c4:	61 1d       	adc	r22, r1
    11c6:	22 1f       	adc	r18, r18
    11c8:	74 9f       	mul	r23, r20
    11ca:	33 27       	eor	r19, r19
    11cc:	a0 0d       	add	r26, r0
    11ce:	61 1d       	adc	r22, r1
    11d0:	23 1f       	adc	r18, r19
    11d2:	84 9f       	mul	r24, r20
    11d4:	60 0d       	add	r22, r0
    11d6:	21 1d       	adc	r18, r1
    11d8:	82 2f       	mov	r24, r18
    11da:	76 2f       	mov	r23, r22
    11dc:	6a 2f       	mov	r22, r26
    11de:	11 24       	eor	r1, r1
    11e0:	9f 57       	subi	r25, 0x7F	; 127
    11e2:	50 40       	sbci	r21, 0x00	; 0
    11e4:	8a f0       	brmi	.+34     	; 0x1208 <__mulsf3_pse+0x84>
    11e6:	e1 f0       	breq	.+56     	; 0x1220 <__mulsf3_pse+0x9c>
    11e8:	88 23       	and	r24, r24
    11ea:	4a f0       	brmi	.+18     	; 0x11fe <__mulsf3_pse+0x7a>
    11ec:	ee 0f       	add	r30, r30
    11ee:	ff 1f       	adc	r31, r31
    11f0:	bb 1f       	adc	r27, r27
    11f2:	66 1f       	adc	r22, r22
    11f4:	77 1f       	adc	r23, r23
    11f6:	88 1f       	adc	r24, r24
    11f8:	91 50       	subi	r25, 0x01	; 1
    11fa:	50 40       	sbci	r21, 0x00	; 0
    11fc:	a9 f7       	brne	.-22     	; 0x11e8 <__mulsf3_pse+0x64>
    11fe:	9e 3f       	cpi	r25, 0xFE	; 254
    1200:	51 05       	cpc	r21, r1
    1202:	70 f0       	brcs	.+28     	; 0x1220 <__mulsf3_pse+0x9c>
    1204:	5c cf       	rjmp	.-328    	; 0x10be <__fp_inf>
    1206:	a6 cf       	rjmp	.-180    	; 0x1154 <__fp_szero>
    1208:	5f 3f       	cpi	r21, 0xFF	; 255
    120a:	ec f3       	brlt	.-6      	; 0x1206 <__mulsf3_pse+0x82>
    120c:	98 3e       	cpi	r25, 0xE8	; 232
    120e:	dc f3       	brlt	.-10     	; 0x1206 <__mulsf3_pse+0x82>
    1210:	86 95       	lsr	r24
    1212:	77 95       	ror	r23
    1214:	67 95       	ror	r22
    1216:	b7 95       	ror	r27
    1218:	f7 95       	ror	r31
    121a:	e7 95       	ror	r30
    121c:	9f 5f       	subi	r25, 0xFF	; 255
    121e:	c1 f7       	brne	.-16     	; 0x1210 <__mulsf3_pse+0x8c>
    1220:	fe 2b       	or	r31, r30
    1222:	88 0f       	add	r24, r24
    1224:	91 1d       	adc	r25, r1
    1226:	96 95       	lsr	r25
    1228:	87 95       	ror	r24
    122a:	97 f9       	bld	r25, 7
    122c:	08 95       	ret

0000122e <__udivmodsi4>:
    122e:	a1 e2       	ldi	r26, 0x21	; 33
    1230:	1a 2e       	mov	r1, r26
    1232:	aa 1b       	sub	r26, r26
    1234:	bb 1b       	sub	r27, r27
    1236:	fd 01       	movw	r30, r26
    1238:	0d c0       	rjmp	.+26     	; 0x1254 <__udivmodsi4_ep>

0000123a <__udivmodsi4_loop>:
    123a:	aa 1f       	adc	r26, r26
    123c:	bb 1f       	adc	r27, r27
    123e:	ee 1f       	adc	r30, r30
    1240:	ff 1f       	adc	r31, r31
    1242:	a2 17       	cp	r26, r18
    1244:	b3 07       	cpc	r27, r19
    1246:	e4 07       	cpc	r30, r20
    1248:	f5 07       	cpc	r31, r21
    124a:	20 f0       	brcs	.+8      	; 0x1254 <__udivmodsi4_ep>
    124c:	a2 1b       	sub	r26, r18
    124e:	b3 0b       	sbc	r27, r19
    1250:	e4 0b       	sbc	r30, r20
    1252:	f5 0b       	sbc	r31, r21

00001254 <__udivmodsi4_ep>:
    1254:	66 1f       	adc	r22, r22
    1256:	77 1f       	adc	r23, r23
    1258:	88 1f       	adc	r24, r24
    125a:	99 1f       	adc	r25, r25
    125c:	1a 94       	dec	r1
    125e:	69 f7       	brne	.-38     	; 0x123a <__udivmodsi4_loop>
    1260:	60 95       	com	r22
    1262:	70 95       	com	r23
    1264:	80 95       	com	r24
    1266:	90 95       	com	r25
    1268:	9b 01       	movw	r18, r22
    126a:	ac 01       	movw	r20, r24
    126c:	bd 01       	movw	r22, r26
    126e:	cf 01       	movw	r24, r30
    1270:	08 95       	ret

00001272 <dtostrf>:
    1272:	ef 92       	push	r14
    1274:	0f 93       	push	r16
    1276:	1f 93       	push	r17
    1278:	cf 93       	push	r28
    127a:	df 93       	push	r29
    127c:	e8 01       	movw	r28, r16
    127e:	47 ff       	sbrs	r20, 7
    1280:	02 c0       	rjmp	.+4      	; 0x1286 <dtostrf+0x14>
    1282:	34 e1       	ldi	r19, 0x14	; 20
    1284:	01 c0       	rjmp	.+2      	; 0x1288 <dtostrf+0x16>
    1286:	34 e0       	ldi	r19, 0x04	; 4
    1288:	e4 2f       	mov	r30, r20
    128a:	ff 27       	eor	r31, r31
    128c:	e7 fd       	sbrc	r30, 7
    128e:	f0 95       	com	r31
    1290:	f7 ff       	sbrs	r31, 7
    1292:	03 c0       	rjmp	.+6      	; 0x129a <dtostrf+0x28>
    1294:	f1 95       	neg	r31
    1296:	e1 95       	neg	r30
    1298:	f1 09       	sbc	r31, r1
    129a:	e3 2e       	mov	r14, r19
    129c:	02 2f       	mov	r16, r18
    129e:	2e 2f       	mov	r18, r30
    12a0:	ae 01       	movw	r20, r28
    12a2:	07 d0       	rcall	.+14     	; 0x12b2 <dtoa_prf>
    12a4:	ce 01       	movw	r24, r28
    12a6:	df 91       	pop	r29
    12a8:	cf 91       	pop	r28
    12aa:	1f 91       	pop	r17
    12ac:	0f 91       	pop	r16
    12ae:	ef 90       	pop	r14
    12b0:	08 95       	ret

000012b2 <dtoa_prf>:
    12b2:	6f 92       	push	r6
    12b4:	7f 92       	push	r7
    12b6:	9f 92       	push	r9
    12b8:	af 92       	push	r10
    12ba:	bf 92       	push	r11
    12bc:	cf 92       	push	r12
    12be:	df 92       	push	r13
    12c0:	ef 92       	push	r14
    12c2:	ff 92       	push	r15
    12c4:	0f 93       	push	r16
    12c6:	1f 93       	push	r17
    12c8:	cf 93       	push	r28
    12ca:	df 93       	push	r29
    12cc:	cd b7       	in	r28, 0x3d	; 61
    12ce:	de b7       	in	r29, 0x3e	; 62
    12d0:	29 97       	sbiw	r28, 0x09	; 9
    12d2:	0f b6       	in	r0, 0x3f	; 63
    12d4:	f8 94       	cli
    12d6:	de bf       	out	0x3e, r29	; 62
    12d8:	0f be       	out	0x3f, r0	; 63
    12da:	cd bf       	out	0x3d, r28	; 61
    12dc:	6a 01       	movw	r12, r20
    12de:	b2 2e       	mov	r11, r18
    12e0:	10 2f       	mov	r17, r16
    12e2:	0c 33       	cpi	r16, 0x3C	; 60
    12e4:	20 f4       	brcc	.+8      	; 0x12ee <dtoa_prf+0x3c>
    12e6:	ff 24       	eor	r15, r15
    12e8:	f3 94       	inc	r15
    12ea:	f0 0e       	add	r15, r16
    12ec:	02 c0       	rjmp	.+4      	; 0x12f2 <dtoa_prf+0x40>
    12ee:	4c e3       	ldi	r20, 0x3C	; 60
    12f0:	f4 2e       	mov	r15, r20
    12f2:	0f 2d       	mov	r16, r15
    12f4:	27 e0       	ldi	r18, 0x07	; 7
    12f6:	ae 01       	movw	r20, r28
    12f8:	4f 5f       	subi	r20, 0xFF	; 255
    12fa:	5f 4f       	sbci	r21, 0xFF	; 255
    12fc:	57 d1       	rcall	.+686    	; 0x15ac <__ftoa_engine>
    12fe:	79 81       	ldd	r23, Y+1	; 0x01
    1300:	27 2f       	mov	r18, r23
    1302:	29 70       	andi	r18, 0x09	; 9
    1304:	21 30       	cpi	r18, 0x01	; 1
    1306:	31 f0       	breq	.+12     	; 0x1314 <dtoa_prf+0x62>
    1308:	e1 fc       	sbrc	r14, 1
    130a:	06 c0       	rjmp	.+12     	; 0x1318 <dtoa_prf+0x66>
    130c:	e0 fc       	sbrc	r14, 0
    130e:	06 c0       	rjmp	.+12     	; 0x131c <dtoa_prf+0x6a>
    1310:	60 e0       	ldi	r22, 0x00	; 0
    1312:	05 c0       	rjmp	.+10     	; 0x131e <dtoa_prf+0x6c>
    1314:	6d e2       	ldi	r22, 0x2D	; 45
    1316:	03 c0       	rjmp	.+6      	; 0x131e <dtoa_prf+0x6c>
    1318:	6b e2       	ldi	r22, 0x2B	; 43
    131a:	01 c0       	rjmp	.+2      	; 0x131e <dtoa_prf+0x6c>
    131c:	60 e2       	ldi	r22, 0x20	; 32
    131e:	ae 2d       	mov	r26, r14
    1320:	a0 71       	andi	r26, 0x10	; 16
    1322:	73 ff       	sbrs	r23, 3
    1324:	36 c0       	rjmp	.+108    	; 0x1392 <dtoa_prf+0xe0>
    1326:	66 23       	and	r22, r22
    1328:	11 f0       	breq	.+4      	; 0x132e <dtoa_prf+0x7c>
    132a:	84 e0       	ldi	r24, 0x04	; 4
    132c:	01 c0       	rjmp	.+2      	; 0x1330 <dtoa_prf+0x7e>
    132e:	83 e0       	ldi	r24, 0x03	; 3
    1330:	8b 15       	cp	r24, r11
    1332:	10 f4       	brcc	.+4      	; 0x1338 <dtoa_prf+0x86>
    1334:	b8 1a       	sub	r11, r24
    1336:	01 c0       	rjmp	.+2      	; 0x133a <dtoa_prf+0x88>
    1338:	b1 2c       	mov	r11, r1
    133a:	a1 11       	cpse	r26, r1
    133c:	0b c0       	rjmp	.+22     	; 0x1354 <dtoa_prf+0xa2>
    133e:	f6 01       	movw	r30, r12
    1340:	8b 2d       	mov	r24, r11
    1342:	90 e2       	ldi	r25, 0x20	; 32
    1344:	88 23       	and	r24, r24
    1346:	19 f0       	breq	.+6      	; 0x134e <dtoa_prf+0x9c>
    1348:	91 93       	st	Z+, r25
    134a:	81 50       	subi	r24, 0x01	; 1
    134c:	fb cf       	rjmp	.-10     	; 0x1344 <dtoa_prf+0x92>
    134e:	cb 0c       	add	r12, r11
    1350:	d1 1c       	adc	r13, r1
    1352:	b1 2c       	mov	r11, r1
    1354:	66 23       	and	r22, r22
    1356:	31 f0       	breq	.+12     	; 0x1364 <dtoa_prf+0xb2>
    1358:	f6 01       	movw	r30, r12
    135a:	60 83       	st	Z, r22
    135c:	96 01       	movw	r18, r12
    135e:	2f 5f       	subi	r18, 0xFF	; 255
    1360:	3f 4f       	sbci	r19, 0xFF	; 255
    1362:	69 01       	movw	r12, r18
    1364:	c6 01       	movw	r24, r12
    1366:	03 96       	adiw	r24, 0x03	; 3
    1368:	e2 fe       	sbrs	r14, 2
    136a:	05 c0       	rjmp	.+10     	; 0x1376 <dtoa_prf+0xc4>
    136c:	2e e4       	ldi	r18, 0x4E	; 78
    136e:	f6 01       	movw	r30, r12
    1370:	20 83       	st	Z, r18
    1372:	31 e4       	ldi	r19, 0x41	; 65
    1374:	04 c0       	rjmp	.+8      	; 0x137e <dtoa_prf+0xcc>
    1376:	2e e6       	ldi	r18, 0x6E	; 110
    1378:	f6 01       	movw	r30, r12
    137a:	20 83       	st	Z, r18
    137c:	31 e6       	ldi	r19, 0x61	; 97
    137e:	31 83       	std	Z+1, r19	; 0x01
    1380:	22 83       	std	Z+2, r18	; 0x02
    1382:	fc 01       	movw	r30, r24
    1384:	2b 2d       	mov	r18, r11
    1386:	30 e2       	ldi	r19, 0x20	; 32
    1388:	22 23       	and	r18, r18
    138a:	f1 f1       	breq	.+124    	; 0x1408 <dtoa_prf+0x156>
    138c:	31 93       	st	Z+, r19
    138e:	21 50       	subi	r18, 0x01	; 1
    1390:	fb cf       	rjmp	.-10     	; 0x1388 <dtoa_prf+0xd6>
    1392:	72 ff       	sbrs	r23, 2
    1394:	40 c0       	rjmp	.+128    	; 0x1416 <dtoa_prf+0x164>
    1396:	66 23       	and	r22, r22
    1398:	11 f0       	breq	.+4      	; 0x139e <dtoa_prf+0xec>
    139a:	84 e0       	ldi	r24, 0x04	; 4
    139c:	01 c0       	rjmp	.+2      	; 0x13a0 <dtoa_prf+0xee>
    139e:	83 e0       	ldi	r24, 0x03	; 3
    13a0:	8b 15       	cp	r24, r11
    13a2:	10 f4       	brcc	.+4      	; 0x13a8 <dtoa_prf+0xf6>
    13a4:	b8 1a       	sub	r11, r24
    13a6:	01 c0       	rjmp	.+2      	; 0x13aa <dtoa_prf+0xf8>
    13a8:	b1 2c       	mov	r11, r1
    13aa:	a1 11       	cpse	r26, r1
    13ac:	0b c0       	rjmp	.+22     	; 0x13c4 <dtoa_prf+0x112>
    13ae:	f6 01       	movw	r30, r12
    13b0:	8b 2d       	mov	r24, r11
    13b2:	90 e2       	ldi	r25, 0x20	; 32
    13b4:	88 23       	and	r24, r24
    13b6:	19 f0       	breq	.+6      	; 0x13be <dtoa_prf+0x10c>
    13b8:	91 93       	st	Z+, r25
    13ba:	81 50       	subi	r24, 0x01	; 1
    13bc:	fb cf       	rjmp	.-10     	; 0x13b4 <dtoa_prf+0x102>
    13be:	cb 0c       	add	r12, r11
    13c0:	d1 1c       	adc	r13, r1
    13c2:	b1 2c       	mov	r11, r1
    13c4:	66 23       	and	r22, r22
    13c6:	31 f0       	breq	.+12     	; 0x13d4 <dtoa_prf+0x122>
    13c8:	f6 01       	movw	r30, r12
    13ca:	60 83       	st	Z, r22
    13cc:	96 01       	movw	r18, r12
    13ce:	2f 5f       	subi	r18, 0xFF	; 255
    13d0:	3f 4f       	sbci	r19, 0xFF	; 255
    13d2:	69 01       	movw	r12, r18
    13d4:	c6 01       	movw	r24, r12
    13d6:	03 96       	adiw	r24, 0x03	; 3
    13d8:	e2 fe       	sbrs	r14, 2
    13da:	07 c0       	rjmp	.+14     	; 0x13ea <dtoa_prf+0x138>
    13dc:	29 e4       	ldi	r18, 0x49	; 73
    13de:	f6 01       	movw	r30, r12
    13e0:	20 83       	st	Z, r18
    13e2:	2e e4       	ldi	r18, 0x4E	; 78
    13e4:	21 83       	std	Z+1, r18	; 0x01
    13e6:	26 e4       	ldi	r18, 0x46	; 70
    13e8:	06 c0       	rjmp	.+12     	; 0x13f6 <dtoa_prf+0x144>
    13ea:	29 e6       	ldi	r18, 0x69	; 105
    13ec:	f6 01       	movw	r30, r12
    13ee:	20 83       	st	Z, r18
    13f0:	2e e6       	ldi	r18, 0x6E	; 110
    13f2:	21 83       	std	Z+1, r18	; 0x01
    13f4:	26 e6       	ldi	r18, 0x66	; 102
    13f6:	22 83       	std	Z+2, r18	; 0x02
    13f8:	fc 01       	movw	r30, r24
    13fa:	2b 2d       	mov	r18, r11
    13fc:	30 e2       	ldi	r19, 0x20	; 32
    13fe:	22 23       	and	r18, r18
    1400:	19 f0       	breq	.+6      	; 0x1408 <dtoa_prf+0x156>
    1402:	31 93       	st	Z+, r19
    1404:	21 50       	subi	r18, 0x01	; 1
    1406:	fb cf       	rjmp	.-10     	; 0x13fe <dtoa_prf+0x14c>
    1408:	fc 01       	movw	r30, r24
    140a:	eb 0d       	add	r30, r11
    140c:	f1 1d       	adc	r31, r1
    140e:	10 82       	st	Z, r1
    1410:	8e ef       	ldi	r24, 0xFE	; 254
    1412:	9f ef       	ldi	r25, 0xFF	; 255
    1414:	b7 c0       	rjmp	.+366    	; 0x1584 <dtoa_prf+0x2d2>
    1416:	b1 e0       	ldi	r27, 0x01	; 1
    1418:	61 11       	cpse	r22, r1
    141a:	01 c0       	rjmp	.+2      	; 0x141e <dtoa_prf+0x16c>
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	4b 2f       	mov	r20, r27
    1420:	50 e0       	ldi	r21, 0x00	; 0
    1422:	18 16       	cp	r1, r24
    1424:	19 06       	cpc	r1, r25
    1426:	24 f4       	brge	.+8      	; 0x1430 <dtoa_prf+0x17e>
    1428:	9c 01       	movw	r18, r24
    142a:	2f 5f       	subi	r18, 0xFF	; 255
    142c:	3f 4f       	sbci	r19, 0xFF	; 255
    142e:	02 c0       	rjmp	.+4      	; 0x1434 <dtoa_prf+0x182>
    1430:	21 e0       	ldi	r18, 0x01	; 1
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	24 0f       	add	r18, r20
    1436:	35 1f       	adc	r19, r21
    1438:	11 23       	and	r17, r17
    143a:	29 f0       	breq	.+10     	; 0x1446 <dtoa_prf+0x194>
    143c:	41 2f       	mov	r20, r17
    143e:	50 e0       	ldi	r21, 0x00	; 0
    1440:	4f 5f       	subi	r20, 0xFF	; 255
    1442:	5f 4f       	sbci	r21, 0xFF	; 255
    1444:	02 c0       	rjmp	.+4      	; 0x144a <dtoa_prf+0x198>
    1446:	40 e0       	ldi	r20, 0x00	; 0
    1448:	50 e0       	ldi	r21, 0x00	; 0
    144a:	42 0f       	add	r20, r18
    144c:	53 1f       	adc	r21, r19
    144e:	2b 2d       	mov	r18, r11
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	42 17       	cp	r20, r18
    1454:	53 07       	cpc	r21, r19
    1456:	14 f4       	brge	.+4      	; 0x145c <dtoa_prf+0x1aa>
    1458:	b4 1a       	sub	r11, r20
    145a:	01 c0       	rjmp	.+2      	; 0x145e <dtoa_prf+0x1ac>
    145c:	b1 2c       	mov	r11, r1
    145e:	2e 2d       	mov	r18, r14
    1460:	28 71       	andi	r18, 0x18	; 24
    1462:	59 f4       	brne	.+22     	; 0x147a <dtoa_prf+0x1c8>
    1464:	f6 01       	movw	r30, r12
    1466:	2b 2d       	mov	r18, r11
    1468:	30 e2       	ldi	r19, 0x20	; 32
    146a:	22 23       	and	r18, r18
    146c:	19 f0       	breq	.+6      	; 0x1474 <dtoa_prf+0x1c2>
    146e:	31 93       	st	Z+, r19
    1470:	21 50       	subi	r18, 0x01	; 1
    1472:	fb cf       	rjmp	.-10     	; 0x146a <dtoa_prf+0x1b8>
    1474:	cb 0c       	add	r12, r11
    1476:	d1 1c       	adc	r13, r1
    1478:	b1 2c       	mov	r11, r1
    147a:	bb 23       	and	r27, r27
    147c:	31 f0       	breq	.+12     	; 0x148a <dtoa_prf+0x1d8>
    147e:	f6 01       	movw	r30, r12
    1480:	60 83       	st	Z, r22
    1482:	96 01       	movw	r18, r12
    1484:	2f 5f       	subi	r18, 0xFF	; 255
    1486:	3f 4f       	sbci	r19, 0xFF	; 255
    1488:	69 01       	movw	r12, r18
    148a:	a1 11       	cpse	r26, r1
    148c:	0b c0       	rjmp	.+22     	; 0x14a4 <dtoa_prf+0x1f2>
    148e:	f6 01       	movw	r30, r12
    1490:	2b 2d       	mov	r18, r11
    1492:	30 e3       	ldi	r19, 0x30	; 48
    1494:	22 23       	and	r18, r18
    1496:	19 f0       	breq	.+6      	; 0x149e <dtoa_prf+0x1ec>
    1498:	31 93       	st	Z+, r19
    149a:	21 50       	subi	r18, 0x01	; 1
    149c:	fb cf       	rjmp	.-10     	; 0x1494 <dtoa_prf+0x1e2>
    149e:	cb 0c       	add	r12, r11
    14a0:	d1 1c       	adc	r13, r1
    14a2:	b1 2c       	mov	r11, r1
    14a4:	f8 0e       	add	r15, r24
    14a6:	0a 81       	ldd	r16, Y+2	; 0x02
    14a8:	37 2f       	mov	r19, r23
    14aa:	30 71       	andi	r19, 0x10	; 16
    14ac:	a3 2e       	mov	r10, r19
    14ae:	74 ff       	sbrs	r23, 4
    14b0:	03 c0       	rjmp	.+6      	; 0x14b8 <dtoa_prf+0x206>
    14b2:	01 33       	cpi	r16, 0x31	; 49
    14b4:	09 f4       	brne	.+2      	; 0x14b8 <dtoa_prf+0x206>
    14b6:	fa 94       	dec	r15
    14b8:	1f 14       	cp	r1, r15
    14ba:	2c f4       	brge	.+10     	; 0x14c6 <dtoa_prf+0x214>
    14bc:	2f 2d       	mov	r18, r15
    14be:	29 30       	cpi	r18, 0x09	; 9
    14c0:	18 f0       	brcs	.+6      	; 0x14c8 <dtoa_prf+0x216>
    14c2:	28 e0       	ldi	r18, 0x08	; 8
    14c4:	01 c0       	rjmp	.+2      	; 0x14c8 <dtoa_prf+0x216>
    14c6:	21 e0       	ldi	r18, 0x01	; 1
    14c8:	68 2f       	mov	r22, r24
    14ca:	39 2f       	mov	r19, r25
    14cc:	97 ff       	sbrs	r25, 7
    14ce:	02 c0       	rjmp	.+4      	; 0x14d4 <dtoa_prf+0x222>
    14d0:	60 e0       	ldi	r22, 0x00	; 0
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	46 2f       	mov	r20, r22
    14d6:	53 2f       	mov	r21, r19
    14d8:	61 2c       	mov	r6, r1
    14da:	71 2c       	mov	r7, r1
    14dc:	3e e2       	ldi	r19, 0x2E	; 46
    14de:	93 2e       	mov	r9, r19
    14e0:	bc 01       	movw	r22, r24
    14e2:	62 1b       	sub	r22, r18
    14e4:	71 09       	sbc	r23, r1
    14e6:	9b 01       	movw	r18, r22
    14e8:	dc 01       	movw	r26, r24
    14ea:	a4 1b       	sub	r26, r20
    14ec:	b5 0b       	sbc	r27, r21
    14ee:	e1 e0       	ldi	r30, 0x01	; 1
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	ec 0f       	add	r30, r28
    14f4:	fd 1f       	adc	r31, r29
    14f6:	ae 0f       	add	r26, r30
    14f8:	bf 1f       	adc	r27, r31
    14fa:	e1 2e       	mov	r14, r17
    14fc:	f1 2c       	mov	r15, r1
    14fe:	f1 94       	neg	r15
    1500:	e1 94       	neg	r14
    1502:	f1 08       	sbc	r15, r1
    1504:	4f 3f       	cpi	r20, 0xFF	; 255
    1506:	ff ef       	ldi	r31, 0xFF	; 255
    1508:	5f 07       	cpc	r21, r31
    150a:	31 f4       	brne	.+12     	; 0x1518 <dtoa_prf+0x266>
    150c:	f6 01       	movw	r30, r12
    150e:	90 82       	st	Z, r9
    1510:	b6 01       	movw	r22, r12
    1512:	6f 5f       	subi	r22, 0xFF	; 255
    1514:	7f 4f       	sbci	r23, 0xFF	; 255
    1516:	6b 01       	movw	r12, r22
    1518:	84 17       	cp	r24, r20
    151a:	95 07       	cpc	r25, r21
    151c:	4c f0       	brlt	.+18     	; 0x1530 <dtoa_prf+0x27e>
    151e:	24 17       	cp	r18, r20
    1520:	35 07       	cpc	r19, r21
    1522:	34 f4       	brge	.+12     	; 0x1530 <dtoa_prf+0x27e>
    1524:	bd 01       	movw	r22, r26
    1526:	66 0d       	add	r22, r6
    1528:	77 1d       	adc	r23, r7
    152a:	fb 01       	movw	r30, r22
    152c:	11 81       	ldd	r17, Z+1	; 0x01
    152e:	01 c0       	rjmp	.+2      	; 0x1532 <dtoa_prf+0x280>
    1530:	10 e3       	ldi	r17, 0x30	; 48
    1532:	41 50       	subi	r20, 0x01	; 1
    1534:	51 09       	sbc	r21, r1
    1536:	ff ef       	ldi	r31, 0xFF	; 255
    1538:	6f 1a       	sub	r6, r31
    153a:	7f 0a       	sbc	r7, r31
    153c:	b6 01       	movw	r22, r12
    153e:	6f 5f       	subi	r22, 0xFF	; 255
    1540:	7f 4f       	sbci	r23, 0xFF	; 255
    1542:	4e 15       	cp	r20, r14
    1544:	5f 05       	cpc	r21, r15
    1546:	24 f0       	brlt	.+8      	; 0x1550 <dtoa_prf+0x29e>
    1548:	f6 01       	movw	r30, r12
    154a:	10 83       	st	Z, r17
    154c:	6b 01       	movw	r12, r22
    154e:	da cf       	rjmp	.-76     	; 0x1504 <dtoa_prf+0x252>
    1550:	48 17       	cp	r20, r24
    1552:	59 07       	cpc	r21, r25
    1554:	39 f4       	brne	.+14     	; 0x1564 <dtoa_prf+0x2b2>
    1556:	06 33       	cpi	r16, 0x36	; 54
    1558:	20 f4       	brcc	.+8      	; 0x1562 <dtoa_prf+0x2b0>
    155a:	05 33       	cpi	r16, 0x35	; 53
    155c:	19 f4       	brne	.+6      	; 0x1564 <dtoa_prf+0x2b2>
    155e:	a1 10       	cpse	r10, r1
    1560:	01 c0       	rjmp	.+2      	; 0x1564 <dtoa_prf+0x2b2>
    1562:	11 e3       	ldi	r17, 0x31	; 49
    1564:	f6 01       	movw	r30, r12
    1566:	10 83       	st	Z, r17
    1568:	fb 01       	movw	r30, r22
    156a:	8b 2d       	mov	r24, r11
    156c:	90 e2       	ldi	r25, 0x20	; 32
    156e:	88 23       	and	r24, r24
    1570:	19 f0       	breq	.+6      	; 0x1578 <dtoa_prf+0x2c6>
    1572:	91 93       	st	Z+, r25
    1574:	81 50       	subi	r24, 0x01	; 1
    1576:	fb cf       	rjmp	.-10     	; 0x156e <dtoa_prf+0x2bc>
    1578:	fb 01       	movw	r30, r22
    157a:	eb 0d       	add	r30, r11
    157c:	f1 1d       	adc	r31, r1
    157e:	10 82       	st	Z, r1
    1580:	80 e0       	ldi	r24, 0x00	; 0
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	29 96       	adiw	r28, 0x09	; 9
    1586:	0f b6       	in	r0, 0x3f	; 63
    1588:	f8 94       	cli
    158a:	de bf       	out	0x3e, r29	; 62
    158c:	0f be       	out	0x3f, r0	; 63
    158e:	cd bf       	out	0x3d, r28	; 61
    1590:	df 91       	pop	r29
    1592:	cf 91       	pop	r28
    1594:	1f 91       	pop	r17
    1596:	0f 91       	pop	r16
    1598:	ff 90       	pop	r15
    159a:	ef 90       	pop	r14
    159c:	df 90       	pop	r13
    159e:	cf 90       	pop	r12
    15a0:	bf 90       	pop	r11
    15a2:	af 90       	pop	r10
    15a4:	9f 90       	pop	r9
    15a6:	7f 90       	pop	r7
    15a8:	6f 90       	pop	r6
    15aa:	08 95       	ret

000015ac <__ftoa_engine>:
    15ac:	28 30       	cpi	r18, 0x08	; 8
    15ae:	08 f0       	brcs	.+2      	; 0x15b2 <__ftoa_engine+0x6>
    15b0:	27 e0       	ldi	r18, 0x07	; 7
    15b2:	33 27       	eor	r19, r19
    15b4:	da 01       	movw	r26, r20
    15b6:	99 0f       	add	r25, r25
    15b8:	31 1d       	adc	r19, r1
    15ba:	87 fd       	sbrc	r24, 7
    15bc:	91 60       	ori	r25, 0x01	; 1
    15be:	00 96       	adiw	r24, 0x00	; 0
    15c0:	61 05       	cpc	r22, r1
    15c2:	71 05       	cpc	r23, r1
    15c4:	39 f4       	brne	.+14     	; 0x15d4 <__ftoa_engine+0x28>
    15c6:	32 60       	ori	r19, 0x02	; 2
    15c8:	2e 5f       	subi	r18, 0xFE	; 254
    15ca:	3d 93       	st	X+, r19
    15cc:	30 e3       	ldi	r19, 0x30	; 48
    15ce:	2a 95       	dec	r18
    15d0:	e1 f7       	brne	.-8      	; 0x15ca <__ftoa_engine+0x1e>
    15d2:	08 95       	ret
    15d4:	9f 3f       	cpi	r25, 0xFF	; 255
    15d6:	30 f0       	brcs	.+12     	; 0x15e4 <__ftoa_engine+0x38>
    15d8:	80 38       	cpi	r24, 0x80	; 128
    15da:	71 05       	cpc	r23, r1
    15dc:	61 05       	cpc	r22, r1
    15de:	09 f0       	breq	.+2      	; 0x15e2 <__ftoa_engine+0x36>
    15e0:	3c 5f       	subi	r19, 0xFC	; 252
    15e2:	3c 5f       	subi	r19, 0xFC	; 252
    15e4:	3d 93       	st	X+, r19
    15e6:	91 30       	cpi	r25, 0x01	; 1
    15e8:	08 f0       	brcs	.+2      	; 0x15ec <__ftoa_engine+0x40>
    15ea:	80 68       	ori	r24, 0x80	; 128
    15ec:	91 1d       	adc	r25, r1
    15ee:	df 93       	push	r29
    15f0:	cf 93       	push	r28
    15f2:	1f 93       	push	r17
    15f4:	0f 93       	push	r16
    15f6:	ff 92       	push	r15
    15f8:	ef 92       	push	r14
    15fa:	19 2f       	mov	r17, r25
    15fc:	98 7f       	andi	r25, 0xF8	; 248
    15fe:	96 95       	lsr	r25
    1600:	e9 2f       	mov	r30, r25
    1602:	96 95       	lsr	r25
    1604:	96 95       	lsr	r25
    1606:	e9 0f       	add	r30, r25
    1608:	ff 27       	eor	r31, r31
    160a:	e2 5c       	subi	r30, 0xC2	; 194
    160c:	fe 4f       	sbci	r31, 0xFE	; 254
    160e:	99 27       	eor	r25, r25
    1610:	33 27       	eor	r19, r19
    1612:	ee 24       	eor	r14, r14
    1614:	ff 24       	eor	r15, r15
    1616:	a7 01       	movw	r20, r14
    1618:	e7 01       	movw	r28, r14
    161a:	05 90       	lpm	r0, Z+
    161c:	08 94       	sec
    161e:	07 94       	ror	r0
    1620:	28 f4       	brcc	.+10     	; 0x162c <__ftoa_engine+0x80>
    1622:	36 0f       	add	r19, r22
    1624:	e7 1e       	adc	r14, r23
    1626:	f8 1e       	adc	r15, r24
    1628:	49 1f       	adc	r20, r25
    162a:	51 1d       	adc	r21, r1
    162c:	66 0f       	add	r22, r22
    162e:	77 1f       	adc	r23, r23
    1630:	88 1f       	adc	r24, r24
    1632:	99 1f       	adc	r25, r25
    1634:	06 94       	lsr	r0
    1636:	a1 f7       	brne	.-24     	; 0x1620 <__ftoa_engine+0x74>
    1638:	05 90       	lpm	r0, Z+
    163a:	07 94       	ror	r0
    163c:	28 f4       	brcc	.+10     	; 0x1648 <__ftoa_engine+0x9c>
    163e:	e7 0e       	add	r14, r23
    1640:	f8 1e       	adc	r15, r24
    1642:	49 1f       	adc	r20, r25
    1644:	56 1f       	adc	r21, r22
    1646:	c1 1d       	adc	r28, r1
    1648:	77 0f       	add	r23, r23
    164a:	88 1f       	adc	r24, r24
    164c:	99 1f       	adc	r25, r25
    164e:	66 1f       	adc	r22, r22
    1650:	06 94       	lsr	r0
    1652:	a1 f7       	brne	.-24     	; 0x163c <__ftoa_engine+0x90>
    1654:	05 90       	lpm	r0, Z+
    1656:	07 94       	ror	r0
    1658:	28 f4       	brcc	.+10     	; 0x1664 <__ftoa_engine+0xb8>
    165a:	f8 0e       	add	r15, r24
    165c:	49 1f       	adc	r20, r25
    165e:	56 1f       	adc	r21, r22
    1660:	c7 1f       	adc	r28, r23
    1662:	d1 1d       	adc	r29, r1
    1664:	88 0f       	add	r24, r24
    1666:	99 1f       	adc	r25, r25
    1668:	66 1f       	adc	r22, r22
    166a:	77 1f       	adc	r23, r23
    166c:	06 94       	lsr	r0
    166e:	a1 f7       	brne	.-24     	; 0x1658 <__ftoa_engine+0xac>
    1670:	05 90       	lpm	r0, Z+
    1672:	07 94       	ror	r0
    1674:	20 f4       	brcc	.+8      	; 0x167e <__ftoa_engine+0xd2>
    1676:	49 0f       	add	r20, r25
    1678:	56 1f       	adc	r21, r22
    167a:	c7 1f       	adc	r28, r23
    167c:	d8 1f       	adc	r29, r24
    167e:	99 0f       	add	r25, r25
    1680:	66 1f       	adc	r22, r22
    1682:	77 1f       	adc	r23, r23
    1684:	88 1f       	adc	r24, r24
    1686:	06 94       	lsr	r0
    1688:	a9 f7       	brne	.-22     	; 0x1674 <__ftoa_engine+0xc8>
    168a:	84 91       	lpm	r24, Z
    168c:	10 95       	com	r17
    168e:	17 70       	andi	r17, 0x07	; 7
    1690:	41 f0       	breq	.+16     	; 0x16a2 <__ftoa_engine+0xf6>
    1692:	d6 95       	lsr	r29
    1694:	c7 95       	ror	r28
    1696:	57 95       	ror	r21
    1698:	47 95       	ror	r20
    169a:	f7 94       	ror	r15
    169c:	e7 94       	ror	r14
    169e:	1a 95       	dec	r17
    16a0:	c1 f7       	brne	.-16     	; 0x1692 <__ftoa_engine+0xe6>
    16a2:	e4 ee       	ldi	r30, 0xE4	; 228
    16a4:	f0 e0       	ldi	r31, 0x00	; 0
    16a6:	68 94       	set
    16a8:	15 90       	lpm	r1, Z+
    16aa:	15 91       	lpm	r17, Z+
    16ac:	35 91       	lpm	r19, Z+
    16ae:	65 91       	lpm	r22, Z+
    16b0:	95 91       	lpm	r25, Z+
    16b2:	05 90       	lpm	r0, Z+
    16b4:	7f e2       	ldi	r23, 0x2F	; 47
    16b6:	73 95       	inc	r23
    16b8:	e1 18       	sub	r14, r1
    16ba:	f1 0a       	sbc	r15, r17
    16bc:	43 0b       	sbc	r20, r19
    16be:	56 0b       	sbc	r21, r22
    16c0:	c9 0b       	sbc	r28, r25
    16c2:	d0 09       	sbc	r29, r0
    16c4:	c0 f7       	brcc	.-16     	; 0x16b6 <__ftoa_engine+0x10a>
    16c6:	e1 0c       	add	r14, r1
    16c8:	f1 1e       	adc	r15, r17
    16ca:	43 1f       	adc	r20, r19
    16cc:	56 1f       	adc	r21, r22
    16ce:	c9 1f       	adc	r28, r25
    16d0:	d0 1d       	adc	r29, r0
    16d2:	7e f4       	brtc	.+30     	; 0x16f2 <__ftoa_engine+0x146>
    16d4:	70 33       	cpi	r23, 0x30	; 48
    16d6:	11 f4       	brne	.+4      	; 0x16dc <__ftoa_engine+0x130>
    16d8:	8a 95       	dec	r24
    16da:	e6 cf       	rjmp	.-52     	; 0x16a8 <__ftoa_engine+0xfc>
    16dc:	e8 94       	clt
    16de:	01 50       	subi	r16, 0x01	; 1
    16e0:	30 f0       	brcs	.+12     	; 0x16ee <__ftoa_engine+0x142>
    16e2:	08 0f       	add	r16, r24
    16e4:	0a f4       	brpl	.+2      	; 0x16e8 <__ftoa_engine+0x13c>
    16e6:	00 27       	eor	r16, r16
    16e8:	02 17       	cp	r16, r18
    16ea:	08 f4       	brcc	.+2      	; 0x16ee <__ftoa_engine+0x142>
    16ec:	20 2f       	mov	r18, r16
    16ee:	23 95       	inc	r18
    16f0:	02 2f       	mov	r16, r18
    16f2:	7a 33       	cpi	r23, 0x3A	; 58
    16f4:	28 f0       	brcs	.+10     	; 0x1700 <__ftoa_engine+0x154>
    16f6:	79 e3       	ldi	r23, 0x39	; 57
    16f8:	7d 93       	st	X+, r23
    16fa:	2a 95       	dec	r18
    16fc:	e9 f7       	brne	.-6      	; 0x16f8 <__ftoa_engine+0x14c>
    16fe:	10 c0       	rjmp	.+32     	; 0x1720 <__ftoa_engine+0x174>
    1700:	7d 93       	st	X+, r23
    1702:	2a 95       	dec	r18
    1704:	89 f6       	brne	.-94     	; 0x16a8 <__ftoa_engine+0xfc>
    1706:	06 94       	lsr	r0
    1708:	97 95       	ror	r25
    170a:	67 95       	ror	r22
    170c:	37 95       	ror	r19
    170e:	17 95       	ror	r17
    1710:	17 94       	ror	r1
    1712:	e1 18       	sub	r14, r1
    1714:	f1 0a       	sbc	r15, r17
    1716:	43 0b       	sbc	r20, r19
    1718:	56 0b       	sbc	r21, r22
    171a:	c9 0b       	sbc	r28, r25
    171c:	d0 09       	sbc	r29, r0
    171e:	98 f0       	brcs	.+38     	; 0x1746 <__ftoa_engine+0x19a>
    1720:	23 95       	inc	r18
    1722:	7e 91       	ld	r23, -X
    1724:	73 95       	inc	r23
    1726:	7a 33       	cpi	r23, 0x3A	; 58
    1728:	08 f0       	brcs	.+2      	; 0x172c <__ftoa_engine+0x180>
    172a:	70 e3       	ldi	r23, 0x30	; 48
    172c:	7c 93       	st	X, r23
    172e:	20 13       	cpse	r18, r16
    1730:	b8 f7       	brcc	.-18     	; 0x1720 <__ftoa_engine+0x174>
    1732:	7e 91       	ld	r23, -X
    1734:	70 61       	ori	r23, 0x10	; 16
    1736:	7d 93       	st	X+, r23
    1738:	30 f0       	brcs	.+12     	; 0x1746 <__ftoa_engine+0x19a>
    173a:	83 95       	inc	r24
    173c:	71 e3       	ldi	r23, 0x31	; 49
    173e:	7d 93       	st	X+, r23
    1740:	70 e3       	ldi	r23, 0x30	; 48
    1742:	2a 95       	dec	r18
    1744:	e1 f7       	brne	.-8      	; 0x173e <__ftoa_engine+0x192>
    1746:	11 24       	eor	r1, r1
    1748:	ef 90       	pop	r14
    174a:	ff 90       	pop	r15
    174c:	0f 91       	pop	r16
    174e:	1f 91       	pop	r17
    1750:	cf 91       	pop	r28
    1752:	df 91       	pop	r29
    1754:	99 27       	eor	r25, r25
    1756:	87 fd       	sbrc	r24, 7
    1758:	90 95       	com	r25
    175a:	08 95       	ret

0000175c <_exit>:
    175c:	f8 94       	cli

0000175e <__stop_program>:
    175e:	ff cf       	rjmp	.-2      	; 0x175e <__stop_program>
