// Seed: 3786516009
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input wire id_3,
    output wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    output wand id_11
);
  assign id_10 = id_9 ? 1 : id_9;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5
);
  wire id_7;
  module_0(
      id_4, id_4, id_4, id_2, id_4, id_0, id_4, id_1, id_2, id_5, id_4, id_4
  );
endmodule
