{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683358086613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683358086614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 15:28:06 2023 " "Processing started: Sat May 06 15:28:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683358086614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683358086614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683358086614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683358086785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t832.v(12) " "Verilog HDL information at t832.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "code/t832.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/t832.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683358086813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t832.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t832.v" { { "Info" "ISGN_ENTITY_NAME" "1 T832 " "Found entity 1: T832" {  } { { "code/t832.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/t832.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t328.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t328.v" { { "Info" "ISGN_ENTITY_NAME" "1 t328 " "Found entity 1: t328" {  } { { "code/t328.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/t328.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086816 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ss.v(13) " "Verilog HDL Expression warning at ss.v(13): truncated literal to match 2 bits" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1683358086817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ss.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 SS " "Found entity 1: SS" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/s1212.v 1 1 " "Found 1 design units, including 1 entities, in source file code/s1212.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1212 " "Found entity 1: S1212" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/s1232.v 1 1 " "Found 1 design units, including 1 entities, in source file code/s1232.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1232 " "Found entity 1: S1232" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/s2132.v 1 1 " "Found 1 design units, including 1 entities, in source file code/s2132.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2132 " "Found entity 1: S2132" {  } { { "code/s2132.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s2132.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/s2112.v 1 1 " "Found 1 design units, including 1 entities, in source file code/s2112.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2112 " "Found entity 1: S2112" {  } { { "code/s2112.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s2112.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file code/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "code/pcreg.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/divr.v 1 1 " "Found 1 design units, including 1 entities, in source file code/divr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVR " "Found entity 1: DIVR" {  } { { "code/divr.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/divr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/rwinput.v 1 1 " "Found 1 design units, including 1 entities, in source file code/rwinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 rwinput " "Found entity 1: rwinput" {  } { { "code/rwinput.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rwinput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086827 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX code/mux.v " "Entity \"MUX\" obtained from \"code/mux.v\" instead of from Quartus II megafunction library" {  } { { "code/mux.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1683358086828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file code/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "code/mux.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/divl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/divl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVL " "Found entity 1: DIVL" {  } { { "code/divl.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/divl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(13) " "Verilog HDL information at regfile.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "code/regfile.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/regfile.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683358086830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file code/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "code/regfile.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "code/alu.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/is.v 1 1 " "Found 1 design units, including 1 entities, in source file code/is.v" { { "Info" "ISGN_ENTITY_NAME" "1 IS " "Found entity 1: IS" {  } { { "code/is.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/is.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "code/ir.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "code/pc.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code/cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "code/cpu.bdf" "" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683358086836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683358086836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683358086854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t328 t328:inst19 " "Elaborating entity \"t328\" for hierarchy \"t328:inst19\"" {  } { { "code/cpu.bdf" "inst19" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 816 -1728 -1520 896 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t328.v(10) " "Verilog HDL assignment warning at t328.v(10): truncated value with size 32 to match size of target (4)" {  } { { "code/t328.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/t328.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683358086856 "|cpu|t328:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst7 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst7\"" {  } { { "code/cpu.bdf" "inst7" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 472 -368 -152 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086857 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SET rom.v(12) " "Verilog HDL Always Construct warning at rom.v(12): variable \"SET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086857 "|cpu|ROM:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WRITE rom.v(13) " "Verilog HDL Always Construct warning at rom.v(13): variable \"WRITE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086857 "|cpu|ROM:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_I rom.v(13) " "Verilog HDL Always Construct warning at rom.v(13): variable \"PC_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086857 "|cpu|ROM:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_I rom.v(15) " "Verilog HDL Always Construct warning at rom.v(15): variable \"PC_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086857 "|cpu|ROM:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA rom.v(11) " "Verilog HDL Always Construct warning at rom.v(11): inferring latch(es) for variable \"DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] rom.v(11) " "Inferred latch for \"DATA\[0\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] rom.v(11) " "Inferred latch for \"DATA\[1\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] rom.v(11) " "Inferred latch for \"DATA\[2\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] rom.v(11) " "Inferred latch for \"DATA\[3\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] rom.v(11) " "Inferred latch for \"DATA\[4\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] rom.v(11) " "Inferred latch for \"DATA\[5\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] rom.v(11) " "Inferred latch for \"DATA\[6\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] rom.v(11) " "Inferred latch for \"DATA\[7\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] rom.v(11) " "Inferred latch for \"DATA\[8\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] rom.v(11) " "Inferred latch for \"DATA\[9\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] rom.v(11) " "Inferred latch for \"DATA\[10\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] rom.v(11) " "Inferred latch for \"DATA\[11\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] rom.v(11) " "Inferred latch for \"DATA\[12\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] rom.v(11) " "Inferred latch for \"DATA\[13\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] rom.v(11) " "Inferred latch for \"DATA\[14\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] rom.v(11) " "Inferred latch for \"DATA\[15\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[16\] rom.v(11) " "Inferred latch for \"DATA\[16\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[17\] rom.v(11) " "Inferred latch for \"DATA\[17\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[18\] rom.v(11) " "Inferred latch for \"DATA\[18\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[19\] rom.v(11) " "Inferred latch for \"DATA\[19\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[20\] rom.v(11) " "Inferred latch for \"DATA\[20\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[21\] rom.v(11) " "Inferred latch for \"DATA\[21\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[22\] rom.v(11) " "Inferred latch for \"DATA\[22\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[23\] rom.v(11) " "Inferred latch for \"DATA\[23\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[24\] rom.v(11) " "Inferred latch for \"DATA\[24\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[25\] rom.v(11) " "Inferred latch for \"DATA\[25\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[26\] rom.v(11) " "Inferred latch for \"DATA\[26\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[27\] rom.v(11) " "Inferred latch for \"DATA\[27\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[28\] rom.v(11) " "Inferred latch for \"DATA\[28\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[29\] rom.v(11) " "Inferred latch for \"DATA\[29\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[30\] rom.v(11) " "Inferred latch for \"DATA\[30\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[31\] rom.v(11) " "Inferred latch for \"DATA\[31\]\" at rom.v(11)" {  } { { "code/rom.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rom.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086858 "|cpu|ROM:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:inst3\"" {  } { { "code/cpu.bdf" "inst3" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 112 1040 1224 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS SS:inst9 " "Elaborating entity \"SS\" for hierarchy \"SS:inst9\"" {  } { { "code/cpu.bdf" "inst9" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 40 -1320 -1200 120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086860 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ss.v(11) " "Verilog HDL Always Construct warning at ss.v(11): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086860 "|cpu|SS:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ss.v(11) " "Verilog HDL assignment warning at ss.v(11): truncated value with size 32 to match size of target (2)" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683358086861 "|cpu|SS:inst9"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ss.v(13) " "Verilog HDL Always Construct warning at ss.v(13): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683358086861 "|cpu|SS:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ss.v(9) " "Verilog HDL Always Construct warning at ss.v(9): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086861 "|cpu|SS:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ss.v(9) " "Inferred latch for \"count\[0\]\" at ss.v(9)" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086861 "|cpu|SS:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ss.v(9) " "Inferred latch for \"count\[1\]\" at ss.v(9)" {  } { { "code/ss.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/ss.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086861 "|cpu|SS:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVL DIVL:inst10 " "Elaborating entity \"DIVL\" for hierarchy \"DIVL:inst10\"" {  } { { "code/cpu.bdf" "inst10" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 112 -40 168 256 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2112 S2112:inst8 " "Elaborating entity \"S2112\" for hierarchy \"S2112:inst8\"" {  } { { "code/cpu.bdf" "inst8" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 344 -616 -416 456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "code/cpu.bdf" "inst5" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 400 584 776 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(19) " "Verilog HDL assignment warning at pc.v(19): truncated value with size 32 to match size of target (12)" {  } { { "code/pc.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/pc.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683358086864 "|cpu|PC:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "code/cpu.bdf" "inst6" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { -120 952 1152 24 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:inst17 " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:inst17\"" {  } { { "code/cpu.bdf" "inst17" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 120 360 560 264 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rwinput rwinput:inst " "Elaborating entity \"rwinput\" for hierarchy \"rwinput:inst\"" {  } { { "code/cpu.bdf" "inst" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 360 16 216 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 rwinput.v(18) " "Verilog HDL assignment warning at rwinput.v(18): truncated value with size 52 to match size of target (32)" {  } { { "code/rwinput.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/rwinput.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683358086868 "|cpu|rwinput:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IS IS:inst4 " "Elaborating entity \"IS\" for hierarchy \"IS:inst4\"" {  } { { "code/cpu.bdf" "inst4" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 296 1376 1584 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst11 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst11\"" {  } { { "code/cpu.bdf" "inst11" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 136 592 784 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1212 S1212:inst24 " "Elaborating entity \"S1212\" for hierarchy \"S1212:inst24\"" {  } { { "code/cpu.bdf" "inst24" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 504 -1264 -1064 584 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086871 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_OUT s1212.v(9) " "Verilog HDL Always Construct warning at s1212.v(9): inferring latch(es) for variable \"B_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_OUT s1212.v(9) " "Verilog HDL Always Construct warning at s1212.v(9): inferring latch(es) for variable \"A_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[0\] s1212.v(9) " "Inferred latch for \"A_OUT\[0\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[1\] s1212.v(9) " "Inferred latch for \"A_OUT\[1\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[2\] s1212.v(9) " "Inferred latch for \"A_OUT\[2\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[3\] s1212.v(9) " "Inferred latch for \"A_OUT\[3\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[4\] s1212.v(9) " "Inferred latch for \"A_OUT\[4\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[5\] s1212.v(9) " "Inferred latch for \"A_OUT\[5\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[6\] s1212.v(9) " "Inferred latch for \"A_OUT\[6\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[7\] s1212.v(9) " "Inferred latch for \"A_OUT\[7\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[8\] s1212.v(9) " "Inferred latch for \"A_OUT\[8\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[9\] s1212.v(9) " "Inferred latch for \"A_OUT\[9\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[10\] s1212.v(9) " "Inferred latch for \"A_OUT\[10\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[11\] s1212.v(9) " "Inferred latch for \"A_OUT\[11\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[0\] s1212.v(9) " "Inferred latch for \"B_OUT\[0\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[1\] s1212.v(9) " "Inferred latch for \"B_OUT\[1\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[2\] s1212.v(9) " "Inferred latch for \"B_OUT\[2\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[3\] s1212.v(9) " "Inferred latch for \"B_OUT\[3\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[4\] s1212.v(9) " "Inferred latch for \"B_OUT\[4\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[5\] s1212.v(9) " "Inferred latch for \"B_OUT\[5\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[6\] s1212.v(9) " "Inferred latch for \"B_OUT\[6\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[7\] s1212.v(9) " "Inferred latch for \"B_OUT\[7\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[8\] s1212.v(9) " "Inferred latch for \"B_OUT\[8\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086872 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[9\] s1212.v(9) " "Inferred latch for \"B_OUT\[9\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086873 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[10\] s1212.v(9) " "Inferred latch for \"B_OUT\[10\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086873 "|cpu|S1212:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[11\] s1212.v(9) " "Inferred latch for \"B_OUT\[11\]\" at s1212.v(9)" {  } { { "code/s1212.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1212.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086873 "|cpu|S1212:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1232 S1232:inst20 " "Elaborating entity \"S1232\" for hierarchy \"S1232:inst20\"" {  } { { "code/cpu.bdf" "inst20" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 584 -1272 -1064 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086873 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_OUT s1232.v(9) " "Verilog HDL Always Construct warning at s1232.v(9): inferring latch(es) for variable \"B_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_OUT s1232.v(9) " "Verilog HDL Always Construct warning at s1232.v(9): inferring latch(es) for variable \"A_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[0\] s1232.v(9) " "Inferred latch for \"A_OUT\[0\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[1\] s1232.v(9) " "Inferred latch for \"A_OUT\[1\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[2\] s1232.v(9) " "Inferred latch for \"A_OUT\[2\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[3\] s1232.v(9) " "Inferred latch for \"A_OUT\[3\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[4\] s1232.v(9) " "Inferred latch for \"A_OUT\[4\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[5\] s1232.v(9) " "Inferred latch for \"A_OUT\[5\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[6\] s1232.v(9) " "Inferred latch for \"A_OUT\[6\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[7\] s1232.v(9) " "Inferred latch for \"A_OUT\[7\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[8\] s1232.v(9) " "Inferred latch for \"A_OUT\[8\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[9\] s1232.v(9) " "Inferred latch for \"A_OUT\[9\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[10\] s1232.v(9) " "Inferred latch for \"A_OUT\[10\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[11\] s1232.v(9) " "Inferred latch for \"A_OUT\[11\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[12\] s1232.v(9) " "Inferred latch for \"A_OUT\[12\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[13\] s1232.v(9) " "Inferred latch for \"A_OUT\[13\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[14\] s1232.v(9) " "Inferred latch for \"A_OUT\[14\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[15\] s1232.v(9) " "Inferred latch for \"A_OUT\[15\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[16\] s1232.v(9) " "Inferred latch for \"A_OUT\[16\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[17\] s1232.v(9) " "Inferred latch for \"A_OUT\[17\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[18\] s1232.v(9) " "Inferred latch for \"A_OUT\[18\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[19\] s1232.v(9) " "Inferred latch for \"A_OUT\[19\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086874 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[20\] s1232.v(9) " "Inferred latch for \"A_OUT\[20\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[21\] s1232.v(9) " "Inferred latch for \"A_OUT\[21\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[22\] s1232.v(9) " "Inferred latch for \"A_OUT\[22\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[23\] s1232.v(9) " "Inferred latch for \"A_OUT\[23\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[24\] s1232.v(9) " "Inferred latch for \"A_OUT\[24\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[25\] s1232.v(9) " "Inferred latch for \"A_OUT\[25\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[26\] s1232.v(9) " "Inferred latch for \"A_OUT\[26\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[27\] s1232.v(9) " "Inferred latch for \"A_OUT\[27\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[28\] s1232.v(9) " "Inferred latch for \"A_OUT\[28\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[29\] s1232.v(9) " "Inferred latch for \"A_OUT\[29\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[30\] s1232.v(9) " "Inferred latch for \"A_OUT\[30\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_OUT\[31\] s1232.v(9) " "Inferred latch for \"A_OUT\[31\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[0\] s1232.v(9) " "Inferred latch for \"B_OUT\[0\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[1\] s1232.v(9) " "Inferred latch for \"B_OUT\[1\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[2\] s1232.v(9) " "Inferred latch for \"B_OUT\[2\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[3\] s1232.v(9) " "Inferred latch for \"B_OUT\[3\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[4\] s1232.v(9) " "Inferred latch for \"B_OUT\[4\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[5\] s1232.v(9) " "Inferred latch for \"B_OUT\[5\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[6\] s1232.v(9) " "Inferred latch for \"B_OUT\[6\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[7\] s1232.v(9) " "Inferred latch for \"B_OUT\[7\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[8\] s1232.v(9) " "Inferred latch for \"B_OUT\[8\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[9\] s1232.v(9) " "Inferred latch for \"B_OUT\[9\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[10\] s1232.v(9) " "Inferred latch for \"B_OUT\[10\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[11\] s1232.v(9) " "Inferred latch for \"B_OUT\[11\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[12\] s1232.v(9) " "Inferred latch for \"B_OUT\[12\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[13\] s1232.v(9) " "Inferred latch for \"B_OUT\[13\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[14\] s1232.v(9) " "Inferred latch for \"B_OUT\[14\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[15\] s1232.v(9) " "Inferred latch for \"B_OUT\[15\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[16\] s1232.v(9) " "Inferred latch for \"B_OUT\[16\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[17\] s1232.v(9) " "Inferred latch for \"B_OUT\[17\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[18\] s1232.v(9) " "Inferred latch for \"B_OUT\[18\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[19\] s1232.v(9) " "Inferred latch for \"B_OUT\[19\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[20\] s1232.v(9) " "Inferred latch for \"B_OUT\[20\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086875 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[21\] s1232.v(9) " "Inferred latch for \"B_OUT\[21\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[22\] s1232.v(9) " "Inferred latch for \"B_OUT\[22\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[23\] s1232.v(9) " "Inferred latch for \"B_OUT\[23\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[24\] s1232.v(9) " "Inferred latch for \"B_OUT\[24\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[25\] s1232.v(9) " "Inferred latch for \"B_OUT\[25\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[26\] s1232.v(9) " "Inferred latch for \"B_OUT\[26\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[27\] s1232.v(9) " "Inferred latch for \"B_OUT\[27\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[28\] s1232.v(9) " "Inferred latch for \"B_OUT\[28\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[29\] s1232.v(9) " "Inferred latch for \"B_OUT\[29\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[30\] s1232.v(9) " "Inferred latch for \"B_OUT\[30\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_OUT\[31\] s1232.v(9) " "Inferred latch for \"B_OUT\[31\]\" at s1232.v(9)" {  } { { "code/s1232.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/s1232.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683358086876 "|cpu|S1232:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T832 T832:inst1 " "Elaborating entity \"T832\" for hierarchy \"T832:inst1\"" {  } { { "code/cpu.bdf" "inst1" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 584 -1752 -1544 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 t832.v(15) " "Verilog HDL assignment warning at t832.v(15): truncated value with size 32 to match size of target (4)" {  } { { "code/t832.v" "" { Text "C:/Users/addss/project/FPGA/CPU/code/t832.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683358086877 "|cpu|T832:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVR DIVR:inst16 " "Elaborating entity \"DIVR\" for hierarchy \"DIVR:inst16\"" {  } { { "code/cpu.bdf" "inst16" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { -120 1320 1528 -40 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2132 S2132:inst22 " "Elaborating entity \"S2132\" for hierarchy \"S2132:inst22\"" {  } { { "code/cpu.bdf" "inst22" { Schematic "C:/Users/addss/project/FPGA/CPU/code/cpu.bdf" { { 640 -624 -416 752 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683358086879 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "REGFILE:inst17\|DATAS " "RAM logic \"REGFILE:inst17\|DATAS\" is uninferred due to asynchronous read logic" {  } { { "code/regfile.v" "DATAS" { Text "C:/Users/addss/project/FPGA/CPU/code/regfile.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1683358087085 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1683358087085 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1683358087216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/addss/project/FPGA/CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/addss/project/FPGA/CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683358087254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683358087282 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 15:28:07 2023 " "Processing ended: Sat May 06 15:28:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683358087282 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683358087282 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683358087282 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683358087282 ""}
