Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 11:54:44 2025
| Host         : DESKTOP-QQS53RN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_TEST_timing_summary_routed.rpt -pb UART_TEST_timing_summary_routed.pb -rpx UART_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.610        0.000                      0                  152        0.173        0.000                      0                  152       41.160        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.610        0.000                      0                  152        0.173        0.000                      0                  152       41.160        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.610ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/bit_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.856ns (20.174%)  route 3.387ns (79.826%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.152     8.930 r  uart_rx_inst/bit_index[3]_i_1__0/O
                         net (fo=4, routed)           0.475     9.405    uart_rx_inst/bit_index
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    88.199    uart_rx_inst/CLK
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[0]/C
                         clock pessimism              0.257    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y62          FDCE (Setup_fdce_C_CE)      -0.407    88.014    uart_rx_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.014    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 78.610    

Slack (MET) :             78.610ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/bit_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.856ns (20.174%)  route 3.387ns (79.826%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.152     8.930 r  uart_rx_inst/bit_index[3]_i_1__0/O
                         net (fo=4, routed)           0.475     9.405    uart_rx_inst/bit_index
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    88.199    uart_rx_inst/CLK
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[1]/C
                         clock pessimism              0.257    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y62          FDCE (Setup_fdce_C_CE)      -0.407    88.014    uart_rx_inst/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         88.014    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 78.610    

Slack (MET) :             78.610ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/bit_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.856ns (20.174%)  route 3.387ns (79.826%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.152     8.930 r  uart_rx_inst/bit_index[3]_i_1__0/O
                         net (fo=4, routed)           0.475     9.405    uart_rx_inst/bit_index
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    88.199    uart_rx_inst/CLK
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[2]/C
                         clock pessimism              0.257    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y62          FDCE (Setup_fdce_C_CE)      -0.407    88.014    uart_rx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         88.014    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 78.610    

Slack (MET) :             78.610ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/bit_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.856ns (20.174%)  route 3.387ns (79.826%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.152     8.930 r  uart_rx_inst/bit_index[3]_i_1__0/O
                         net (fo=4, routed)           0.475     9.405    uart_rx_inst/bit_index
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    88.199    uart_rx_inst/CLK
    SLICE_X1Y62          FDCE                                         r  uart_rx_inst/bit_index_reg[3]/C
                         clock pessimism              0.257    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y62          FDCE (Setup_fdce_C_CE)      -0.407    88.014    uart_rx_inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         88.014    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 78.610    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[0]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X1Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[1]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X1Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[2]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X1Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[3]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X0Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[4]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X0Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    

Slack (MET) :             78.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.828ns (19.397%)  route 3.441ns (80.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.162    uart_rx_inst/CLK
    SLICE_X5Y64          FDCE                                         r  uart_rx_inst/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  uart_rx_inst/baud_count_reg[9]/Q
                         net (fo=4, routed)           1.019     6.637    uart_rx_inst/baud_count_reg_n_0_[9]
    SLICE_X5Y62          LUT5 (Prop_lut5_I3_O)        0.124     6.761 r  uart_rx_inst/baud_count[15]_i_4/O
                         net (fo=17, routed)          0.853     7.614    uart_rx_inst/baud_count[15]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.738 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=6, routed)           1.040     8.778    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.902 r  uart_rx_inst/data[7]_i_1/O
                         net (fo=8, routed)           0.528     9.430    uart_rx_inst/data[7]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    88.198    uart_rx_inst/CLK
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[5]/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X0Y63          FDCE (Setup_fdce_C_CE)      -0.205    88.215    uart_rx_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.215    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 78.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.494    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_rx_inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     1.750    uart_rx_inst/shift_reg_reg_n_0_[0]
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.008    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[0]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.070     1.578    uart_rx_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_tx_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  uart_tx_inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.083     1.744    uart_tx_inst/shift_reg_reg_n_0_[0]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.049     1.793 r  uart_tx_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     1.793    uart_tx_inst/tx_i_1_n_0
    SLICE_X3Y53          FDPE                                         r  uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.013    uart_tx_inst/CLK
    SLICE_X3Y53          FDPE                                         r  uart_tx_inst/tx_reg/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y53          FDPE (Hold_fdpe_C_D)         0.107     1.617    uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.109     1.747    counter_reg[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.048     1.795 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    p_0_in__0[4]
    SLICE_X1Y53          FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.107     1.617    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.494    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_rx_inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.127     1.762    uart_rx_inst/shift_reg_reg_n_0_[2]
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.008    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.070     1.578    uart_rx_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  counter_reg[2]/Q
                         net (fo=6, routed)           0.109     1.747    counter_reg[2]
    SLICE_X1Y53          LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    p_0_in__0[3]
    SLICE_X1Y53          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.091     1.601    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.719%)  route 0.129ns (50.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.494    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     1.622 r  uart_rx_inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.129     1.751    uart_rx_inst/shift_reg_reg_n_0_[4]
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.008    uart_rx_inst/CLK
    SLICE_X0Y63          FDCE                                         r  uart_rx_inst/data_reg[4]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.012     1.520    uart_rx_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/baud_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.409%)  route 0.176ns (48.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X3Y53          FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.176     1.814    uart_tx_inst/state__0[0]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  uart_tx_inst/baud_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    uart_tx_inst/baud_count[0]
    SLICE_X5Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.011    uart_tx_inst/CLK
    SLICE_X5Y54          FDCE                                         r  uart_tx_inst/baud_count_reg[0]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.091     1.623    uart_tx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_rx_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_inst/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.399%)  route 0.184ns (56.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.494    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_rx_inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.184     1.819    uart_rx_inst/shift_reg_reg_n_0_[1]
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.008    uart_rx_inst/CLK
    SLICE_X1Y63          FDCE                                         r  uart_rx_inst/data_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.066     1.574    uart_rx_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/bit_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=4, routed)           0.167     1.805    uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.042     1.847 r  uart_tx_inst/bit_index[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    uart_tx_inst/bit_index[1]_i_1__0_n_0
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.013    uart_tx_inst/CLK
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[1]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.105     1.602    uart_tx_inst/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_inst/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=4, routed)           0.169     1.807    uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.043     1.850 r  uart_tx_inst/bit_index[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.850    uart_tx_inst/bit_index[3]_i_2__0_n_0
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     2.013    uart_tx_inst/CLK
    SLICE_X3Y54          FDCE                                         r  uart_tx_inst/bit_index_reg[3]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.107     1.604    uart_tx_inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y54    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y54    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y53    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    counter_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y67    leds_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y54    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y54    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y54    counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X2Y54    counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y53    counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y53    counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y53    counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y53    counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y53    counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y53    counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y54    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y54    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y54    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y54    counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y53    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y53    counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 3.964ns (51.750%)  route 3.696ns (48.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.617     5.161    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.456     5.617 r  leds_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.696     9.312    leds_reg[1]_lopt_replica_1
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.820 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.820    leds[0]
    A17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 3.948ns (54.487%)  route 3.298ns (45.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.617     5.161    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.456     5.617 r  leds_reg[1]/Q
                         net (fo=1, routed)           3.298     8.915    leds_OBUF[0]
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.407 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.407    leds[1]
    C16                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 4.112ns (64.293%)  route 2.284ns (35.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.626     5.170    uart_tx_inst/CLK
    SLICE_X3Y53          FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.419     5.589 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           2.284     7.872    tx_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.565 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.565    tx
    J17                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.403ns (70.512%)  route 0.587ns (29.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.497    uart_tx_inst/CLK
    SLICE_X3Y53          FDPE                                         r  uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.128     1.625 r  uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           0.587     2.211    tx_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.275     3.486 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.486    tx
    J17                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.334ns (56.297%)  route 1.036ns (43.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.491    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.632 r  leds_reg[1]/Q
                         net (fo=1, routed)           1.036     2.668    leds_OBUF[0]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.861 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.861    leds[1]
    C16                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.350ns (52.329%)  route 1.230ns (47.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.491    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.632 r  leds_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.230     2.862    leds_reg[1]_lopt_replica_1
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.071 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.071    leds[0]
    A17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_tx_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.587ns (27.566%)  route 4.170ns (72.434%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.649     5.112    uart_tx_inst/reset_IBUF
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.236 r  uart_tx_inst/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.521     5.757    uart_tx_inst/shift_reg[7]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.873    uart_tx_inst/CLK
    SLICE_X2Y53          FDRE                                         r  uart_tx_inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.273ns  (logic 1.587ns (30.094%)  route 3.686ns (69.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.074     4.537    uart_rx_inst/reset_IBUF
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.661 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.613     5.273    uart_rx_inst/shift_reg
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.869    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.273ns  (logic 1.587ns (30.094%)  route 3.686ns (69.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=67, routed)          3.074     4.537    uart_rx_inst/reset_IBUF
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.661 r  uart_rx_inst/shift_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.613     5.273    uart_rx_inst/shift_reg
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.869    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.238ns (20.265%)  route 0.936ns (79.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    J18                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  rx_IBUF_inst/O
                         net (fo=2, routed)           0.936     1.174    uart_rx_inst/D[0]
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     2.009    uart_rx_inst/CLK
    SLICE_X0Y62          FDRE                                         r  uart_rx_inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.231ns (17.846%)  route 1.063ns (82.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.063     1.294    reset_IBUF
    SLICE_X0Y67          FDPE                                         f  leds_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.005    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[1]_lopt_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.231ns (17.846%)  route 1.063ns (82.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.063     1.294    reset_IBUF
    SLICE_X0Y67          FDPE                                         f  leds_reg[1]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.005    clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  leds_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.393ns (29.490%)  route 0.939ns (70.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    J18                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  rx_IBUF_inst/O
                         net (fo=2, routed)           0.882     1.120    uart_rx_inst/D[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.044     1.164 r  uart_rx_inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.057     1.221    uart_rx_inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.111     1.332 r  uart_rx_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.332    uart_rx_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y62          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     2.009    uart_rx_inst/CLK
    SLICE_X2Y62          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.231ns (16.273%)  route 1.188ns (83.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.188     1.419    uart_rx_inst/reset_IBUF
    SLICE_X2Y63          FDCE                                         f  uart_rx_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.008    uart_rx_inst/CLK
    SLICE_X2Y63          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.231ns (16.154%)  route 1.199ns (83.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.199     1.430    uart_rx_inst/reset_IBUF
    SLICE_X5Y63          FDCE                                         f  uart_rx_inst/baud_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     2.006    uart_rx_inst/CLK
    SLICE_X5Y63          FDCE                                         r  uart_rx_inst/baud_count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.231ns (16.154%)  route 1.199ns (83.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.199     1.430    uart_rx_inst/reset_IBUF
    SLICE_X5Y63          FDCE                                         f  uart_rx_inst/baud_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     2.006    uart_rx_inst/CLK
    SLICE_X5Y63          FDCE                                         r  uart_rx_inst/baud_count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.231ns (16.154%)  route 1.199ns (83.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.199     1.430    uart_rx_inst/reset_IBUF
    SLICE_X5Y63          FDCE                                         f  uart_rx_inst/baud_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     2.006    uart_rx_inst/CLK
    SLICE_X5Y63          FDCE                                         r  uart_rx_inst/baud_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.231ns (15.666%)  route 1.243ns (84.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.243     1.474    uart_rx_inst/reset_IBUF
    SLICE_X6Y62          FDCE                                         f  uart_rx_inst/baud_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.007    uart_rx_inst/CLK
    SLICE_X6Y62          FDCE                                         r  uart_rx_inst/baud_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_inst/baud_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.231ns (15.666%)  route 1.243ns (84.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=67, routed)          1.243     1.474    uart_rx_inst/reset_IBUF
    SLICE_X6Y62          FDCE                                         f  uart_rx_inst/baud_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.007    uart_rx_inst/CLK
    SLICE_X6Y62          FDCE                                         r  uart_rx_inst/baud_count_reg[5]/C





