INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Mux31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/RegMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sim_1/new/tb_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_level
