Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@112:125@HdlStmProcess
    end
    endcase
  end
end

always @(posedge clk) begin
  case (state)
  CGS_STATE_INIT: rdy <= 1'b0;
  CGS_STATE_DATA: rdy <= 1'b1;
  default: rdy <= rdy;
  endcase
end

endmodule

Diff Content:
- 117 always @(posedge clk) begin
- 118   case (state)
- 119   CGS_STATE_INIT: rdy <= 1'b0;
- 120   CGS_STATE_DATA: rdy <= 1'b1;
- 121   default: rdy <= rdy;
- 122   endcase
- 123 end
+ 123   always @(posedge clk) begin
+ 123     case (state)
+ 123     CGS_STATE_INIT: rdy <= 1'b0;
+ 123     CGS_STATE_DATA: rdy <= 1'b1;
+ 123     default: rdy <= rdy;
+ 123     endcase
+ 123   end

Clone Blocks:
