<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_system__stm32f4xx_8c" xml:lang="en-US">
<title>CUBE_IDE/VGA/Core/Src/system_stm32f4xx.c File Reference</title>
<indexterm><primary>CUBE_IDE/VGA/Core/Src/system_stm32f4xx.c</primary></indexterm>
<para>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices, and is generated by the clock configuration tool stm32f4xx_Clock_Configuration_V1.0.0.xls. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx.h&quot;<?linebreak?></programlisting><simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___s_t_m32_f4xx___system___private___defines_1ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</link>&#160;&#160;&#160;0x00</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PLL_M</emphasis>&#160;&#160;&#160;8</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PLL_N</emphasis>&#160;&#160;&#160;336</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PLL_P</emphasis>&#160;&#160;&#160;2</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PLL_Q</emphasis>&#160;&#160;&#160;7</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</link> (void)</para>

<para>Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemFrequency variable. </para>
</listitem>
            <listitem><para>void <link linkend="_group___s_t_m32_f4xx___system___private___functions_1gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</link> (void)</para>

<para>Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Variables    </title>
        <itemizedlist>
            <listitem><para>uint32_t <link linkend="_group___s_t_m32_f4xx___system___private___variables_1gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</link> = 168000000</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaf63697ed9952cc71e1225efe205f6cd3">__I</link> uint8_t <emphasis role="strong">AHBPrescTable</emphasis> [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices, and is generated by the clock configuration tool stm32f4xx_Clock_Configuration_V1.0.0.xls. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.0.0 </para>
</formalpara>
<formalpara><title>Date</title>

<para>19-September-2011 </para>
</formalpara>
<orderedlist>
<listitem>
<para>This file provides two functions and one global variable to be called from user application:<itemizedlist>
<listitem>
<para><link linkend="_group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</link>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the &quot;startup_stm32f4xx.s&quot; file.</para>
</listitem><listitem>
<para>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</para>
</listitem><listitem>
<para><link linkend="_group___s_t_m32_f4xx___system___private___functions_1gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate()</link>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</para>
</listitem></itemizedlist>
</para>
</listitem><listitem>
<para>After each device reset the HSI (16 MHz) is used as system clock source. Then <link linkend="_group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</link> function is called, in &quot;startup_stm32f4xx.s&quot; file, to configure the system clock before to branch to main program.</para>
</listitem><listitem>
<para>If the system clock source selected by user fails to startup, the <link linkend="_group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit()</link> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</para>
</listitem><listitem>
<para>The default value of HSE crystal is set to 8 MHz, refer to &quot;HSE_VALUE&quot; define in &quot;stm32f4xx.h&quot; file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</para>
</listitem></orderedlist>
</para>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md0">
<title>5. This file configures the system clock as follows:</title>

<para>============================================================================= </para>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md1">
<title>Supported STM32F4xx device revision    | Rev A</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md2">
<title>System Clock source                    | PLL (HSE)</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md3">
<title>SYSCLK(Hz)                             | 168000000</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md4">
<title>HCLK(Hz)                               | 168000000</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md5">
<title>AHB Prescaler                          | 1</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md6">
<title>APB1 Prescaler                         | 4</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md7">
<title>APB2 Prescaler                         | 2</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md8">
<title>HSE Frequency(Hz)                      | 8000000</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md9">
<title>PLL_M                                  | 8</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md10">
<title>PLL_N                                  | 336</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md11">
<title>PLL_P                                  | 2</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md12">
<title>PLL_Q                                  | 7</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md13">
<title>PLLI2S_N                               | NA</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md14">
<title>PLLI2S_R                               | NA</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md15">
<title>I2S input clock                        | NA</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md16">
<title>VDD(V)                                 | 3.3</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md17">
<title>High Performance mode                  | Enabled</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md18">
<title>Flash Latency(WS)                      | 5</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md19">
<title>Prefetch Buffer                        | OFF</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md20">
<title>Instruction cache                      | ON</title>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md21">
<title>Data cache                             | ON</title>

<para>Require 48MHz for USB OTG FS, | Enabled </para>
</section>
<section xml:id="_system__stm32f4xx_8c_1autotoc_md22">
<title>SDIO and RNG clock                     |</title>

<para>=============================================================================</para>

<para><caution><title>Attention</title>

<para></para>
</caution>
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</para>

<para><formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT 2011 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>
</section>
</section>
</section>
</section>
