Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 29 03:56:20 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line92/delay_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unitA/delay_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unitB/delay_reg/Q (HIGH)

 There are 475 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)

 There are 207 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_audio/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.296        0.000                      0                  351        0.117        0.000                      0                  351        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.296        0.000                      0                  351        0.117        0.000                      0                  351        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.749ns (33.511%)  route 3.470ns (66.489%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.373    10.300    unitA/count
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.749ns (33.511%)  route 3.470ns (66.489%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.373    10.300    unitA/count
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.749ns (33.511%)  route 3.470ns (66.489%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.373    10.300    unitA/count
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.749ns (33.511%)  route 3.470ns (66.489%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.373    10.300    unitA/count
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  unitA/count_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.749ns (34.424%)  route 3.332ns (65.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.234    10.162    unitA/count
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.749ns (34.424%)  route 3.332ns (65.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.234    10.162    unitA/count
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.749ns (34.424%)  route 3.332ns (65.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.234    10.162    unitA/count
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.749ns (34.424%)  route 3.332ns (65.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.234    10.162    unitA/count
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444    14.785    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    unitA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.749ns (35.459%)  route 3.183ns (64.541%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086    10.014    unitA/count
    SLICE_X37Y40         FDRE                                         r  unitA/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  unitA/count_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitA/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 unitA/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.749ns (35.459%)  route 3.183ns (64.541%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.560     5.081    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  unitA/count_reg[1]/Q
                         net (fo=2, routed)           1.255     6.792    unitA/count_reg[1]
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.916 r  unitA/count[0]_i_17/O
                         net (fo=1, routed)           0.000     6.916    unitA/count[0]_i_17_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.429 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.429    unitA/count_reg[0]_i_9_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.546    unitA/count_reg[0]_i_5_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.775 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.843     8.618    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.310     8.928 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086    10.014    unitA/count
    SLICE_X37Y40         FDRE                                         r  unitA/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.443    14.784    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  unitA/count_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    unitA/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  unit_20khz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit_20khz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  unit_20khz/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    unit_20khz/COUNT_reg[28]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  unit_20khz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit_20khz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  unit_20khz/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    unit_20khz/COUNT_reg[28]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  unit_20khz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit_20khz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  unit_20khz/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    unit_20khz/COUNT_reg[28]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 unit_20khz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  unit_20khz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_20khz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit_20khz/COUNT_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_20khz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_20khz/COUNT_reg[24]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  unit_20khz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    unit_20khz/COUNT_reg[28]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  unit_20khz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_20khz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 unitA/press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.438    unitA/baysis_clock_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  unitA/press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  unitA/press_reg/Q
                         net (fo=2, routed)           0.122     1.701    nolabel_line92/press
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  nolabel_line92/press_i_1/O
                         net (fo=1, routed)           0.000     1.746    unitA/press_reg_0
    SLICE_X35Y31         FDRE                                         r  unitA/press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.822     1.949    unitA/baysis_clock_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  unitA/press_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.530    unitA/press_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 unitA/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.903%)  route 0.135ns (42.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.438    unitA/baysis_clock_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  unitA/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  unitA/delay_reg/Q
                         net (fo=4, routed)           0.135     1.714    unitA/led14_OBUF
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  unitA/delay_i_1/O
                         net (fo=1, routed)           0.000     1.759    unitA/delay_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  unitA/delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.822     1.949    unitA/baysis_clock_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  unitA/delay_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.530    unitA/delay_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unitA/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  unitA/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    unitA/count_reg[27]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  unitA/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    unitA/count_reg[24]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.831     1.958    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  unitA/count_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    unitA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_20khz/CLOCK_flex_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/CLOCK_flex_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  unit_20khz/CLOCK_flex_reg/Q
                         net (fo=2, routed)           0.168     1.754    unit_20khz/J_MIC3_Pin1_OBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  unit_20khz/CLOCK_flex_i_1/O
                         net (fo=1, routed)           0.000     1.799    unit_20khz/CLOCK_flex_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.831     1.958    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    unit_20khz/CLOCK_flex_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unitA/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.560     1.443    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  unitA/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  unitA/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.704    unitA/count_reg[11]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  unitA/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    unitA/count_reg[8]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  unitA/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.955    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  unitA/count_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    unitA/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unitA/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.561     1.444    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  unitA/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  unitA/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.705    unitA/count_reg[19]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  unitA/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    unitA/count_reg[16]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  unitA/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.830     1.957    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  unitA/count_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    unitA/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  baysis_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   unitA/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   unitA/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   unitA/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   unitA/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   unitA/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   unitA/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   unitA/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   unitA/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   unitA/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   unit_20khz/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   unit_20khz/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   unit_20khz/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   unit_20khz/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   unit_20khz/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   unit_20khz/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   unit_20khz/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   unit_20khz/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   unit_20khz/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   unit_20khz/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   unit_20khz/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   unit_20khz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   unit_20khz/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   unit_20khz/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   unitA/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   unitA/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   unitA/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   unitA/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   unitA/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   unitA/count_reg[6]/C



