// Seed: 52277970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 : 1'b0],
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd20,
    parameter id_8 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  inout reg id_2;
  output wire id_1;
  wire id_5;
  assign id_1 = id_5;
  logic [7:0] id_6, id_7, _id_8;
  wire id_9;
  ;
  id_10 :
  assert property (@(posedge -1'b0) (1)) id_2 <= id_10;
  logic [-1  ==  id_8 : -1  ?  -1 : id_4] id_11;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_7,
      id_5,
      id_5,
      id_5,
      id_10
  );
  assign id_11 = id_2;
  logic id_12;
  wire  id_13;
  assign id_1 = id_7;
  assign id_3 = -1;
  task id_14;
    if (1);
    id_11 <= (-1) == -1;
    logic id_15;
  endtask
  wire id_16;
  ;
  logic id_17;
endmodule
