{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495528589828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495528589838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 14:06:29 2017 " "Processing started: Tue May 23 14:06:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495528589838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528589838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528589838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495528590068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495528590068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600958 ""} { "Info" "ISGN_ENTITY_NAME" "2 talu " "Found entity 2: talu" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge.v 2 2 " "Found 2 design units, including 2 entities, in source file bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRIDGE " "Found entity 1: BRIDGE" {  } { { "BRIDGE.v" "" { Text "C:/Users/Knight/Desktop/Processor/BRIDGE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 tBRIDGE " "Found entity 2: tBRIDGE" {  } { { "BRIDGE.v" "" { Text "C:/Users/Knight/Desktop/Processor/BRIDGE.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_CLOCK_GENERATOR " "Found entity 2: CPU_CLOCK_GENERATOR" {  } { { "CPU.v" "" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_for_bus_b.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_for_bus_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_FOR_BUS_B " "Found entity 1: MUX_FOR_BUS_B" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 tdmux " "Found entity 2: tdmux" {  } { { "MUX_FOR_BUS_B.v" "" { Text "C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 2 2 " "Found 2 design units, including 2 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 tPRO " "Found entity 2: tPRO" {  } { { "PROCESSOR.v" "" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 treg " "Found entity 2: treg" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_module.v 7 7 " "Found 7 design units, including 7 entities, in source file uart_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_MODULE " "Found entity 1: UART_MODULE" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "2 tUART " "Found entity 2: tUART" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "3 TRANSMITTER " "Found entity 3: TRANSMITTER" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "4 RECEIVER " "Found entity 4: RECEIVER" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "5 BAUD_GENERATOR " "Found entity 5: BAUD_GENERATOR" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "6 tBaudGen " "Found entity 6: tBaudGen" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""} { "Info" "ISGN_ENTITY_NAME" "7 tReceiver " "Found entity 7: tReceiver" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "where_should_data_go.v 1 1 " "Found 1 design units, including 1 entities, in source file where_should_data_go.v" { { "Info" "ISGN_ENTITY_NAME" "1 WHERE_SHOULD_DATA_GO " "Found entity 1: WHERE_SHOULD_DATA_GO" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_ROM " "Found entity 1: INSTRUCTION_ROM" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/RAM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_RAM " "Found entity 1: IMAGE_RAM" {  } { { "IMAGE_RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528600978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528600978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROCESSOR " "Elaborating entity \"PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Processor " "Elaborating entity \"CPU\" for hierarchy \"CPU:Processor\"" {  } { { "PROCESSOR.v" "Processor" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CLOCK_GENERATOR CPU:Processor\|CPU_CLOCK_GENERATOR:Clock " "Elaborating entity \"CPU_CLOCK_GENERATOR\" for hierarchy \"CPU:Processor\|CPU_CLOCK_GENERATOR:Clock\"" {  } { { "CPU.v" "Clock" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CPU.v(153) " "Verilog HDL assignment warning at CPU.v(153): truncated value with size 32 to match size of target (3)" {  } { { "CPU.v" "" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CPU_CLOCK_GENERATOR:Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_FOR_BUS_B CPU:Processor\|MUX_FOR_BUS_B:Muxer " "Elaborating entity \"MUX_FOR_BUS_B\" for hierarchy \"CPU:Processor\|MUX_FOR_BUS_B:Muxer\"" {  } { { "CPU.v" "Muxer" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:Processor\|CONTROL_UNIT:CUnit " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:Processor\|CONTROL_UNIT:CUnit\"" {  } { { "CPU.v" "CUnit" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROL_UNIT.v(40) " "Verilog HDL Case Statement warning at CONTROL_UNIT.v(40): incomplete case statement has no default case item" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FETCH CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"FETCH\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_IN_B_BUS CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"REG_IN_B_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELECTORS CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"SELECTORS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEXT_COMMAND CONTROL_UNIT.v(39) " "Verilog HDL Always Construct warning at CONTROL_UNIT.v(39): inferring latch(es) for variable \"NEXT_COMMAND\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[0\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[0\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[1\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[1\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[2\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[2\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[3\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[3\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[4\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[4\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_COMMAND\[5\] CONTROL_UNIT.v(39) " "Inferred latch for \"NEXT_COMMAND\[5\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[0\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[0\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[1\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[1\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[2\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[2\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[3\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[3\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[4\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[4\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[5\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[5\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[6\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[6\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[7\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[7\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[8\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[8\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[9\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[9\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[10\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[10\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[11\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[11\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTORS\[12\] CONTROL_UNIT.v(39) " "Inferred latch for \"SELECTORS\[12\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] CONTROL_UNIT.v(39) " "Inferred latch for \"ALU_OP\[0\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] CONTROL_UNIT.v(39) " "Inferred latch for \"ALU_OP\[1\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] CONTROL_UNIT.v(39) " "Inferred latch for \"ALU_OP\[2\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[0\] CONTROL_UNIT.v(39) " "Inferred latch for \"REG_IN_B_BUS\[0\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[1\] CONTROL_UNIT.v(39) " "Inferred latch for \"REG_IN_B_BUS\[1\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_IN_B_BUS\[2\] CONTROL_UNIT.v(39) " "Inferred latch for \"REG_IN_B_BUS\[2\]\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH CONTROL_UNIT.v(39) " "Inferred latch for \"FINISH\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FETCH CONTROL_UNIT.v(39) " "Inferred latch for \"FETCH\" at CONTROL_UNIT.v(39)" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|CONTROL_UNIT:CUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER CPU:Processor\|REGISTER:INSTRUCTION_REGISTER " "Elaborating entity \"REGISTER\" for hierarchy \"CPU:Processor\|REGISTER:INSTRUCTION_REGISTER\"" {  } { { "CPU.v" "INSTRUCTION_REGISTER" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 REGISTER.v(13) " "Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (8)" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495528601008 "|PROCESSOR|CPU:Processor|REGISTER:INSTRUCTION_REGISTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER CPU:Processor\|REGISTER:REGISTER_AR " "Elaborating entity \"REGISTER\" for hierarchy \"CPU:Processor\|REGISTER:REGISTER_AR\"" {  } { { "CPU.v" "REGISTER_AR" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 REGISTER.v(13) " "Verilog HDL assignment warning at REGISTER.v(13): truncated value with size 32 to match size of target (16)" {  } { { "REGISTER.v" "" { Text "C:/Users/Knight/Desktop/Processor/REGISTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|REGISTER:REGISTER_AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:Processor\|ALU:ALUnit " "Elaborating entity \"ALU\" for hierarchy \"CPU:Processor\|ALU:ALUnit\"" {  } { { "CPU.v" "ALUnit" { Text "C:/Users/Knight/Desktop/Processor/CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(13) " "Verilog HDL Case Statement warning at ALU.v(13): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_bus ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"C_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAG_Z ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"FLAG_Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_Z ALU.v(11) " "Inferred latch for \"FLAG_Z\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[0\] ALU.v(11) " "Inferred latch for \"C_bus\[0\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[1\] ALU.v(11) " "Inferred latch for \"C_bus\[1\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[2\] ALU.v(11) " "Inferred latch for \"C_bus\[2\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[3\] ALU.v(11) " "Inferred latch for \"C_bus\[3\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[4\] ALU.v(11) " "Inferred latch for \"C_bus\[4\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[5\] ALU.v(11) " "Inferred latch for \"C_bus\[5\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[6\] ALU.v(11) " "Inferred latch for \"C_bus\[6\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[7\] ALU.v(11) " "Inferred latch for \"C_bus\[7\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[8\] ALU.v(11) " "Inferred latch for \"C_bus\[8\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[9\] ALU.v(11) " "Inferred latch for \"C_bus\[9\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[10\] ALU.v(11) " "Inferred latch for \"C_bus\[10\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[11\] ALU.v(11) " "Inferred latch for \"C_bus\[11\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[12\] ALU.v(11) " "Inferred latch for \"C_bus\[12\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[13\] ALU.v(11) " "Inferred latch for \"C_bus\[13\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[14\] ALU.v(11) " "Inferred latch for \"C_bus\[14\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_bus\[15\] ALU.v(11) " "Inferred latch for \"C_bus\[15\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 "|PROCESSOR|CPU:Processor|ALU:ALUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_ROM INSTRUCTION_ROM:IROM " "Elaborating entity \"INSTRUCTION_ROM\" for hierarchy \"INSTRUCTION_ROM:IROM\"" {  } { { "PROCESSOR.v" "IROM" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "altsyncram_component" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file INSTRUCTION_FILE.mif " "Parameter \"init_file\" = \"INSTRUCTION_FILE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601048 ""}  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495528601048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5c1 " "Found entity 1: altsyncram_u5c1" {  } { { "db/altsyncram_u5c1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_u5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528601088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u5c1 INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\|altsyncram_u5c1:auto_generated " "Elaborating entity \"altsyncram_u5c1\" for hierarchy \"INSTRUCTION_ROM:IROM\|altsyncram:altsyncram_component\|altsyncram_u5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MainMemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:MainMemory\"" {  } { { "PROCESSOR.v" "MainMemory" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:MainMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:MainMemory\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/Knight/Desktop/Processor/RAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MainMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:MainMemory\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/RAM.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MainMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:MainMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495528601108 ""}  } { { "RAM.v" "" { Text "C:/Users/Knight/Desktop/Processor/RAM.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495528601108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djf1 " "Found entity 1: altsyncram_djf1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_djf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528601148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djf1 RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated " "Elaborating entity \"altsyncram_djf1\" for hierarchy \"RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528601188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_djf1.tdf" "decode3" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_djf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528601218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_djf1.tdf" "rden_decode" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_djf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/Knight/Desktop/Processor/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495528601258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"RAM:MainMemory\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_djf1.tdf" "mux2" { Text "C:/Users/Knight/Desktop/Processor/db/altsyncram_djf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_MODULE UART_MODULE:Communicator " "Elaborating entity \"UART_MODULE\" for hierarchy \"UART_MODULE:Communicator\"" {  } { { "PROCESSOR.v" "Communicator" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSMITTER UART_MODULE:Communicator\|TRANSMITTER:TX_UNIT " "Elaborating entity \"TRANSMITTER\" for hierarchy \"UART_MODULE:Communicator\|TRANSMITTER:TX_UNIT\"" {  } { { "UART_MODULE.v" "TX_UNIT" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RECEIVER UART_MODULE:Communicator\|RECEIVER:RX_UNIT " "Elaborating entity \"RECEIVER\" for hierarchy \"UART_MODULE:Communicator\|RECEIVER:RX_UNIT\"" {  } { { "UART_MODULE.v" "RX_UNIT" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_GENERATOR UART_MODULE:Communicator\|BAUD_GENERATOR:BAUD_UNIT " "Elaborating entity \"BAUD_GENERATOR\" for hierarchy \"UART_MODULE:Communicator\|BAUD_GENERATOR:BAUD_UNIT\"" {  } { { "UART_MODULE.v" "BAUD_UNIT" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRIDGE BRIDGE:Bridge " "Elaborating entity \"BRIDGE\" for hierarchy \"BRIDGE:Bridge\"" {  } { { "PROCESSOR.v" "Bridge" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WHERE_SHOULD_DATA_GO WHERE_SHOULD_DATA_GO:PathSelector " "Elaborating entity \"WHERE_SHOULD_DATA_GO\" for hierarchy \"WHERE_SHOULD_DATA_GO:PathSelector\"" {  } { { "PROCESSOR.v" "PathSelector" { Text "C:/Users/Knight/Desktop/Processor/PROCESSOR.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COMMAND WHERE_SHOULD_DATA_GO.v(26) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(26): inferring latch(es) for variable \"COMMAND\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Case Statement warning at WHERE_SHOULD_DATA_GO.v(36): incomplete case statement has no default case item" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Case Statement information at WHERE_SHOULD_DATA_GO.v(36): all case item expressions in this case statement are onehot" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "START_TRANSMISSION WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(36): inferring latch(es) for variable \"START_TRANSMISSION\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_CLOCK WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(36): inferring latch(es) for variable \"RAM_CLOCK\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WRITE_TO_RAM WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(36): inferring latch(es) for variable \"WRITE_TO_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_ADDRESS WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(36): inferring latch(es) for variable \"RAM_ADDRESS\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_DATA_BUS WHERE_SHOULD_DATA_GO.v(36) " "Verilog HDL Always Construct warning at WHERE_SHOULD_DATA_GO.v(36): inferring latch(es) for variable \"RAM_DATA_BUS\", which holds its previous value in one or more paths through the always construct" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[0\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[0\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[1\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[1\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[2\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[2\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[3\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[3\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[4\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[4\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[5\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[5\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[6\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[6\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_BUS\[7\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_DATA_BUS\[7\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[0\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[0\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[1\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[1\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[2\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[2\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[3\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[3\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[4\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[4\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[5\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[5\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[6\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[6\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[7\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[7\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[8\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[8\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[9\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[9\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[10\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[10\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[11\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[11\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[12\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[12\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[13\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[13\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[14\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[14\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_ADDRESS\[15\] WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_ADDRESS\[15\]\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_TO_RAM WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"WRITE_TO_RAM\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_CLOCK WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"RAM_CLOCK\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "START_TRANSMISSION WHERE_SHOULD_DATA_GO.v(36) " "Inferred latch for \"START_TRANSMISSION\" at WHERE_SHOULD_DATA_GO.v(36)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMMAND.11 WHERE_SHOULD_DATA_GO.v(26) " "Inferred latch for \"COMMAND.11\" at WHERE_SHOULD_DATA_GO.v(26)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMMAND.SEND_DATA_FROM_MEMORY WHERE_SHOULD_DATA_GO.v(26) " "Inferred latch for \"COMMAND.SEND_DATA_FROM_MEMORY\" at WHERE_SHOULD_DATA_GO.v(26)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMMAND.PROCESS_DATA_IN_MEMORY WHERE_SHOULD_DATA_GO.v(26) " "Inferred latch for \"COMMAND.PROCESS_DATA_IN_MEMORY\" at WHERE_SHOULD_DATA_GO.v(26)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COMMAND.STORE_DATA_TO_MEMORY WHERE_SHOULD_DATA_GO.v(26) " "Inferred latch for \"COMMAND.STORE_DATA_TO_MEMORY\" at WHERE_SHOULD_DATA_GO.v(26)" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528601268 "|PROCESSOR|WHERE_SHOULD_DATA_GO:PathSelector"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|START_TRANSMISSION " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|START_TRANSMISSION has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.SEND_DATA_FROM_MEMORY_313 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.SEND_DATA_FROM_MEMORY_313" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[0\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[1\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[2\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[3\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[4\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[5\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[6\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[7\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[8\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[9\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[10\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[11\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[12\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[13\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[14\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[15\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_ADDRESS\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[0\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[1\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[2\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[3\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[4\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[5\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[6\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[7\] " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_DATA_BUS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|WRITE_TO_RAM " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|WRITE_TO_RAM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|FINISH " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|FINISH has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|FLAG_Z " "Latch CPU:Processor\|ALU:ALUnit\|FLAG_Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[0\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[1\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[2\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[3\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[4\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[5\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[6\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[7\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[8\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[9\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[10\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[11\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[12\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[13\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[14\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|ALU:ALUnit\|C_bus\[15\] " "Latch CPU:Processor\|ALU:ALUnit\|C_bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "ALU.v" "" { Text "C:/Users/Knight/Desktop/Processor/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|REG_IN_B_BUS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[12\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[1\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[6\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WHERE_SHOULD_DATA_GO:PathSelector\|RAM_CLOCK " "Latch WHERE_SHOULD_DATA_GO:PathSelector\|RAM_CLOCK has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320 " "Ports D and ENA on the latch are fed by the same signal WHERE_SHOULD_DATA_GO:PathSelector\|COMMAND.PROCESS_DATA_IN_MEMORY_320" {  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 26 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "WHERE_SHOULD_DATA_GO.v" "" { Text "C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[2\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[8\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[7\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[11\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[5\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[10\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[4\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[3\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|SELECTORS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[0\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[1\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[2\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[3\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[3\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[5\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[4\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[4\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[5\] " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|NEXT_COMMAND\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Processor\|CONTROL_UNIT:CUnit\|FETCH " "Latch CPU:Processor\|CONTROL_UNIT:CUnit\|FETCH has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:Processor\|CONTROL_UNIT:CUnit\|CONTROL_COMMAND\[0\]" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1495528602149 ""}  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_MODULE.v" "" { Text "C:/Users/Knight/Desktop/Processor/UART_MODULE.v" 147 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1495528602149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495528602429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495528603379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495528603709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495528603709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495528603779 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495528603779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "655 " "Implemented 655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495528603779 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1495528603779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495528603779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495528603809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 14:06:43 2017 " "Processing ended: Tue May 23 14:06:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495528603809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495528603809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495528603809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495528603809 ""}
