#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Mar 03 18:13:14 2014
# Process ID: 1268
# Log file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/ADDA.rds
# Journal file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source ADDA.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files {{Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}
# set_property used_in_implementation false [get_files {{Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}]
# set_property use_blackbox_stub false [get_files {{Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp}}]
# read_verilog {{y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_stub.v}}
# read_vhdl {
#   {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/imports/ADDA_v1.2/PWM.vhd}
#   {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd}
# }
# read_xdc {{Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/constrs_1/imports/ADDA_v1.2/Nexys4_Master.xdc}}
# set_property used_in_implementation false [get_files {{Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/constrs_1/imports/ADDA_v1.2/Nexys4_Master.xdc}}]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.data/wt} [current_project]
# set_property parent.project_dir {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2} [current_project]
# synth_design -top ADDA -part xc7a100tcsg324-2
Command: synth_design -top ADDA -part xc7a100tcsg324-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 232.051 ; gain = 86.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADDA' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:15]
INFO: [Synth 8-637] synthesizing blackbox instance 'XADC_component' of component 'xadc_wiz_0' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:84]
INFO: [Synth 8-3491] module 'PWM' declared at 'Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/imports/ADDA_v1.2/PWM.vhd:5' bound to instance 'PWM_component' of component 'PWM' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:106]
INFO: [Synth 8-638] synthesizing module 'PWM' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/imports/ADDA_v1.2/PWM.vhd:17]
	Parameter width bound to: 16 - type: integer 
	Parameter accuracy bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'sample' is read in the process but is not in the sensitivity list [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/imports/ADDA_v1.2/PWM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'PWM' (1#1) [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/imports/ADDA_v1.2/PWM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ADDA' (2#1) [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 265.340 ; gain = 120.035
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/constrs_1/imports/ADDA_v1.2/Nexys4_Master.xdc]
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/constrs_1/imports/ADDA_v1.2/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/constrs_1/imports/ADDA_v1.2/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/.Xil/ADDA_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/.Xil/ADDA_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc}, line 4).
Applied set_property BUFFER_TYPE = NONE. (constraint file  {Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.runs/synth_1/dont_buffer.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 471.195 ; gain = 325.891
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 471.195 ; gain = 325.891
---------------------------------------------------------------------------------

WARNING: [Synth 8-327] inferring latch for variable 'DI_signal_reg' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'DWE_signal_reg' [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/ADDA_v1.2/ADDA_v1.2.srcs/sources_1/new/ADDA.vhd:89]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 537.676 ; gain = 392.371
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADDA 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design ADDA has port SD_audio_out driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 537.676 ; gain = 392.371
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DADDR_signal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DI_signal_reg[15] )
WARNING: [Synth 8-3332] Sequential element (DWE_signal_reg) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[6] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[5] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[3] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[2] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[1] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DADDR_signal_reg[0] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[15] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[0] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[1] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[2] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[3] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[4] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[5] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[6] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[7] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[8] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[9] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[10] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[11] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[12] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[13] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\DI_signal_reg[14] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[9] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[8] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[7] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[6] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[5] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[4] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[3] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[2] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[1] ) is unused and will be removed from module ADDA.
WARNING: [Synth 8-3332] Sequential element (\PWM_component/PWM_sample_reg[0] ) is unused and will be removed from module ADDA.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |xadc_wiz_0_bbox |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |     2|
|4     |LUT1            |     1|
|5     |LUT2            |    22|
|6     |LUT3            |     7|
|7     |LUT4            |    11|
|8     |LUT5            |     7|
|9     |LUT6            |    17|
|10    |FDCE            |    39|
|11    |FDPE            |    11|
|12    |LDC             |    10|
|13    |OBUF            |    18|
+------+----------------+------+

Report Instance Areas: 
+------+----------------+-------+------+
|      |Instance        |Module |Cells |
+------+----------------+-------+------+
|1     |top             |       |   173|
|2     |  PWM_component |PWM    |   106|
+------+----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 568.957 ; gain = 423.652
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 568.957 ; gain = 423.652
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 964.340 ; gain = 779.426
# write_checkpoint ADDA.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file ADDA_utilization_synth.rpt -pb ADDA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 964.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 03 18:14:17 2014...
