{
  "name": "core_arch::x86::avx512f::_mm512_maskz_movedup_pd",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::simd::f64x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_maskz_movedup_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:25411:1: 25416:2",
  "src": "pub fn _mm512_maskz_movedup_pd(k: __mmask8, a: __m512d) -> __m512d {\n    unsafe {\n        let mov: f64x8 = simd_shuffle!(a, a, [0, 0, 2, 2, 4, 4, 6, 6]);\n        transmute(simd_select_bitmask(k, mov, f64x8::ZERO))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_movedup_pd(_1: u8, _2: core_arch::x86::__m512d) -> core_arch::x86::__m512d {\n    let mut _0: core_arch::x86::__m512d;\n    let  _3: core_arch::simd::f64x8;\n    let mut _4: core_arch::simd::f64x8;\n    debug k => _1;\n    debug a => _2;\n    debug mov => _3;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512d, core_arch::macros::SimdShuffleIdx<8>, core_arch::simd::f64x8>(_2, _2, core_arch::x86::avx512f::_mm512_maskz_movedup_pd::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::f64x8>(_1, _3, core_arch::simd::f64x8::ZERO) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = move _4 as core_arch::x86::__m512d;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Duplicate even-indexed double-precision (64-bit) floating-point elements from a, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_movedup_pd&expand=3842)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}