Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct  9 16:04:21 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fibcounter_timing_summary_routed.rpt -rpx fibcounter_timing_summary_routed.rpx
| Design       : fibcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.201        0.000                      0                   32        0.244        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.201        0.000                      0                   32        0.244        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.776ns  (logic 2.016ns (72.631%)  route 0.760ns (27.369%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  fibcount_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    fibcount_reg_reg[28]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.923 r  fibcount_reg_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.000    12.923    fibcount_next[30]
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    19.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.105    
                         clock uncertainty           -0.035    20.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.054    20.124    fibcount_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.684ns  (logic 1.924ns (71.693%)  route 0.760ns (28.307%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  fibcount_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    fibcount_reg_reg[28]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.831 r  fibcount_reg_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.000    12.831    fibcount_next[31]
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    19.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.105    
                         clock uncertainty           -0.035    20.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.054    20.124    fibcount_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.662ns  (logic 1.902ns (71.459%)  route 0.760ns (28.541%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.809 r  fibcount_reg_reg[28]_i_1/O[1]
                         net (fo=2, routed)           0.000    12.809    fibcount_next[26]
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.103    
                         clock uncertainty           -0.035    20.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.054    20.122    fibcount_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 1.903ns (71.469%)  route 0.760ns (28.531%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  fibcount_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.575    fibcount_reg_reg[28]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.810 r  fibcount_reg_reg[31]_i_1/O[0]
                         net (fo=2, routed)           0.000    12.810    fibcount_next[29]
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    19.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.105    
                         clock uncertainty           -0.035    20.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.054    20.124    fibcount_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 1.883ns (71.254%)  route 0.760ns (28.746%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.790 r  fibcount_reg_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.000    12.790    fibcount_next[28]
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.103    
                         clock uncertainty           -0.035    20.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.054    20.122    fibcount_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.570ns  (logic 1.810ns (70.437%)  route 0.760ns (29.563%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.717 r  fibcount_reg_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.000    12.717    fibcount_next[27]
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.103    
                         clock uncertainty           -0.035    20.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.054    20.122    fibcount_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.549ns  (logic 1.789ns (70.193%)  route 0.760ns (29.807%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.452 r  fibcount_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.461    fibcount_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.696 r  fibcount_reg_reg[28]_i_1/O[0]
                         net (fo=2, routed)           0.000    12.696    fibcount_next[25]
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.103    
                         clock uncertainty           -0.035    20.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.054    20.122    fibcount_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.539ns  (logic 1.788ns (70.431%)  route 0.751ns (29.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.686 r  fibcount_reg_reg[24]_i_1/O[1]
                         net (fo=2, routed)           0.000    12.686    fibcount_next[22]
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.117    
                         clock uncertainty           -0.035    20.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.054    20.136    fibcount_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         20.136    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.520ns  (logic 1.769ns (70.208%)  route 0.751ns (29.792%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.667 r  fibcount_reg_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.000    12.667    fibcount_next[24]
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.117    
                         clock uncertainty           -0.035    20.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.054    20.136    fibcount_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         20.136    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 fibcount_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.447ns  (logic 1.696ns (69.319%)  route 0.751ns (30.681%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626    10.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.459    10.606 r  fibcount_reg_reg[4]/Q
                         net (fo=1, routed)           0.751    11.357    fibcount_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    11.882 r  fibcount_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    fibcount_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  fibcount_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    fibcount_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  fibcount_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    fibcount_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  fibcount_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    fibcount_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  fibcount_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    fibcount_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.594 r  fibcount_reg_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    12.594    fibcount_next[23]
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    19.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.117    
                         clock uncertainty           -0.035    20.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.054    20.136    fibcount_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         20.136    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.356ns  (logic 0.188ns (52.774%)  route 0.168ns (47.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.146     6.615 f  fibcount_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     6.783    fibcount_reg[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.042     6.825 r  fibcount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.825    fibcount_next[0]
    SLICE_X1Y20          FDRE                                         r  fibcount_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     6.982    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.112     6.581    fibcount_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.825    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  fibcount_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  fibcount_reg_reg[15]/Q
                         net (fo=1, routed)           0.121     6.736    fibcount_reg[15]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.847 r  fibcount_reg_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.847    fibcount_next[15]
    SLICE_X0Y22          FDRE                                         r  fibcount_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     6.980    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  fibcount_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.109     6.577    fibcount_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  fibcount_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  fibcount_reg_reg[11]/Q
                         net (fo=1, routed)           0.121     6.736    fibcount_reg[11]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.847 r  fibcount_reg_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.847    fibcount_next[11]
    SLICE_X0Y21          FDRE                                         r  fibcount_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     6.981    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  fibcount_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.109     6.577    fibcount_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     6.466    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fibcount_reg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.146     6.612 r  fibcount_reg_reg[19]/Q
                         net (fo=1, routed)           0.121     6.734    fibcount_reg[19]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.845 r  fibcount_reg_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.845    fibcount_next[19]
    SLICE_X0Y23          FDRE                                         r  fibcount_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     6.978    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fibcount_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.109     6.575    fibcount_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     6.465    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.146     6.611 r  fibcount_reg_reg[23]/Q
                         net (fo=1, routed)           0.121     6.733    fibcount_reg[23]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.844 r  fibcount_reg_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.844    fibcount_next[23]
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     6.977    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  fibcount_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.109     6.574    fibcount_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     6.465    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.146     6.611 r  fibcount_reg_reg[27]/Q
                         net (fo=1, routed)           0.121     6.733    fibcount_reg[27]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.844 r  fibcount_reg_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.844    fibcount_next[27]
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     6.977    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  fibcount_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.109     6.574    fibcount_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     6.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     6.612 r  fibcount_reg_reg[31]/Q
                         net (fo=1, routed)           0.121     6.734    fibcount_reg[31]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.845 r  fibcount_reg_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.845    fibcount_next[31]
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     6.978    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  fibcount_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.109     6.575    fibcount_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     6.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.146     6.616 r  fibcount_reg_reg[3]/Q
                         net (fo=1, routed)           0.121     6.738    fibcount_reg[3]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.849 r  fibcount_reg_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.849    fibcount_next[3]
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     6.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.109     6.579    fibcount_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  fibcount_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.146     6.615 r  fibcount_reg_reg[7]/Q
                         net (fo=1, routed)           0.121     6.737    fibcount_reg[7]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.848 r  fibcount_reg_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.848    fibcount_next[7]
    SLICE_X0Y20          FDRE                                         r  fibcount_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     6.982    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  fibcount_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.109     6.578    fibcount_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.420ns  (logic 0.293ns (69.767%)  route 0.127ns (30.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.146     6.615 r  fibcount_reg_reg[0]/Q
                         net (fo=3, routed)           0.127     6.742    fibcount_reg[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     6.889 r  fibcount_reg_reg[4]_i_1/O[0]
                         net (fo=2, routed)           0.000     6.889    fibcount_next[1]
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     6.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  fibcount_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.109     6.593    fibcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    fibcount_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    fibcount_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    fibcount_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    fibcount_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    fibcount_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    fibcount_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    fibcount_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    fibcount_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    fibcount_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    fibcount_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    fibcount_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    fibcount_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    fibcount_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    fibcount_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    fibcount_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    fibcount_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    fibcount_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    fibcount_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    fibcount_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    fibcount_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    fibcount_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    fibcount_reg_reg[11]/C



