#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 26 21:34:05 2021
# Process ID: 9928
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3032 C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 701.477 ; gain = 88.055
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Phase_Im_Factor_ROM_Memory'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Phase_Re_Factor_ROM_Memory'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Phase_Re_Factor_ROM_Memory'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/Vrael/Desktop/FFT_Project/SDUP_FFT/Phase_Cos_Re_Factors_ROM_Init.coe
Hint: use the '-force' option to overwrite the local copies.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_peripheral xilinx.com user fft_ip 1.0 -dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/../ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:fft_ip:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:fft_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:fft_ip:1.0]
set_property  ip_repo_paths  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/../ip_repo/fft_ip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_fft_ip_v1_0 -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/../ip_repo c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/hdl/fft_ip_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0/hdl/fft_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1039.383 ; gain = 47.207
current_project fft_module
current_project edit_fft_ip_v1_0
create_peripheral xilinx.com user fft_ip_core_rg 1.0 -dir c:/users/vrael/desktop/fft_project/module_sim/ip_repo/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:fft_ip_core_rg:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:fft_ip_core_rg:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:fft_ip_core_rg:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:fft_ip_core_rg:1.0]
set_property  ip_repo_paths  {c:/users/vrael/desktop/fft_project/module_sim/ip_repo/../ip_repo/fft_ip_core_rg_1.0 C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0} [current_project]
current_project fft_module
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_fft_ip_core_rg_v1_0 -directory c:/users/vrael/desktop/fft_project/module_sim/ip_repo/../ip_repo c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:]
current_project fft_module
current_project edit_fft_ip_v1_0
close_project
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v]
current_project fft_module
current_project edit_fft_ip_core_rg_v1_0
set_property file_type SystemVerilog [get_files  c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v]
set_property file_type SystemVerilog [get_files  c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v]
add_files -norecurse -copy_to c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0\../../../../../../../Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v:229]
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0\../../../../../../../Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near "@". [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:84]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../../../../../Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [c:/users/vrael/desktop/fft_project/module_sim/ip_repo/fft_ip_core_rg_1.0\../../../../../../../Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:86]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../../../../../Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 26 23:59:32 2021...
