/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcie_ep_cfg_msix.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 12:03a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:41:42 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_pcie_ep_cfg_msix.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 12:03a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_EP_CFG_MSIX_H__
#define BCHP_PCIE_EP_CFG_MSIX_H__

/***************************************************************************
 *PCIE_EP_CFG_MSIX
 ***************************************************************************/
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP           0x004120a0 /* msix_cap */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR   0x004120a4 /* msix_tbl_off_bir */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF   0x004120a8 /* msix_pba_bir_off */

/***************************************************************************
 *MSIX_CAP - msix_cap
 ***************************************************************************/
/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: MSIX_ENABLE [31:31] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_MASK            0x80000000
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_SHIFT           31
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_DEFAULT         0

/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: FUNC_MASK [30:30] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_MASK              0x40000000
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_SHIFT             30
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_DEFAULT           0

/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: RESERVED [29:27] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_RESERVED_MASK               0x38000000
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_RESERVED_SHIFT              27
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_RESERVED_DEFAULT            0

/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: TABLE_SIZE [26:16] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_MASK             0x07ff0000
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_SHIFT            16
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_DEFAULT          0

/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: MSIX_NEXT_CAP_PTR [15:08] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_MASK      0x0000ff00
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_SHIFT     8
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_DEFAULT   172

/* PCIE_EP_CFG_MSIX :: MSIX_CAP :: MSIX_CAP_ID [07:00] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_MASK            0x000000ff
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_SHIFT           0
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_DEFAULT         17

/***************************************************************************
 *MSIX_TBL_OFF_BIR - msix_tbl_off_bir
 ***************************************************************************/
/* PCIE_EP_CFG_MSIX :: MSIX_TBL_OFF_BIR :: TABLE_OFFSET [31:03] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_MASK   0xfffffff8
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_SHIFT  3
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_DEFAULT 0

/* PCIE_EP_CFG_MSIX :: MSIX_TBL_OFF_BIR :: TABLE_BIR [02:00] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_MASK      0x00000007
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_SHIFT     0
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_DEFAULT   0

/***************************************************************************
 *MSIX_PBA_BIR_OFF - msix_pba_bir_off
 ***************************************************************************/
/* PCIE_EP_CFG_MSIX :: MSIX_PBA_BIR_OFF :: PBA_OFFSET [31:03] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_MASK     0xfffffff8
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_SHIFT    3
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_DEFAULT  0

/* PCIE_EP_CFG_MSIX :: MSIX_PBA_BIR_OFF :: PBA_BIR [02:00] */
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_MASK        0x00000007
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_SHIFT       0
#define BCHP_PCIE_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_DEFAULT     0

#endif /* #ifndef BCHP_PCIE_EP_CFG_MSIX_H__ */

/* End of File */
