// Seed: 4210942110
module module_0 ();
  assign id_1 = 1;
  always @(negedge 1 or posedge id_1) release id_1;
  supply0 id_2;
  assign {1, {1, 1}, 1, id_2, id_1 == id_2} = id_2;
  always @(posedge (id_2) or negedge id_1) begin : LABEL_0
    disable id_3;
  end
  id_4(
      .id_0(id_1), .id_1(id_5), .id_2(1), .id_3(1), .id_4(id_2), .id_5()
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
);
  assign id_3[1'b0-1] = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
