Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\CustomPCB-test1\ESP32_DRIVER_BOARD.PcbDoc
Date     : 27/11/2024
Time     : 20:25:58

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Via (126mm,101.5mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (126mm,77mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (47mm,101.5mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Via (47mm,77mm) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.
Rule Violations :4

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Via (126mm,101.5mm) from Top Layer to Bottom Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Via (126mm,77mm) from Top Layer to Bottom Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Via (47mm,101.5mm) from Top Layer to Bottom Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Via (47mm,77mm) from Top Layer to Bottom Layer Actual Hole Size = 3.4mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (120.125mm,94.5mm) on Top Overlay And Text "3.3V" (118.538mm,97.166mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "|" (80.254mm,103.254mm) on Top Overlay And Track (78.75mm,104.91mm)(85.75mm,104.91mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "|" (88.5mm,103mm) on Top Overlay And Track (87.207mm,104.91mm)(94.207mm,104.91mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "3.3V INPUT" (77.39mm,95.238mm) on Top Overlay And Track (46.637mm,94.806mm)(94.837mm,94.806mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "DRIVER4" (98.866mm,63.695mm) on Top Overlay And Track (105.05mm,65.65mm)(105.05mm,71.4mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "DRIVER4" (98.866mm,63.695mm) on Top Overlay And Track (105.05mm,65.65mm)(117.45mm,65.65mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "DRIVER5" (115.841mm,63.695mm) on Top Overlay And Track (105.05mm,65.65mm)(117.45mm,65.65mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "DRIVER5" (115.841mm,63.695mm) on Top Overlay And Track (117.45mm,65.65mm)(117.45mm,71.4mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "MOTO2" (96.609mm,89.931mm) on Top Overlay And Track (101.037mm,71.856mm)(101.037mm,89.856mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOTO2" (96.609mm,89.931mm) on Top Overlay And Track (94.837mm,89.856mm)(101.037mm,89.856mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOTO3" (96.609mm,82.729mm) on Top Overlay And Track (101.037mm,71.856mm)(101.037mm,89.856mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOTO4" (96.609mm,75.552mm) on Top Overlay And Track (101.037mm,71.856mm)(101.037mm,89.856mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "sCon 2" (118.938mm,75.817mm) on Top Overlay And Track (120.8mm,66.15mm)(120.8mm,72.9mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
Rule Violations :13

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 21
Waived Violations : 0
Time Elapsed        : 00:00:00