
---------- Begin Simulation Statistics ----------
final_tick                               560748719599500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565059                       # Simulator instruction rate (inst/s)
host_mem_usage                                 877700                       # Number of bytes of host memory used
host_op_rate                                  1270086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.70                       # Real time elapsed on the host
host_tick_rate                              830181651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      22477325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014692                       # Number of seconds simulated
sim_ticks                                 14692149500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           32                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.062500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.353553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           31     96.88%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           32                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            2    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             187.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       187.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.DecodedInsts                      6                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       31                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.CacheLines                         2                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             1                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                              3                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 29                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.016043                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 33                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.181818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.044466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       32     96.97%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      3.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   33                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        62                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        2                       # number of floating regfile writes
system.cpu.idleCycles                             154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.021390                       # Inst execution rate
system.cpu.iew.exec_refs                            2                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   6                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     4                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             2                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.010695                       # insts written-back per cycle
system.cpu.iew.wb_sent                              2                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       42                       # number of integer regfile reads
system.cpu.ipc                               0.005348                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005348                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2     50.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               2     50.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      4                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            2                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 10                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 33                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                          6                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         4                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined               4                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           12                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            33                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.121212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.696311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  32     96.97%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      3.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              33                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.021390                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       3                       # number of misc regfile reads
system.cpu.numCycles                              187                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.CommittedMaps                     2                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       31                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    18                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                      6                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                   6                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                        4                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                12                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups                4                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           37                       # The number of ROB reads
system.cpu.rob.rob_writes                          13                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     19425                       # Number of branches fetched
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              22477323                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             7651124                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1491                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2251603                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000549                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            16890856                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999451                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29368179                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       29352067.843309                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       101346                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       184922                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        18164                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       21302738                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              21302738                       # number of float instructions
system.switch_cpus.num_fp_register_reads     35911074                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     19106768                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                 640                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16111.156691                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      10363708                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             10363708                       # number of integer instructions
system.switch_cpus.num_int_register_reads     30372154                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1099228                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             7651124                       # Number of load instructions
system.switch_cpus.num_mem_refs               9902727                       # number of memory refs
system.switch_cpus.num_store_insts            2251603                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          5757      0.03%      0.03% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           3034803     13.50%     13.52% # Class of executed instruction
system.switch_cpus.op_class::IntMult              658      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             328      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            47726      0.21%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      5476714     24.36%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        11440      0.05%     38.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     38.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      4002290     17.80%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::MemRead           657014      2.92%     58.88% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           55633      0.25%     59.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      6994110     31.11%     90.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite      2195970      9.77%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           22482443                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222815                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            842                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29269                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62088                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27136                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8000384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8000384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8000384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95737                       # Request fanout histogram
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              16500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  14692149500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30966                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80719                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       334031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9471872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9501888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92163                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1873216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           204209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064080                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 203367     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             204209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           34                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16275                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16309                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           34                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16275                       # number of overall hits
system.l2.overall_hits::total                   16309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          325                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95409                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95737                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          325                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95409                       # number of overall misses
system.l2.overall_misses::total                 95737                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           239000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          239000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.905292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.854276                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.854444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.905292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.854276                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.854444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        77500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total     2.496422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        77500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total     2.496422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29269                       # number of writebacks
system.l2.writebacks::total                     29269                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       209000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       209000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        67500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        67500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69666.666667                       # average overall mshr miss latency
system.l2.replacements                          92163                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         3830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3830                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27136                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        30966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.876316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876316                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst           34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.905292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905817                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        77500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total   474.006116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        67500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.845821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.845823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total     1.230337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        74000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        74000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.659494                       # Cycle average of tags in use
system.l2.tags.total_refs                      214532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.327745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027527000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.153501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.021571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.011850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.485223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4026.987349                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1878779                       # Number of tag accesses
system.l2.tags.data_accesses                  1878779                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6106176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6127168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1873216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1873216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29269                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29269                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              8712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1415722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    415608077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417036867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         8712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1415722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1424434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127497750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127497750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127497750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             8712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1415722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    415608077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544534617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000034250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   9                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           3                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         3                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        29250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   85500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     3                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.509668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         90500                       # Total gap between requests
system.mem_ctrls.avgGap                      30166.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8712.135688518552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4356.067844259276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        53000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    33.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               21420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5638705920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5643020970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.084097                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14684101500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7788000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5641691040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5642417970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.043054                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14691889500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    14684089500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     16890497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16890497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     16890497                       # number of overall hits
system.cpu.icache.overall_hits::total        16890497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          359                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          359                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     16890856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16890858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     16890856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16890858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   443.213296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   443.213296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        79000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        79000                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     16890497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16890497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          359                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     16890856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16890858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        80000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   443.213296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        79000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.456038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              484978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4490.537037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027537500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   250.456055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.489172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.493078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33782077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33782077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      9784643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9784643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9785923                       # number of overall hits
system.cpu.dcache.overall_hits::total         9785923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       110404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         110406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       111684                       # number of overall misses
system.cpu.dcache.overall_misses::total        111686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       174000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       174000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9895047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9895049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9897607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9897609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        87000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total     1.576001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        87000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total     1.557939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36313                       # number of writebacks
system.cpu.dcache.writebacks::total             36313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        85500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        85500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110661                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7569126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7569126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        79438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7648564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7648566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        87000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total     2.190332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        85500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2215517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2215517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2246483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2246483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013784                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         2560                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2560                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560748719599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.322987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8276308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110661                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.789745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027626500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.012197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1018.310790                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19906903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19906903                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560792642632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 765570                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894592                       # Number of bytes of host memory used
host_op_rate                                  1718827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.25                       # Real time elapsed on the host
host_tick_rate                              840651070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      89806622                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043923                       # Number of seconds simulated
sim_ticks                                 43923033000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       295592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        591398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                    145138                       # Number of branches fetched
system.switch_cpus.committedInsts            30000000                       # Number of instructions committed
system.switch_cpus.committedOps              67329297                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            22809138                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4512                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6731118                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1780                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            50516769                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    63                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 87846066                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           87846066                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       767929                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       774170                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       119106                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       63164629                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              63164629                       # number of float instructions
system.switch_cpus.num_fp_register_reads    106419152                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     56618462                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               17764                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      31443556                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             31443556                       # number of integer instructions
system.switch_cpus.num_int_register_reads     91467074                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      3832398                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            22809054                       # Number of load instructions
system.switch_cpus.num_mem_refs              29540172                       # number of memory refs
system.switch_cpus.num_store_insts            6731118                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         21162      0.03%      0.03% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           9509812     14.12%     14.15% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1963      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               133      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            1260      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              746      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     14.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           151235      0.22%     14.38% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     14.38% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             4810      0.01%     14.39% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            4991      0.01%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             32      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     14.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd     16215852     24.08%     38.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     38.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     38.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     38.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        33835      0.05%     38.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     38.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult     11859934     17.61%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     56.14% # Class of executed instruction
system.switch_cpus.op_class::MemRead          2070834      3.07%     59.21% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          188850      0.28%     59.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead     20738220     30.79%     90.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite      6542268      9.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           67345937                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       338632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2492                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       677508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2492                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             210145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94574                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201018                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85661                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        210145                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       887204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       887204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 887204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24984320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24984320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24984320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            295806                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  295806    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              295806                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  58615182500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560792642632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560792642632500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       110177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1529                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          226926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1016384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       211328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28625920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28837248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          297959                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6052736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           636835                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 634343     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2492      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             636835                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          765                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42305                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43070                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          765                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42305                       # number of overall hits
system.l2.overall_hits::total                   43070                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1008                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       294798                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295806                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1008                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       294798                       # number of overall misses
system.l2.overall_misses::total                295806                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst         1773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337103                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               338876                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337103                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              338876                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.568528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.874504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.568528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.874504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872903                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94574                       # number of writebacks
system.l2.writebacks::total                     94574                       # number of writebacks
system.l2.replacements                         297959                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       110177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1529                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1529                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1529                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1529                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        11325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11325                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        85661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85661                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        96986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.883231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883231                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.568528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.568528                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data        30980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       209137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          209137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.870980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870980                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      685630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    302055                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.269885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.104297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.281439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4066.614264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5718023                       # Number of tag accesses
system.l2.tags.data_accesses                  5718023                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        64512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18867072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18931584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        64512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6052736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6052736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       294798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              295806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1468751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    429548479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             431017230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1468751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1468751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137803234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137803234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137803234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1468751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    429548479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568820464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16866444480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16866444480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        383.999996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43923033000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16866444480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16866444480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        383.999996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43923033000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     50514996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50514996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50514996                       # number of overall hits
system.cpu.icache.overall_hits::total        50514996                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1773                       # number of overall misses
system.cpu.icache.overall_misses::total          1773                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50516769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50516769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50516769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50516769                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1529                       # number of writebacks
system.cpu.icache.writebacks::total              1529                       # number of writebacks
system.cpu.icache.replacements                   1529                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50514996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50514996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1773                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50516769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50516769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.110394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66922649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2026                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          33031.909674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.880311                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   391.230083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.764121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101035311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101035311                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     29182353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29182353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     29186513                       # number of overall hits
system.cpu.dcache.overall_hits::total        29186513                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       332943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         332943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       337103                       # number of overall misses
system.cpu.dcache.overall_misses::total        337103                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29515296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29515296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29523616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29523616                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011418                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       110177                       # number of writebacks
system.cpu.dcache.writebacks::total            110177                       # number of writebacks
system.cpu.dcache.replacements                 337103                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22564861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22564861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       235957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22800818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22800818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010349                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6617492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6617492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        96986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6714478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6714478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014444                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         4160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4160                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         8320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43923033000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31144916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            338127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.110112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59384335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59384335                       # Number of data accesses

---------- End Simulation Statistics   ----------
