#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 12 11:11:41 2025
# Process ID: 4672
# Current directory: /home/harris/Drive/University/Microlab/Zybo/week_1/A_2
# Command line: vivado /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/A_2.xpr
# Log file: /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/vivado.log
# Journal file: /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 1397.489 MHz, CPU Physical cores: 6, Host memory: 16094 MB
#-----------------------------------------------------------
start_gui
open_project /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/A_2.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source dec_tb.tcl
set_property is_enabled true [get_files  /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/A_2.srcs/sources_1/new/dec_behave.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/harris/Drive/University/Microlab/Zybo/week_1/A_2/A_2.srcs/sources_1/new/dec_behave.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
