--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 909 paths analyzed, 99 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.234ns.
--------------------------------------------------------------------------------

Paths for end point pwm_value_0 (SLICE_X38Y29.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.375   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lut<1>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.331   pwm_value<3>
                                                       pwm_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.319ns logic, 2.864ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.341   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi1
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.331   pwm_value<3>
                                                       pwm_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.285ns logic, 2.864ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          pwm_value_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.364 - 0.377)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to pwm_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.BQ      Tcko                  0.391   counter<11>
                                                       counter_9
    SLICE_X28Y42.A1      net (fanout=2)        0.810   counter<9>
    SLICE_X28Y42.COUT    Topcya                0.409   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.331   pwm_value<3>
                                                       pwm_value_0
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.353ns logic, 2.641ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point pwm_value_2 (SLICE_X38Y29.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.375   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lut<1>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.295   pwm_value<3>
                                                       pwm_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.283ns logic, 2.864ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.341   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi1
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.295   pwm_value<3>
                                                       pwm_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.249ns logic, 2.864ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          pwm_value_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.364 - 0.377)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to pwm_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.BQ      Tcko                  0.391   counter<11>
                                                       counter_9
    SLICE_X28Y42.A1      net (fanout=2)        0.810   counter<9>
    SLICE_X28Y42.COUT    Topcya                0.409   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.295   pwm_value<3>
                                                       pwm_value_2
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.317ns logic, 2.641ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point pwm_value_3 (SLICE_X38Y29.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.375   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lut<1>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.291   pwm_value<3>
                                                       pwm_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.279ns logic, 2.864ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          pwm_value_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.364 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to pwm_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X28Y42.B1      net (fanout=2)        1.033   counter<14>
    SLICE_X28Y42.COUT    Topcyb                0.341   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi1
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.291   pwm_value<3>
                                                       pwm_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (1.245ns logic, 2.864ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          pwm_value_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.364 - 0.377)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to pwm_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.BQ      Tcko                  0.391   counter<11>
                                                       counter_9
    SLICE_X28Y42.A1      net (fanout=2)        0.810   counter<9>
    SLICE_X28Y42.COUT    Topcya                0.409   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.CIN     net (fanout=1)        0.003   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X28Y43.BMUX    Tcinb                 0.222   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CE      net (fanout=21)       1.828   Mcompar_counter[31]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X38Y29.CLK     Tceck                 0.291   pwm_value<3>
                                                       pwm_value_3
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.313ns logic, 2.641ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_inst/pwm_counter_7 (SLICE_X40Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_inst/pwm_counter_7 (FF)
  Destination:          pwm_inst/pwm_counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_inst/pwm_counter_7 to pwm_inst/pwm_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y31.DQ      Tcko                  0.200   pwm_inst/pwm_counter<7>
                                                       pwm_inst/pwm_counter_7
    SLICE_X40Y31.D6      net (fanout=3)        0.031   pwm_inst/pwm_counter<7>
    SLICE_X40Y31.CLK     Tah         (-Th)    -0.237   pwm_inst/pwm_counter<7>
                                                       pwm_inst/pwm_counter<7>_rt
                                                       pwm_inst/Mcount_pwm_counter_xor<7>
                                                       pwm_inst/pwm_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.437ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point pwm_inst/pwm_counter_1 (SLICE_X40Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_inst/pwm_counter_1 (FF)
  Destination:          pwm_inst/pwm_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_inst/pwm_counter_1 to pwm_inst/pwm_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y30.BQ      Tcko                  0.200   pwm_inst/pwm_counter<3>
                                                       pwm_inst/pwm_counter_1
    SLICE_X40Y30.B5      net (fanout=2)        0.076   pwm_inst/pwm_counter<1>
    SLICE_X40Y30.CLK     Tah         (-Th)    -0.234   pwm_inst/pwm_counter<3>
                                                       pwm_inst/pwm_counter<1>_rt
                                                       pwm_inst/Mcount_pwm_counter_cy<3>
                                                       pwm_inst/pwm_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_inst/pwm_counter_5 (SLICE_X40Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_inst/pwm_counter_5 (FF)
  Destination:          pwm_inst/pwm_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_inst/pwm_counter_5 to pwm_inst/pwm_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y31.BQ      Tcko                  0.200   pwm_inst/pwm_counter<7>
                                                       pwm_inst/pwm_counter_5
    SLICE_X40Y31.B5      net (fanout=3)        0.084   pwm_inst/pwm_counter<5>
    SLICE_X40Y31.CLK     Tah         (-Th)    -0.234   pwm_inst/pwm_counter<7>
                                                       pwm_inst/pwm_counter<5>_rt
                                                       pwm_inst/Mcount_pwm_counter_xor<7>
                                                       pwm_inst/pwm_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.434ns logic, 0.084ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pwm_inst/pwm_counter<3>/CLK
  Logical resource: pwm_inst/pwm_counter_0/CK
  Location pin: SLICE_X40Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pwm_inst/pwm_counter<3>/CLK
  Logical resource: pwm_inst/pwm_counter_1/CK
  Location pin: SLICE_X40Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.234|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 909 paths, 0 nets, and 134 connections

Design statistics:
   Minimum period:   4.234ns{1}   (Maximum frequency: 236.183MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 20 00:04:36 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



