-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_wqe_pointer_table_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    qpif2wqePointerInit_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    qpif2wqePointerInit_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qpif2wqePointerInit_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qpif2wqePointerInit_empty_n : IN STD_LOGIC;
    qpif2wqePointerInit_read : OUT STD_LOGIC;
    wqe_pointerUpdFifo_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    wqe_pointerUpdFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerUpdFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerUpdFifo_empty_n : IN STD_LOGIC;
    wqe_pointerUpdFifo_read : OUT STD_LOGIC;
    wqe_pointerReqFifo_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    wqe_pointerReqFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerReqFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerReqFifo_empty_n : IN STD_LOGIC;
    wqe_pointerReqFifo_read : OUT STD_LOGIC;
    wqe_pointerRspFifo_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    wqe_pointerRspFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerRspFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    wqe_pointerRspFifo_full_n : IN STD_LOGIC;
    wqe_pointerRspFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_wqe_pointer_table_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv64_30 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_84_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_506 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_nbreadreq_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op33_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_506_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1242_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_506_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_515_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1242_reg_528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op111_write_state4 : BOOLEAN;
    signal pt_isLocked_load_reg_524 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op118_write_state4 : BOOLEAN;
    signal or_ln1261_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op125_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ptr_table_head_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_head_V_ce0 : STD_LOGIC;
    signal ptr_table_head_V_we0 : STD_LOGIC;
    signal ptr_table_head_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_head_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_head_V_ce1 : STD_LOGIC;
    signal ptr_table_head_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_tail_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_tail_V_ce0 : STD_LOGIC;
    signal ptr_table_tail_V_we0 : STD_LOGIC;
    signal ptr_table_tail_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_tail_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_tail_V_ce1 : STD_LOGIC;
    signal ptr_table_tail_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptr_table_valid_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_valid_ce0 : STD_LOGIC;
    signal ptr_table_valid_we0 : STD_LOGIC;
    signal ptr_table_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptr_table_valid_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ptr_table_valid_ce1 : STD_LOGIC;
    signal ptr_table_valid_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal pt_lockedQP_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pt_isLocked : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pt_wait : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pt_req_qpn_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal qpif2wqePointerInit_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal wqe_pointerUpdFifo_blk_n : STD_LOGIC;
    signal wqe_pointerReqFifo_blk_n : STD_LOGIC;
    signal wqe_pointerRspFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln668_fu_283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln668_reg_510 : STD_LOGIC_VECTOR (15 downto 0);
    signal upd_qpn_V_fu_287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal upd_qpn_V_reg_519 : STD_LOGIC_VECTOR (15 downto 0);
    signal pt_isLocked_load_load_fu_339_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1261_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1244_fu_363_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1019_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_nbreadreq_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1252_fu_471_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1252_1_fu_486_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln1264_fu_501_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal xor_ln1242_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1261_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_461_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_5_i_fu_476_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_4_i_fu_491_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_441 : BOOLEAN;
    signal ap_condition_439 : BOOLEAN;
    signal ap_condition_447 : BOOLEAN;
    signal ap_condition_196 : BOOLEAN;
    signal ap_condition_297 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_1_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component rocev2_top_retrans_pointer_table_0_s_ptr_table_valid_1_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    ptr_table_head_V_U : component rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_1_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_head_V_address0,
        ce0 => ptr_table_head_V_ce0,
        we0 => ptr_table_head_V_we0,
        d0 => ptr_table_head_V_d0,
        address1 => ptr_table_head_V_address1,
        ce1 => ptr_table_head_V_ce1,
        q1 => ptr_table_head_V_q1);

    ptr_table_tail_V_U : component rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_1_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_tail_V_address0,
        ce0 => ptr_table_tail_V_ce0,
        we0 => ptr_table_tail_V_we0,
        d0 => ptr_table_tail_V_d0,
        address1 => ptr_table_tail_V_address1,
        ce1 => ptr_table_tail_V_ce1,
        q1 => ptr_table_tail_V_q1);

    ptr_table_valid_U : component rocev2_top_retrans_pointer_table_0_s_ptr_table_valid_1_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ptr_table_valid_address0,
        ce0 => ptr_table_valid_ce0,
        we0 => ptr_table_valid_we0,
        d0 => ptr_table_valid_d0,
        address1 => ptr_table_valid_address1,
        ce1 => ptr_table_valid_ce1,
        q1 => ptr_table_valid_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    pt_isLocked_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_reg_515 = ap_const_lv1_1) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1019_fu_450_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                pt_isLocked <= ap_const_lv1_0;
            elsif ((((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                pt_isLocked <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pt_lockedQP_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_439)) then
                if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0))) then 
                    pt_lockedQP_V <= pt_req_qpn_V;
                elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                    pt_lockedQP_V <= trunc_ln1244_fu_363_p1;
                end if;
            end if; 
        end if;
    end process;

    pt_wait_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_439)) then
                if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0))) then 
                    pt_wait <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_447)) then 
                    pt_wait <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln1242_reg_528 <= or_ln1242_fu_353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln1261_reg_566 <= or_ln1261_fu_419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pt_isLocked_load_reg_524 <= pt_isLocked;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pt_req_qpn_V <= trunc_ln1244_fu_363_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_506 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2_i_reg_515 <= tmp_2_i_nbreadreq_fu_98_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_2_i_reg_515_pp0_iter2_reg <= tmp_2_i_reg_515;
                tmp_i_reg_506_pp0_iter2_reg <= tmp_i_reg_506_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_506 <= tmp_i_nbreadreq_fu_84_p3;
                tmp_i_reg_506_pp0_iter1_reg <= tmp_i_reg_506;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_532 <= wqe_pointerReqFifo_dout(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln668_reg_510 <= trunc_ln668_fu_283_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                upd_qpn_V_reg_519 <= upd_qpn_V_fu_287_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2wqePointerInit_empty_n, tmp_i_nbreadreq_fu_84_p3, ap_done_reg, wqe_pointerUpdFifo_empty_n, ap_predicate_op33_read_state2, wqe_pointerReqFifo_empty_n, ap_predicate_op62_read_state3, wqe_pointerRspFifo_full_n, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (wqe_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (wqe_pointerUpdFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (qpif2wqePointerInit_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2wqePointerInit_empty_n, tmp_i_nbreadreq_fu_84_p3, ap_done_reg, wqe_pointerUpdFifo_empty_n, ap_predicate_op33_read_state2, wqe_pointerReqFifo_empty_n, ap_predicate_op62_read_state3, wqe_pointerRspFifo_full_n, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (wqe_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (wqe_pointerUpdFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (qpif2wqePointerInit_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, qpif2wqePointerInit_empty_n, tmp_i_nbreadreq_fu_84_p3, ap_done_reg, wqe_pointerUpdFifo_empty_n, ap_predicate_op33_read_state2, wqe_pointerReqFifo_empty_n, ap_predicate_op62_read_state3, wqe_pointerRspFifo_full_n, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (wqe_pointerReqFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (wqe_pointerUpdFifo_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (qpif2wqePointerInit_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(qpif2wqePointerInit_empty_n, tmp_i_nbreadreq_fu_84_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (qpif2wqePointerInit_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(wqe_pointerUpdFifo_empty_n, ap_predicate_op33_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (wqe_pointerUpdFifo_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(wqe_pointerReqFifo_empty_n, ap_predicate_op62_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (wqe_pointerReqFifo_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(wqe_pointerRspFifo_full_n, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((wqe_pointerRspFifo_full_n = ap_const_logic_0) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)));
    end process;


    ap_condition_196_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_196 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_297_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, ap_block_pp0_stage0)
    begin
                ap_condition_297 <= ((tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_439_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, ap_block_pp0_stage0_11001)
    begin
                ap_condition_439 <= ((tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_441_assign_proc : process(or_ln1242_fu_353_p2, pt_isLocked_load_load_fu_339_p1, tmp_fu_373_p3)
    begin
                ap_condition_441 <= ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_0));
    end process;


    ap_condition_447_assign_proc : process(or_ln1242_fu_353_p2, pt_isLocked_load_load_fu_339_p1, tmp_fu_373_p3)
    begin
                ap_condition_447 <= ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op111_write_state4_assign_proc : process(tmp_i_reg_506_pp0_iter2_reg, tmp_2_i_reg_515_pp0_iter2_reg, or_ln1242_reg_528, tmp_reg_532)
    begin
                ap_predicate_op111_write_state4 <= ((tmp_reg_532 = ap_const_lv1_0) and (or_ln1242_reg_528 = ap_const_lv1_0) and (tmp_2_i_reg_515_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op118_write_state4_assign_proc : process(tmp_i_reg_506_pp0_iter2_reg, tmp_2_i_reg_515_pp0_iter2_reg, or_ln1242_reg_528, tmp_reg_532, pt_isLocked_load_reg_524)
    begin
                ap_predicate_op118_write_state4 <= ((pt_isLocked_load_reg_524 = ap_const_lv1_0) and (tmp_reg_532 = ap_const_lv1_1) and (or_ln1242_reg_528 = ap_const_lv1_0) and (tmp_2_i_reg_515_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op125_write_state4_assign_proc : process(tmp_i_reg_506_pp0_iter2_reg, tmp_2_i_reg_515_pp0_iter2_reg, or_ln1242_reg_528, or_ln1261_reg_566)
    begin
                ap_predicate_op125_write_state4 <= ((or_ln1261_reg_566 = ap_const_lv1_0) and (or_ln1242_reg_528 = ap_const_lv1_1) and (tmp_2_i_reg_515_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op33_read_state2_assign_proc : process(tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3)
    begin
                ap_predicate_op33_read_state2 <= ((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0));
    end process;


    ap_predicate_op62_read_state3_assign_proc : process(tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, or_ln1242_fu_353_p2)
    begin
                ap_predicate_op62_read_state3 <= ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_fu_450_p2 <= "1" when (pt_lockedQP_V = upd_qpn_V_reg_519) else "0";
    or_ln1242_fu_353_p2 <= (xor_ln1242_fu_343_p2 or pt_wait);
    or_ln1261_fu_419_p2 <= (xor_ln1261_fu_413_p2 or pt_isLocked);
    pt_isLocked_load_load_fu_339_p1 <= pt_isLocked;

    ptr_table_head_V_address0_assign_proc : process(tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, zext_ln541_fu_322_p1, zext_ln668_fu_329_p1, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_head_V_address0 <= zext_ln668_fu_329_p1(9 - 1 downto 0);
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_head_V_address0 <= zext_ln541_fu_322_p1(9 - 1 downto 0);
            else 
                ptr_table_head_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_head_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_head_V_address1_assign_proc : process(or_ln1242_fu_353_p2, tmp_fu_373_p3, or_ln1261_fu_419_p2, zext_ln541_2_fu_381_p1, zext_ln541_3_fu_388_p1, zext_ln541_1_fu_425_p1, ap_condition_441, ap_condition_297)
    begin
        if ((ap_const_boolean_1 = ap_condition_297)) then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0))) then 
                ptr_table_head_V_address1 <= zext_ln541_1_fu_425_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                ptr_table_head_V_address1 <= zext_ln541_3_fu_388_p1(9 - 1 downto 0);
            elsif (((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_fu_373_p3 = ap_const_lv1_0))) then 
                ptr_table_head_V_address1 <= zext_ln541_2_fu_381_p1(9 - 1 downto 0);
            else 
                ptr_table_head_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_head_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_head_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_head_V_ce0 <= ap_const_logic_1;
        else 
            ptr_table_head_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_head_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, or_ln1242_fu_353_p2, ap_block_pp0_stage0_11001, pt_isLocked_load_load_fu_339_p1, tmp_fu_373_p3, or_ln1261_fu_419_p2)
    begin
        if ((((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_head_V_ce1 <= ap_const_logic_1;
        else 
            ptr_table_head_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_head_V_d0_assign_proc : process(wqe_pointerUpdFifo_dout, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_head_V_d0 <= ap_const_lv16_0;
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_head_V_d0 <= wqe_pointerUpdFifo_dout(31 downto 16);
            else 
                ptr_table_head_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            ptr_table_head_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ptr_table_head_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_head_V_we0 <= ap_const_logic_1;
        else 
            ptr_table_head_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_tail_V_address0_assign_proc : process(tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, zext_ln541_fu_322_p1, zext_ln668_fu_329_p1, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_tail_V_address0 <= zext_ln668_fu_329_p1(9 - 1 downto 0);
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_tail_V_address0 <= zext_ln541_fu_322_p1(9 - 1 downto 0);
            else 
                ptr_table_tail_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_tail_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_tail_V_address1_assign_proc : process(or_ln1242_fu_353_p2, tmp_fu_373_p3, or_ln1261_fu_419_p2, zext_ln541_2_fu_381_p1, zext_ln541_3_fu_388_p1, zext_ln541_1_fu_425_p1, ap_condition_441, ap_condition_297)
    begin
        if ((ap_const_boolean_1 = ap_condition_297)) then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0))) then 
                ptr_table_tail_V_address1 <= zext_ln541_1_fu_425_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                ptr_table_tail_V_address1 <= zext_ln541_3_fu_388_p1(9 - 1 downto 0);
            elsif (((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_fu_373_p3 = ap_const_lv1_0))) then 
                ptr_table_tail_V_address1 <= zext_ln541_2_fu_381_p1(9 - 1 downto 0);
            else 
                ptr_table_tail_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_tail_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_tail_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_tail_V_ce0 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_tail_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, or_ln1242_fu_353_p2, ap_block_pp0_stage0_11001, pt_isLocked_load_load_fu_339_p1, tmp_fu_373_p3, or_ln1261_fu_419_p2)
    begin
        if ((((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_tail_V_ce1 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_tail_V_d0_assign_proc : process(wqe_pointerUpdFifo_dout, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_tail_V_d0 <= ap_const_lv16_0;
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_tail_V_d0 <= wqe_pointerUpdFifo_dout(47 downto 32);
            else 
                ptr_table_tail_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            ptr_table_tail_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ptr_table_tail_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_tail_V_we0 <= ap_const_logic_1;
        else 
            ptr_table_tail_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_valid_address0_assign_proc : process(tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, zext_ln541_fu_322_p1, zext_ln668_fu_329_p1, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_valid_address0 <= zext_ln668_fu_329_p1(9 - 1 downto 0);
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_valid_address0 <= zext_ln541_fu_322_p1(9 - 1 downto 0);
            else 
                ptr_table_valid_address0 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_valid_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_valid_address1_assign_proc : process(or_ln1242_fu_353_p2, tmp_fu_373_p3, or_ln1261_fu_419_p2, zext_ln541_2_fu_381_p1, zext_ln541_3_fu_388_p1, zext_ln541_1_fu_425_p1, ap_condition_441, ap_condition_297)
    begin
        if ((ap_const_boolean_1 = ap_condition_297)) then
            if (((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0))) then 
                ptr_table_valid_address1 <= zext_ln541_1_fu_425_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                ptr_table_valid_address1 <= zext_ln541_3_fu_388_p1(9 - 1 downto 0);
            elsif (((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_fu_373_p3 = ap_const_lv1_0))) then 
                ptr_table_valid_address1 <= zext_ln541_2_fu_381_p1(9 - 1 downto 0);
            else 
                ptr_table_valid_address1 <= "XXXXXXXXX";
            end if;
        else 
            ptr_table_valid_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    ptr_table_valid_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_valid_ce0 <= ap_const_logic_1;
        else 
            ptr_table_valid_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_valid_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_reg_506_pp0_iter1_reg, tmp_2_i_reg_515, or_ln1242_fu_353_p2, ap_block_pp0_stage0_11001, pt_isLocked_load_load_fu_339_p1, tmp_fu_373_p3, or_ln1261_fu_419_p2)
    begin
        if ((((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_1) and (pt_isLocked_load_load_fu_339_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_0) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_fu_373_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln1242_fu_353_p2 = ap_const_lv1_1) and (tmp_2_i_reg_515 = ap_const_lv1_0) and (tmp_i_reg_506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1261_fu_419_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_valid_ce1 <= ap_const_logic_1;
        else 
            ptr_table_valid_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_table_valid_d0_assign_proc : process(wqe_pointerUpdFifo_dout, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_condition_196)
    begin
        if ((ap_const_boolean_1 = ap_condition_196)) then
            if ((tmp_i_reg_506 = ap_const_lv1_1)) then 
                ptr_table_valid_d0 <= ap_const_lv1_0;
            elsif (((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0))) then 
                ptr_table_valid_d0 <= wqe_pointerUpdFifo_dout(48 downto 48);
            else 
                ptr_table_valid_d0 <= "X";
            end if;
        else 
            ptr_table_valid_d0 <= "X";
        end if; 
    end process;


    ptr_table_valid_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_506, tmp_2_i_nbreadreq_fu_98_p3, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_i_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_i_reg_506 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_506 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ptr_table_valid_we0 <= ap_const_logic_1;
        else 
            ptr_table_valid_we0 <= ap_const_logic_0;
        end if; 
    end process;


    qpif2wqePointerInit_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, qpif2wqePointerInit_empty_n, tmp_i_nbreadreq_fu_84_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            qpif2wqePointerInit_blk_n <= qpif2wqePointerInit_empty_n;
        else 
            qpif2wqePointerInit_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    qpif2wqePointerInit_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_84_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_84_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            qpif2wqePointerInit_read <= ap_const_logic_1;
        else 
            qpif2wqePointerInit_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_i_nbreadreq_fu_98_p3 <= (0=>(wqe_pointerUpdFifo_empty_n), others=>'-');
    tmp_3_i_fu_461_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_4_i_fu_491_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_5_i_fu_476_p4 <= ((ptr_table_valid_q1 & ptr_table_tail_V_q1) & ptr_table_head_V_q1);
    tmp_6_i_nbreadreq_fu_112_p3 <= (0=>(wqe_pointerReqFifo_empty_n), others=>'-');
    tmp_fu_373_p3 <= wqe_pointerReqFifo_dout(16 downto 16);
    tmp_i_nbreadreq_fu_84_p3 <= (0=>(qpif2wqePointerInit_empty_n), others=>'-');
    trunc_ln1244_fu_363_p1 <= wqe_pointerReqFifo_dout(16 - 1 downto 0);
    trunc_ln668_fu_283_p1 <= qpif2wqePointerInit_dout(16 - 1 downto 0);
    upd_qpn_V_fu_287_p1 <= wqe_pointerUpdFifo_dout(16 - 1 downto 0);

    wqe_pointerReqFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, wqe_pointerReqFifo_empty_n, ap_predicate_op62_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            wqe_pointerReqFifo_blk_n <= wqe_pointerReqFifo_empty_n;
        else 
            wqe_pointerReqFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wqe_pointerReqFifo_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op62_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op62_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            wqe_pointerReqFifo_read <= ap_const_logic_1;
        else 
            wqe_pointerReqFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    wqe_pointerRspFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, wqe_pointerRspFifo_full_n, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)))) then 
            wqe_pointerRspFifo_blk_n <= wqe_pointerRspFifo_full_n;
        else 
            wqe_pointerRspFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wqe_pointerRspFifo_din_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4, zext_ln1252_fu_471_p1, ap_block_pp0_stage0_01001, zext_ln1252_1_fu_486_p1, zext_ln1264_fu_501_p1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op125_write_state4 = ap_const_boolean_1)) then 
                wqe_pointerRspFifo_din <= zext_ln1264_fu_501_p1;
            elsif ((ap_predicate_op118_write_state4 = ap_const_boolean_1)) then 
                wqe_pointerRspFifo_din <= zext_ln1252_1_fu_486_p1;
            elsif ((ap_predicate_op111_write_state4 = ap_const_boolean_1)) then 
                wqe_pointerRspFifo_din <= zext_ln1252_fu_471_p1;
            else 
                wqe_pointerRspFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            wqe_pointerRspFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wqe_pointerRspFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op111_write_state4, ap_predicate_op118_write_state4, ap_predicate_op125_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op125_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op118_write_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op111_write_state4 = ap_const_boolean_1)))) then 
            wqe_pointerRspFifo_write <= ap_const_logic_1;
        else 
            wqe_pointerRspFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    wqe_pointerUpdFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, wqe_pointerUpdFifo_empty_n, ap_predicate_op33_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            wqe_pointerUpdFifo_blk_n <= wqe_pointerUpdFifo_empty_n;
        else 
            wqe_pointerUpdFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wqe_pointerUpdFifo_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op33_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op33_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            wqe_pointerUpdFifo_read <= ap_const_logic_1;
        else 
            wqe_pointerUpdFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1242_fu_343_p2 <= (tmp_6_i_nbreadreq_fu_112_p3 xor ap_const_lv1_1);
    xor_ln1261_fu_413_p2 <= (pt_wait xor ap_const_lv1_1);
    zext_ln1252_1_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_i_fu_476_p4),48));
    zext_ln1252_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_i_fu_461_p4),48));
    zext_ln1264_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_fu_491_p4),48));
    zext_ln541_1_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pt_req_qpn_V),64));
    zext_ln541_2_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1244_fu_363_p1),64));
    zext_ln541_3_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1244_fu_363_p1),64));
    zext_ln541_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upd_qpn_V_fu_287_p1),64));
    zext_ln668_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln668_reg_510),64));
end behav;
