<stg><name>FC<1u, 500u, 10u></name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="8" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="18" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="24" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="25" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="27" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="39" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:4  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:6  %tmp_V_180 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_180"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:8  %tmp_V_182 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_182"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_182)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:10  %tmp_V_184 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_184"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_184)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:12  %tmp_V_186 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_186"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_186)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:14  %tmp_V_188 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_188"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_188)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:16  %tmp_V_190 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_190"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_190)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([50 x i8]* @A_V_0, [50 x i8]* @A_V_196, [50 x i8]* @A_V_297, [50 x i8]* @A_V_398, [50 x i8]* @A_V_4, [50 x i8]* @A_V_5, [50 x i8]* @A_V_6, [50 x i8]* @A_V_7, [50 x i8]* @A_V_8, [50 x i8]* @A_V_9, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([500 x i8]* @B_V_0, [500 x i8]* @B_V_199, [500 x i8]* @B_V_2100, [500 x i8]* @B_V_3101, [500 x i8]* @B_V_4, [500 x i8]* @B_V_5, [500 x i8]* @B_V_6, [500 x i8]* @B_V_7, [500 x i8]* @B_V_8, [500 x i8]* @B_V_9, [1 x i8]* @p_str1, [13 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:18  %tmp_V_192 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_192"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_192)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:20  %tmp_s = icmp eq i32 %tmp_V, 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:21  %B_COL_3_load = load i32* @B_COL_3, align 4

]]></Node>
<StgValue><ssdm name="B_COL_3_load"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:22  %B_ROW_3_load = load i32* @B_ROW_3, align 4

]]></Node>
<StgValue><ssdm name="B_ROW_3_load"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:23  br i1 %tmp_s, label %0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_113 = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_113, label %.preheader320.preheader, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp10 = mul i32 %tmp_V_182, %tmp_V_182

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp11 = mul i32 %tmp_V_184, %tmp_V_188

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="38" op_0_bw="32">
<![CDATA[
.preheader320.preheader:0  %cast2 = zext i32 %B_COL_3_load to i38

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.preheader320.preheader:1  %bound4 = mul i38 %cast2, 50

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader320.preheader:2  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %tmp_V_188, i32* @B_COL_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp1 = mul i32 %tmp_V_182, %tmp_V_184

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_V_190, i32* @OFMDim_current_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_bound = mul i32 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i32 [ 0, %16 ], [ %i_10, %18 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond = icmp eq i32 %i3, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_10 = add i32 %i3, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %.loopexit.loopexit, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_195 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_195"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_195)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.loopexit323.loopexit:0  br label %.loopexit323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0">
<![CDATA[
.loopexit323:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader320:0  %num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_4, %.preheader320.loopexit ]

]]></Node>
<StgValue><ssdm name="num_imag"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320:1  %exitcond5 = icmp eq i32 %num_imag, %tmp_V_180

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader320:2  %num_imag_4 = add nsw i32 %num_imag, 1

]]></Node>
<StgValue><ssdm name="num_imag_4"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader320:3  br i1 %exitcond5, label %.loopexit.loopexit385, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
:0  %OFMDim_current_3_loa = load i32* @OFMDim_current_3, align 4

]]></Node>
<StgValue><ssdm name="OFMDim_current_3_loa"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %A_COL_ITER = mul i32 %OFMDim_current_3_loa, %OFMDim_current_3_loa

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %B_ROW_3_load, i32* @A_ROW_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit385:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %iter = phi i31 [ 0, %7 ], [ %iter_4, %.critedge ]

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="31">
<![CDATA[
:1  %iter_cast = zext i31 %iter to i32

]]></Node>
<StgValue><ssdm name="iter_cast"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_119 = icmp slt i32 %iter_cast, %A_COL_ITER

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %iter_4 = add i31 %iter, 1

]]></Node>
<StgValue><ssdm name="iter_4"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_119, label %.preheader318.preheader, label %.preheader320.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader318.preheader:0  br label %.preheader318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
.preheader320.loopexit:0  br label %.preheader320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader318:0  %j2 = phi i9 [ %j_10, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader318:1  %phi_mul = phi i19 [ %next_mul, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader318:2  %phi_mul2 = phi i19 [ %next_mul2, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader318:3  %phi_urem = phi i9 [ %idx_urem, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader318:4  %phi_urem2 = phi i9 [ %idx_urem2, %14 ], [ 0, %.preheader318.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem2"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader318:5  %tmp_120 = icmp eq i9 %j2, -12

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader318:6  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader318:7  %j_10 = add i9 %j2, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader318:8  br i1 %tmp_120, label %.preheader.preheader.critedge, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="9">
<![CDATA[
:0  %j2_cast = zext i9 %j2 to i32

]]></Node>
<StgValue><ssdm name="j2_cast"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:3  %A_ROW_3_load = load i32* @A_ROW_3, align 4

]]></Node>
<StgValue><ssdm name="A_ROW_3_load"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_121 = icmp ult i32 %j2_cast, %A_ROW_3_load

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %next_mul = add i19 %phi_mul, 656

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %next_mul2 = add i19 %phi_mul2, 656

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_121, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_131 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul2, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:12  switch i4 %tmp_131, label %branch19 [
    i4 0, label %branch10
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="!0"/>
<literal name="tmp_131" val="!1"/>
<literal name="tmp_131" val="!2"/>
<literal name="tmp_131" val="!3"/>
<literal name="tmp_131" val="!4"/>
<literal name="tmp_131" val="!5"/>
<literal name="tmp_131" val="!6"/>
<literal name="tmp_131" val="!7"/>
<literal name="tmp_131" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_130 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:14  switch i4 %tmp_130, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="!0"/>
<literal name="tmp_130" val="!1"/>
<literal name="tmp_130" val="!2"/>
<literal name="tmp_130" val="!3"/>
<literal name="tmp_130" val="!4"/>
<literal name="tmp_130" val="!5"/>
<literal name="tmp_130" val="!6"/>
<literal name="tmp_130" val="!7"/>
<literal name="tmp_130" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="9">
<![CDATA[
:1  %newIndex8 = zext i9 %phi_urem2 to i64

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_V_0_addr_1 = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_0_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_V_196_addr_1 = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_196_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_V_297_addr_1 = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_297_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_398_addr_1 = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_398_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_4_addr_1 = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_4_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_5_addr_1 = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_5_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_6_addr_1 = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_6_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_7_addr_1 = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_7_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_8_addr_1 = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_8_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_9_addr_1 = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="A_V_9_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch18:0  store i8 0, i8* %A_V_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch17:0  store i8 0, i8* %A_V_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch16:0  store i8 0, i8* %A_V_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch15:0  store i8 0, i8* %A_V_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch14:0  store i8 0, i8* %A_V_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch13:0  store i8 0, i8* %A_V_398_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch12:0  store i8 0, i8* %A_V_297_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch11:0  store i8 0, i8* %A_V_196_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch10:0  store i8 0, i8* %A_V_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_131" val="!0"/>
<literal name="tmp_131" val="!1"/>
<literal name="tmp_131" val="!2"/>
<literal name="tmp_131" val="!3"/>
<literal name="tmp_131" val="!4"/>
<literal name="tmp_131" val="!5"/>
<literal name="tmp_131" val="!6"/>
<literal name="tmp_131" val="!7"/>
<literal name="tmp_131" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch19:0  store i8 0, i8* %A_V_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_200 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_200"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_129 = trunc i32 %tmp_V_200 to i8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="9">
<![CDATA[
:3  %newIndex6 = zext i9 %phi_urem to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_V_0_addr = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_196_addr = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_196_addr"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_297_addr = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_297_addr"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_398_addr = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_398_addr"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_4_addr = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_5_addr = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_5_addr"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_6_addr = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_6_addr"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_7_addr = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_7_addr"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_8_addr = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_8_addr"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_9_addr = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="A_V_9_addr"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch8:0  store i8 %tmp_129, i8* %A_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch7:0  store i8 %tmp_129, i8* %A_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch6:0  store i8 %tmp_129, i8* %A_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch5:0  store i8 %tmp_129, i8* %A_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch4:0  store i8 %tmp_129, i8* %A_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch3:0  store i8 %tmp_129, i8* %A_V_398_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch2:0  store i8 %tmp_129, i8* %A_V_297_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch1:0  store i8 %tmp_129, i8* %A_V_196_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch0:0  store i8 %tmp_129, i8* %A_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
<literal name="tmp_130" val="!0"/>
<literal name="tmp_130" val="!1"/>
<literal name="tmp_130" val="!2"/>
<literal name="tmp_130" val="!3"/>
<literal name="tmp_130" val="!4"/>
<literal name="tmp_130" val="!5"/>
<literal name="tmp_130" val="!6"/>
<literal name="tmp_130" val="!7"/>
<literal name="tmp_130" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch9:0  store i8 %tmp_129, i8* %A_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %next_urem2 = add i9 %phi_urem2, 1

]]></Node>
<StgValue><ssdm name="next_urem2"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_134 = icmp ult i9 %next_urem2, 50

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:2  %idx_urem2 = select i1 %tmp_134, i9 %next_urem2, i9 0

]]></Node>
<StgValue><ssdm name="idx_urem2"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %next_urem = add i9 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_135 = icmp ult i9 %next_urem, 50

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:5  %idx_urem = select i1 %tmp_135, i9 %next_urem, i9 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.critedge:1  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.critedge:2  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten6 = phi i38 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_128_mid2_v, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
:2  %p_1 = phi i24 [ 0, %.preheader.preheader.critedge ], [ %sum_V_9, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:3  %ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_3, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:4  %exitcond_flatten8 = icmp eq i38 %indvar_flatten6, %bound4

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:5  %indvar_flatten_next7 = add i38 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten8, label %.critedge, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:0  %ib_4 = add nsw i32 1, %ib

]]></Node>
<StgValue><ssdm name="ib_4"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:2  %exitcond10 = icmp eq i6 %ic, -14

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:4  %ic_mid2 = select i1 %exitcond10, i6 0, i6 %ic

]]></Node>
<StgValue><ssdm name="ic_mid2"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:5  %tmp_128_mid2_v = select i1 %exitcond10, i32 %ib_4, i32 %ib

]]></Node>
<StgValue><ssdm name="tmp_128_mid2_v"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32">
<![CDATA[
.reset:6  %tmp_132 = trunc i32 %tmp_128_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:113  %ic_3 = add i6 1, %ic_mid2

]]></Node>
<StgValue><ssdm name="ic_3"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:7  %tmp_122 = mul i10 50, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
.reset:11  %ic3 = zext i6 %ic_mid2 to i64

]]></Node>
<StgValue><ssdm name="ic3"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="6">
<![CDATA[
.reset:12  %ic3_cast = zext i6 %ic_mid2 to i10

]]></Node>
<StgValue><ssdm name="ic3_cast"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:16  %A_V_398_addr_2 = getelementptr [50 x i8]* @A_V_398, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_398_addr_2"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %A_V_8_addr_2 = getelementptr [50 x i8]* @A_V_8, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_8_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:23  %tmp_123 = add i10 %ic3_cast, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="10">
<![CDATA[
.reset:24  %tmp_124_cast = sext i10 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %B_V_3101_addr_2 = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_3101_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:29  %B_V_4_addr_2 = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_4_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:33  %B_V_8_addr_2 = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_8_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %B_V_9_addr_2 = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_9_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
.reset:53  %A_V_398_load = load i8* %A_V_398_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_398_load"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="9">
<![CDATA[
.reset:55  %B_V_3101_load = load i8* %B_V_3101_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_3101_load"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
.reset:61  %B_V_4_load = load i8* %B_V_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_4_load"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
.reset:83  %A_V_8_load = load i8* %A_V_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="9">
<![CDATA[
.reset:85  %B_V_8_load = load i8* %B_V_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="9">
<![CDATA[
.reset:91  %B_V_9_load = load i8* %B_V_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:114  %ifzero = icmp eq i6 %ic_3, -14

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:115  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:13  %A_V_0_addr_2 = getelementptr [50 x i8]* @A_V_0, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_0_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:14  %A_V_196_addr_2 = getelementptr [50 x i8]* @A_V_196, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_196_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %A_V_297_addr_2 = getelementptr [50 x i8]* @A_V_297, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_297_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %A_V_4_addr_2 = getelementptr [50 x i8]* @A_V_4, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_4_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:18  %A_V_5_addr_2 = getelementptr [50 x i8]* @A_V_5, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_5_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:19  %A_V_6_addr_2 = getelementptr [50 x i8]* @A_V_6, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_6_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:20  %A_V_7_addr_2 = getelementptr [50 x i8]* @A_V_7, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_7_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %A_V_9_addr_2 = getelementptr [50 x i8]* @A_V_9, i64 0, i64 %ic3

]]></Node>
<StgValue><ssdm name="A_V_9_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %B_V_0_addr_2 = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %B_V_199_addr_2 = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_199_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:27  %B_V_2100_addr_2 = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_2100_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:30  %B_V_5_addr_2 = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_5_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:31  %B_V_6_addr_2 = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_6_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:32  %B_V_7_addr_2 = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="B_V_7_addr_2"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
.reset:35  %A_V_0_load = load i8* %A_V_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="9">
<![CDATA[
.reset:37  %B_V_0_load = load i8* %B_V_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
.reset:41  %A_V_196_load = load i8* %A_V_196_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_196_load"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="9">
<![CDATA[
.reset:43  %B_V_199_load = load i8* %B_V_199_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_199_load"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
.reset:47  %A_V_297_load = load i8* %A_V_297_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_297_load"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
.reset:49  %B_V_2100_load = load i8* %B_V_2100_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_2100_load"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
.reset:53  %A_V_398_load = load i8* %A_V_398_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_398_load"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="9">
<![CDATA[
.reset:55  %B_V_3101_load = load i8* %B_V_3101_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_3101_load"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
.reset:59  %A_V_4_load = load i8* %A_V_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_load"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
.reset:61  %B_V_4_load = load i8* %B_V_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_4_load"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
.reset:65  %A_V_5_load = load i8* %A_V_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_5_load"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="9">
<![CDATA[
.reset:67  %B_V_5_load = load i8* %B_V_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
.reset:71  %A_V_6_load = load i8* %A_V_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_6_load"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="9">
<![CDATA[
.reset:73  %B_V_6_load = load i8* %B_V_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
.reset:77  %A_V_7_load = load i8* %A_V_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_7_load"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="9">
<![CDATA[
.reset:79  %B_V_7_load = load i8* %B_V_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
.reset:83  %A_V_8_load = load i8* %A_V_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="9">
<![CDATA[
.reset:85  %B_V_8_load = load i8* %B_V_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
.reset:89  %A_V_9_load = load i8* %A_V_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="9">
<![CDATA[
.reset:91  %B_V_9_load = load i8* %B_V_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="271" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
.reset:35  %A_V_0_load = load i8* %A_V_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
.reset:36  %lhs_V = sext i8 %A_V_0_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="9">
<![CDATA[
.reset:37  %B_V_0_load = load i8* %B_V_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
.reset:38  %rhs_V = sext i8 %B_V_0_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %ret_V = mul i16 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
.reset:41  %A_V_196_load = load i8* %A_V_196_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_196_load"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="9">
<![CDATA[
.reset:43  %B_V_199_load = load i8* %B_V_199_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_199_load"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
.reset:47  %A_V_297_load = load i8* %A_V_297_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_297_load"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
.reset:49  %B_V_2100_load = load i8* %B_V_2100_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_2100_load"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.reset:54  %lhs_V_3 = sext i8 %A_V_398_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
.reset:56  %rhs_V_3 = sext i8 %B_V_3101_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %ret_V_3 = mul i16 %rhs_V_3, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="16">
<![CDATA[
.reset:58  %tmp_194_3_cast = sext i16 %ret_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_3_cast"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
.reset:59  %A_V_4_load = load i8* %A_V_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_load"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
.reset:60  %lhs_V_4 = sext i8 %A_V_4_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
.reset:62  %rhs_V_4 = sext i8 %B_V_4_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %ret_V_4 = mul i16 %rhs_V_4, %lhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="16">
<![CDATA[
.reset:64  %tmp_194_4_cast = sext i16 %ret_V_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_4_cast"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
.reset:65  %A_V_5_load = load i8* %A_V_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_5_load"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
.reset:66  %lhs_V_5 = sext i8 %A_V_5_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="9">
<![CDATA[
.reset:67  %B_V_5_load = load i8* %B_V_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
.reset:68  %rhs_V_5 = sext i8 %B_V_5_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %ret_V_5 = mul i16 %rhs_V_5, %lhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
.reset:71  %A_V_6_load = load i8* %A_V_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_6_load"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="9">
<![CDATA[
.reset:73  %B_V_6_load = load i8* %B_V_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
.reset:77  %A_V_7_load = load i8* %A_V_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_7_load"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="9">
<![CDATA[
.reset:79  %B_V_7_load = load i8* %B_V_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.reset:84  %lhs_V_8 = sext i8 %A_V_8_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8">
<![CDATA[
.reset:86  %rhs_V_8 = sext i8 %B_V_8_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %ret_V_8 = mul i16 %rhs_V_8, %lhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="16">
<![CDATA[
.reset:88  %tmp_194_8_cast = sext i16 %ret_V_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_8_cast"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
.reset:89  %A_V_9_load = load i8* %A_V_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8">
<![CDATA[
.reset:90  %lhs_V_9 = sext i8 %A_V_9_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8">
<![CDATA[
.reset:92  %rhs_V_9 = sext i8 %B_V_9_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %ret_V_9 = mul i16 %rhs_V_9, %lhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="16">
<![CDATA[
.reset:94  %tmp_194_9_cast = sext i16 %ret_V_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_9_cast"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:97  %tmp5 = add i17 %tmp_194_3_cast, %tmp_194_4_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:104  %tmp9 = add i17 %tmp_194_8_cast, %tmp_194_9_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="16">
<![CDATA[
.reset:40  %tmp_132_cast = sext i16 %ret_V to i17

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
.reset:42  %lhs_V_1 = sext i8 %A_V_196_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.reset:44  %rhs_V_1 = sext i8 %B_V_199_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %ret_V_1 = mul i16 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="16">
<![CDATA[
.reset:46  %tmp_194_1_cast = sext i16 %ret_V_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_1_cast"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
.reset:48  %lhs_V_2 = sext i8 %A_V_297_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
.reset:50  %rhs_V_2 = sext i8 %B_V_2100_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %ret_V_2 = mul i16 %rhs_V_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="16">
<![CDATA[
.reset:52  %tmp_194_2_cast = sext i16 %ret_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_2_cast"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="17" op_0_bw="16">
<![CDATA[
.reset:70  %tmp_194_5_cast = sext i16 %ret_V_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_5_cast"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
.reset:72  %lhs_V_6 = sext i8 %A_V_6_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.reset:74  %rhs_V_6 = sext i8 %B_V_6_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %ret_V_6 = mul i16 %rhs_V_6, %lhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="16">
<![CDATA[
.reset:76  %tmp_194_6_cast = sext i16 %ret_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_6_cast"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
.reset:78  %lhs_V_7 = sext i8 %A_V_7_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
.reset:80  %rhs_V_7 = sext i8 %B_V_7_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %ret_V_7 = mul i16 %rhs_V_7, %lhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="16">
<![CDATA[
.reset:82  %tmp_194_7_cast = sext i16 %ret_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_194_7_cast"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:95  %tmp3 = add i17 %tmp_132_cast, %tmp_194_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="17">
<![CDATA[
.reset:96  %tmp3_cast = sext i17 %tmp3 to i18

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:98  %tmp4 = add i17 %tmp5, %tmp_194_2_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="18" op_0_bw="17">
<![CDATA[
.reset:99  %tmp4_cast = sext i17 %tmp4 to i18

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.reset:100  %tmp2 = add i18 %tmp4_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="19" op_0_bw="18">
<![CDATA[
.reset:101  %tmp2_cast = sext i18 %tmp2 to i19

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:102  %tmp7 = add i17 %tmp_194_5_cast, %tmp_194_6_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="17">
<![CDATA[
.reset:103  %tmp7_cast = sext i17 %tmp7 to i18

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:105  %tmp8 = add i17 %tmp9, %tmp_194_7_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="17">
<![CDATA[
.reset:106  %tmp8_cast = sext i17 %tmp8 to i18

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.reset:107  %tmp6 = add i18 %tmp8_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="19" op_0_bw="18">
<![CDATA[
.reset:108  %tmp6_cast = sext i18 %tmp6 to i19

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:109  %tmp_100 = add i19 %tmp6_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.reset:3  %p_1_mid2 = select i1 %exitcond10, i24 0, i24 %p_1

]]></Node>
<StgValue><ssdm name="p_1_mid2"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:9  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="19">
<![CDATA[
.reset:110  %p_cast = sext i19 %tmp_100 to i24

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.reset:111  %sum_V_9 = add i24 %p_1_mid2, %p_cast

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:112  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_90)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
ifTrue:1  %p_neg = sub i24 0, %sum_V_9

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2  %tmp_95 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %p_neg, i32 7, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
ifTrue:0  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sum_V_9, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="25" op_0_bw="17">
<![CDATA[
ifTrue:3  %tmp_96 = sext i17 %tmp_95 to i25

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="25">
<![CDATA[
ifTrue:4  %p_lshr_cast = zext i25 %tmp_96 to i26

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ifTrue:5  %p_neg_t = sub i26 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:6  %tmp_98 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %sum_V_9, i32 7, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="25" op_0_bw="17">
<![CDATA[
ifTrue:7  %tmp_99 = sext i17 %tmp_98 to i25

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="25">
<![CDATA[
ifTrue:8  %p_lshr_f_cast = zext i25 %tmp_99 to i26

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
ifTrue:9  %output_data = select i1 %tmp_133, i26 %p_neg_t, i26 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="26">
<![CDATA[
ifTrue:10  %tmp_V_199 = sext i26 %output_data to i32

]]></Node>
<StgValue><ssdm name="tmp_V_199"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_199)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:12  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge:0  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_87)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="363" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_111 = mul i32 %tmp1, %tmp_V_182

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_111, i32* @B_ROW_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader322:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader322:1  %i = phi i4 [ 0, %0 ], [ %tmp_121_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader322:2  %j = phi i9 [ 0, %0 ], [ %j_9, %5 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="4">
<![CDATA[
.preheader322:3  %i_cast = zext i4 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader322:4  %tmp_114 = icmp ult i32 %i_cast, %tmp_V_188

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader322:5  %exitcond_flatten = icmp eq i13 %indvar_flatten, -3192

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader322:6  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader322:7  br i1 %exitcond_flatten, label %.loopexit323.loopexit, label %.preheader322.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader322.preheader:0  %i_9 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader322.preheader:1  %tmp_115 = icmp eq i9 %j, -12

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader322.preheader:2  %j_mid2 = select i1 %tmp_115, i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="4">
<![CDATA[
.preheader322.preheader:3  %i_cast_mid1 = zext i4 %i_9 to i32

]]></Node>
<StgValue><ssdm name="i_cast_mid1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader322.preheader:4  %tmp_121_mid2_v = select i1 %tmp_115, i4 %i_9, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_121_mid2_v"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader322.preheader:7  %tmp_122_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_188

]]></Node>
<StgValue><ssdm name="tmp_122_mid1"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader322.preheader:8  %tmp_122_mid2 = select i1 %tmp_115, i1 %tmp_122_mid1, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_122_mid2"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="9">
<![CDATA[
.preheader322.preheader:9  %j_cast = zext i9 %j_mid2 to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader322.preheader:10  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader322.preheader:12  %tmp_116 = icmp ult i32 %j_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader322.preheader:13  %or_cond = and i1 %tmp_116, %tmp_122_mid2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader322.preheader:14  br i1 %or_cond, label %1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="27" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="27" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_86)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %j_9 = add i9 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="392" st_id="28" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="396" st_id="30" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="398" st_id="31" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="400" st_id="32" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="402" st_id="33" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="404" st_id="34" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="406" st_id="35" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="408" st_id="36" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="410" st_id="37" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="20" op_0_bw="9">
<![CDATA[
:0  %zext4_cast = zext i9 %j_mid2 to i20

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %mul4 = mul i20 %zext4_cast, 656

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="414" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_128 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %mul4, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="415" st_id="38" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="416" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="9">
<![CDATA[
:2  %zext_cast = zext i9 %j_mid2 to i20

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="417" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %mul = mul i20 656, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="418" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %mul, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="4">
<![CDATA[
.preheader322.preheader:5  %tmp_121_mid2_cast = zext i4 %tmp_121_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_121_mid2_cast"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader322.preheader:6  %tmp_112 = mul i10 %tmp_121_mid2_cast, 50

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader322.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="5">
<![CDATA[
:3  %arrayNo8 = sext i5 %tmp_128 to i9

]]></Node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %newIndex4 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="9">
<![CDATA[
:5  %newIndex5_cast = zext i9 %newIndex4 to i10

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_118 = add i10 %newIndex5_cast, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_119_cast = sext i10 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_0_addr_1 = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_199_addr_1 = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_199_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_2100_addr_1 = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_2100_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_3101_addr_1 = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_3101_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_4_addr_1 = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_4_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_5_addr_1 = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_5_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_6_addr_1 = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_6_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_7_addr_1 = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_7_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_8_addr_1 = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_8_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_9_addr_1 = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="B_V_9_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0">
<![CDATA[
:18  switch i9 %arrayNo8, label %branch39 [
    i9 0, label %branch30
    i9 1, label %branch31
    i9 2, label %branch32
    i9 3, label %branch33
    i9 4, label %branch34
    i9 5, label %branch35
    i9 6, label %branch36
    i9 7, label %branch37
    i9 8, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 0, i8* %B_V_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 0, i8* %B_V_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 0, i8* %B_V_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 0, i8* %B_V_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 0, i8* %B_V_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 0, i8* %B_V_3101_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 0, i8* %B_V_2100_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 0, i8* %B_V_199_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 0, i8* %B_V_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="!0"/>
<literal name="arrayNo8" val="!1"/>
<literal name="arrayNo8" val="!2"/>
<literal name="arrayNo8" val="!3"/>
<literal name="arrayNo8" val="!4"/>
<literal name="arrayNo8" val="!5"/>
<literal name="arrayNo8" val="!6"/>
<literal name="arrayNo8" val="!7"/>
<literal name="arrayNo8" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 0, i8* %B_V_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="arrayNo8" val="!0"/>
<literal name="arrayNo8" val="!1"/>
<literal name="arrayNo8" val="!2"/>
<literal name="arrayNo8" val="!3"/>
<literal name="arrayNo8" val="!4"/>
<literal name="arrayNo8" val="!5"/>
<literal name="arrayNo8" val="!6"/>
<literal name="arrayNo8" val="!7"/>
<literal name="arrayNo8" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_196 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_196"/></StgValue>
</operation>

<operation id="460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_126 = trunc i32 %tmp_V_196 to i8

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="5">
<![CDATA[
:5  %arrayNo7 = sext i5 %tmp_127 to i9

]]></Node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %newIndex2 = urem i9 %j_mid2, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="9">
<![CDATA[
:7  %newIndex3_cast = zext i9 %newIndex2 to i10

]]></Node>
<StgValue><ssdm name="newIndex3_cast"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_117 = add i10 %tmp_112, %newIndex3_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10">
<![CDATA[
:9  %tmp_118_cast = sext i10 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_0_addr = getelementptr [500 x i8]* @B_V_0, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_0_addr"/></StgValue>
</operation>

<operation id="467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_199_addr = getelementptr [500 x i8]* @B_V_199, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_199_addr"/></StgValue>
</operation>

<operation id="468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_2100_addr = getelementptr [500 x i8]* @B_V_2100, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_2100_addr"/></StgValue>
</operation>

<operation id="469" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_3101_addr = getelementptr [500 x i8]* @B_V_3101, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_3101_addr"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_4_addr = getelementptr [500 x i8]* @B_V_4, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_4_addr"/></StgValue>
</operation>

<operation id="471" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_5_addr = getelementptr [500 x i8]* @B_V_5, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_5_addr"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_6_addr = getelementptr [500 x i8]* @B_V_6, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_6_addr"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_7_addr = getelementptr [500 x i8]* @B_V_7, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_7_addr"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_8_addr = getelementptr [500 x i8]* @B_V_8, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_8_addr"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_9_addr = getelementptr [500 x i8]* @B_V_9, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="B_V_9_addr"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0">
<![CDATA[
:20  switch i9 %arrayNo7, label %branch29 [
    i9 0, label %branch20
    i9 1, label %branch21
    i9 2, label %branch22
    i9 3, label %branch23
    i9 4, label %branch24
    i9 5, label %branch25
    i9 6, label %branch26
    i9 7, label %branch27
    i9 8, label %branch28
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 %tmp_126, i8* %B_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 %tmp_126, i8* %B_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 %tmp_126, i8* %B_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 %tmp_126, i8* %B_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 %tmp_126, i8* %B_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 %tmp_126, i8* %B_V_3101_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 %tmp_126, i8* %B_V_2100_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 %tmp_126, i8* %B_V_199_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 %tmp_126, i8* %B_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="!0"/>
<literal name="arrayNo7" val="!1"/>
<literal name="arrayNo7" val="!2"/>
<literal name="arrayNo7" val="!3"/>
<literal name="arrayNo7" val="!4"/>
<literal name="arrayNo7" val="!5"/>
<literal name="arrayNo7" val="!6"/>
<literal name="arrayNo7" val="!7"/>
<literal name="arrayNo7" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 %tmp_126, i8* %B_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="arrayNo7" val="!0"/>
<literal name="arrayNo7" val="!1"/>
<literal name="arrayNo7" val="!2"/>
<literal name="arrayNo7" val="!3"/>
<literal name="arrayNo7" val="!4"/>
<literal name="arrayNo7" val="!5"/>
<literal name="arrayNo7" val="!6"/>
<literal name="arrayNo7" val="!7"/>
<literal name="arrayNo7" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_196)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
