Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L secureip --snapshot testbench_v_func_synth --prj /home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v.prj work.testbench_v work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/sim_1/new/testbench.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v" Line 14. Module piano has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/GND.v" Line 25. Module GND has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/VCC.v" Line 27. Module VCC has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v" Line 26. Module LUT2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v" Line 58. Module x_lut2_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 26. Module LUT3 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v" Line 922. Module glbl has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v" Line 14. Module piano has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/GND.v" Line 25. Module GND has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/VCC.v" Line 27. Module VCC has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/CARRY4.v" Line 31. Module CARRY4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 25. Module LUT1 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT1.v" Line 55. Module x_lut1_mux2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v" Line 26. Module LUT2 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT2.v" Line 58. Module x_lut2_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 26. Module LUT3 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT3.v" Line 62. Module x_lut3_mux4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT4.v" Line 28. Module LUT4 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT5.v" Line 28. Module LUT5 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 26. Module FDRE has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/FDRE.v" Line 157. Module sffsrce_fdre has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/builds/2013.4/continuous/2013_12_04_351521/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/andrew/Documents/xilinx_projects/lab4/lab4.sim/sim_1/synth/func/testbench_v_func_synth.v" Line 922. Module glbl has a timescale but atleast one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module work.piano
Compiling module work.testbench_v
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_v_func_synth
