 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: R-2020.09-SP5
Date   : Sun Jan 16 17:03:06 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_3__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                  0.0000 #   0.0000 r
  U2/cnt_col_reg_3_/Q (DFFSSRX1_HVT)                    0.2322     0.2322 r
  U2/cnt_col[3] (hog_counter)                           0.0000     0.2322 r
  U1/cnt_col[3] (HOG_BITWIDTH8)                         0.0000     0.2322 r
  U1/U150/Y (INVX2_HVT)                                 0.0734     0.3055 f
  U1/U4357/Y (AND3X1_HVT)                               0.1242     0.4297 f
  U1/U802/Y (NAND2X0_HVT)                               0.1254     0.5551 r
  U1/U1116/Y (INVX0_HVT)                                0.1558     0.7109 f
  U1/U1101/Y (INVX1_HVT)                                0.1000     0.8109 r
  U1/U1130/Y (INVX0_HVT)                                0.1223     0.9332 f
  U1/U1110/Y (INVX0_HVT)                                0.1232     1.0563 r
  U1/U1145/Y (INVX0_HVT)                                0.1424     1.1987 f
  U1/U4880/Y (AO22X1_HVT)                               0.1491     1.3478 f
  U1/U4883/Y (NOR4X1_HVT)                               0.1639     1.5117 r
  U1/U4889/Y (NAND4X0_HVT)                              0.1024     1.6141 f
  U1/U4890/Y (NOR4X1_HVT)                               0.1414     1.7555 r
  U1/U991/Y (NAND3X0_HVT)                               0.1683     1.9238 f
  U1/U1339/Y (INVX0_HVT)                                0.1048     2.0286 r
  U1/U6246/CO (FADDX1_HVT)                              0.1789     2.2075 r
  U1/U157/Y (NAND2X0_HVT)                               0.0687     2.2762 f
  U1/U160/Y (NAND3X0_HVT)                               0.0735     2.3497 r
  U1/U6245/CO (FADDX1_HVT)                              0.1414     2.4911 r
  U1/U6244/CO (FADDX1_HVT)                              0.1420     2.6331 r
  U1/U6286/CO (FADDX1_HVT)                              0.1420     2.7751 r
  U1/U6287/S (FADDX1_HVT)                               0.2079     2.9829 f
  U1/sum_x_reg_3__2__7_/D (DFFSSRX1_HVT)                0.0000     2.9829 f
  data arrival time                                                2.9829

  clock clk (rise edge)                                 3.1000     3.1000
  clock network delay (ideal)                           0.0000     3.1000
  U1/sum_x_reg_3__2__7_/CLK (DFFSSRX1_HVT)              0.0000     3.1000 r
  library setup time                                   -0.1170     2.9830
  data required time                                               2.9830
  --------------------------------------------------------------------------
  data required time                                               2.9830
  data arrival time                                               -2.9829
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
