/*
 * Copyright (c) 2019-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */
#include <dt-bindings/gpio/tegra194-gpio.h>
#include "dt-bindings/input/input.h"
#include "tegra194-fixed-regulator-p3509-0000-a00.dtsi"
#include "tegra194-p3509-disp.dtsi"
#include "tegra194-audio-p3668.dtsi"
#include "tegra194-super-module-e2614-p3509.dtsi"
#include "tegra194-camera-tek8-nvjetson-tevi-ov5640.dtsi"
/ {
	gpio-keys {
		compatible = "gpio-keys";
		gpio-keys,name = "gpio-keys";

		forcerecovery {
			label = "force-recovery";
			gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
			linux,code = <BTN_1>;
		};

		power_key {
			label = "power-key";
			gpios = <&tegra_aon_gpio TEGRA194_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
			gpio-key,wakeup;
		};
	};
	eeprom-manager {
		data-size = <0x100>;
		bus@0 {
			i2c-bus = <&gen1_i2c>;
			eeprom@1 {
				slave-address = <0x57>;
				label = "cvb";
			};
		};

		bus@1 {
			i2c-bus = <&gen2_i2c>;
			eeprom@1 {
				slave-address = <0x50>;
				label = "super-module";
			};
		};
	};
	pwm-fan {
		pwms = <&tegra_pwm6 0 45334>;
		vdd-fan-supply = <&p3509_vdd_fan>;
		profiles {
			default = "quiet";
			quiet {
				state_cap = <4>;
				active_pwm = <0 130 160 200 255 255 255 255 255 255>;
			};
			cool {
				state_cap = <4>;
				active_pwm = <0 140 170 200 255 255 255 255 255 255>;
			};
		};
	};
	thermal-fan-est {
		profiles {
			default = "quiet";
			quiet {
				active_trip_temps = <0 46000 60000 68000 76000
						140000 150000 160000 170000 180000>;
				active_hysteresis = <0 8000 8000 7000 7000
						0 0 0 0 0>;
			};
			cool {
				active_trip_temps = <0 35000 45000 53000 61000
						140000 150000 160000 170000 180000>;
				active_hysteresis = <0 8000 8000 7000 7000
						0 0 0 0 0>;
			};
		};
	};
	serial@3110000 {
		status = "okay";
	};
	tachometer@39c0000 {
		status = "okay";
	};
	pwm@3280000 {
		status = "okay";
	};

	pwm@32c0000 {
		status = "okay";
	};

	pwm@32d0000 {
		status = "okay";
	};

	pwm@32f0000 {
		status = "okay";
	};
	spi@c260000 {
		status = "disabled";
	};

	spi@3300000 {
		status = "disabled";
	};

	fixed-regulators {
		p3668_vdd_sdmmc3_sw: regulator@114 {
			compatible = "regulator-fixed";
			reg = <114>;
			regulator-name = "vdd-sdmmc3-sw";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Q, 5) 0>;
			enable-active-high;
		};
	};

	baseboard_sd: sdhci@3440000 { /* sdmmc3 */
		mmc-ocr-mask = <0x0>;
		cd-inverted;
		cd-gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(S, 4) 0>;
		nvidia,cd-wakeup-capable;
		mmc-ocr-mask = <0>;
		cd-inverted;
		vmmc-supply = <&p3668_vdd_sdmmc3_sw>;
		nvidia,vmmc-always-on;
		status = "okay";
	};

	i2c@c240000 {
		// Note that i2c address for the fabric will change in rev 0.2 of the board.
		// In rev 0.1, I2C0 is connected to regular io pins on the fpga, which allows
		// it to communicate with the EFB secondary I2C interface (not the primary).
		// In rev 0.2, the I2C pins will be connected to the correct sysConfig pins of
		// the FPGA, so the address will revert to 0x41.
		axonfabric: axonfabric@42 {
			reg = <0x42>;  // 0x42 is temporary only for board rev 0.1
			pinctrl-names = "default";
			compatible = "technexion,axon-imx8mm-f03";
			reset-gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(P, 4) 1>;
			gpio-controller;
			#gpio-cells = <2>;
			gpio-line-names =
				"F_GPIO01", "F_GPIO02", "F_GPIO03", "F_GPIO04", // Bank 0
				"F_GPIO05", "F_GPIO06", "F_GPIO07", "F_GPIO08", // Bank 0
				"F_GPIO09", "F_GPIO10", "F_GPIO11", "F_GPIO12", // Bank 1
				"F_GPIO13", "F_GPIO14", "F_GPIO15", "F_GPIO16", // Bank 1
				"F_GPIO17", "F_GPIO18", "F_GPIO19", "F_GPIO20", // Bank 2
				"F_GPIO21", "F_GPIO22", "F_GPIO23", "F_GPIO24", // Bank 2
				"F_GPIO25", "F_GPIO26", "F_GPIO27", "F_GPIO28", // Bank 3
				"F_GPIO29", "F_GPIO30", "F_GPIO31", "F_GPIO32", // Bank 3
				"F_GPIO33", "F_GPIO34", "F_GPIO35", "F_GPIO36", // Bank 4
				"F_GPIO37", "F_GPIO38", "F_GPIO39", "F_GPIO40", // Bank 4
				"F_GPIO41", "F_GPIO42", "F_GPIO43", "F_GPIO44", // Bank 5
				"F_GPIO45", "F_GPIO46", "F_GPIO47", "F_GPIO48", // Bank 5
				"F_GPIO49", "F_GPIO50", "F_GPIO51", "F_GPIO52", // Bank 6
				"F_GPIO53", "F_GPIO54", "F_GPIO55", "F_GPIO56", // Bank 6
				"F_GPIO57", "F_GPIO58", "F_GPIO59", "F_GPIO60", // Bank 7
				"F_GPIO61", "F_GPIO62", "F_GPIO63", "F_GPIO64", // Bank 7
				"F_GPIO65", "F_GPIO66", "F_GPIO67", "F_GPIO68", // Bank 8
				"F_GPIO69", "F_GPIO70", "", "",                 // Bank 8
				"F_UART_TXD", "F_UART_RXD", "F_UART_CTS", "F_UART_RTS",  // Bank 9
				"F_GPIO_LED1", "F_GPIO_LED2", "F_GPIO_LED3", "",         // Bank 9
				"CSI0_RST_N", "CSI0_PWDN", "CSI0_PDB", "CSI0_INT",       // Bank 10
				"CSI1_RST_N", "CSI1_PWDN", "CSI1_PDB", "CSI1_INT",       // Bank 10
				"CSI2_RST_N", "CSI2_PWDN", "CSI2_PDB", "CSI2_INT",       // Bank 11
				"CSI3_RST_N", "CSI3_PWDN", "CSI3_PDB", "CSI3_INT",       // Bank 11
				"CSI4_RST_N", "CSI4_PWDN", "CSI4_PDB", "CSI4_INT",       // Bank 12
				"CSI5_RST_N", "CSI5_PWDN", "CSI5_PDB", "CSI5_INT",       // Bank 12
				"LTE_DISABLE_CTRL", "LTE_WAKE_AP", "M2_RTS_N", "F_SIO_GPO30",  // Bank 13
				"CASE_OPEN_N", "F_SOC_COREPOWER_OK", "F_IGNITION", "";      // Bank 13
			status="okay";

			pinmux_axonfabric: pinmux_axonfabric {
				status = "okay";

				// LEDs
				pinctrl_af_nxbox_leds: pc_nxbox_leds {
					pins = "F_GPIO_LED1", "F_GPIO_LED2", "F_GPIO_LED3";
					function = "gpio";
					drive-push-pull;
				};

				// Regular GPIO
				pinctrl_af_nxbox_gpio: pc_nxbox_gpio {
					pins =  "F_GPIO01", "F_GPIO02", "F_GPIO03", "F_GPIO04", // Bank 0
							"F_GPIO05", "F_GPIO06", "F_GPIO07", "F_GPIO08", // Bank 0
							"F_GPIO09", "F_GPIO10", "F_GPIO11", "F_GPIO12", // Bank 1
							"F_GPIO13", "F_GPIO14", "F_GPIO15", "F_GPIO16", // Bank 1
							"F_GPIO17", "F_GPIO18", "F_GPIO19", "F_GPIO20", // Bank 2
							"F_GPIO21", "F_GPIO22", "F_GPIO23", "F_GPIO24", // Bank 2
							"F_GPIO25", "F_GPIO26", "F_GPIO27", "F_GPIO28", // Bank 3
							"F_GPIO29", "F_GPIO30", "F_GPIO31", "F_GPIO32", // Bank 3
							"F_GPIO33", "F_GPIO34", "F_GPIO35", "F_GPIO36", // Bank 4
							"F_GPIO37", "F_GPIO38", "F_GPIO39", "F_GPIO40", // Bank 4
							"F_GPIO41", "F_GPIO42", "F_GPIO43", "F_GPIO44", // Bank 5
							"F_GPIO45", "F_GPIO46", "F_GPIO47", "F_GPIO48", // Bank 5
							"F_GPIO49", "F_GPIO50", "F_GPIO51", "F_GPIO52", // Bank 6
							"F_GPIO53", "F_GPIO54", "F_GPIO55", "F_GPIO56", // Bank 6
							"F_GPIO57", "F_GPIO58", "F_GPIO59", "F_GPIO60", // Bank 7
							"F_GPIO61", "F_GPIO62", "F_GPIO63", "F_GPIO64", // Bank 7
							"F_GPIO65", "F_GPIO66", "F_GPIO67", "F_GPIO68", // Bank 8
							"F_GPIO69", "F_GPIO70",				// Bank 8
							"CSI0_RST_N", "CSI0_PWDN", "CSI0_PDB", "CSI0_INT",       // Bank 10
							"CSI1_RST_N", "CSI1_PWDN", "CSI1_PDB", "CSI1_INT",       // Bank 10
							"CSI2_RST_N", "CSI2_PWDN", "CSI2_PDB", "CSI2_INT",       // Bank 11
							"CSI3_RST_N", "CSI3_PWDN", "CSI3_PDB", "CSI3_INT",       // Bank 11
							"CSI4_RST_N", "CSI4_PWDN", "CSI4_PDB", "CSI4_INT",       // Bank 12
							"CSI5_RST_N", "CSI5_PWDN", "CSI5_PDB", "CSI5_INT";       // Bank 12;
					function = "gpio";
					drive-push-pull;
				};
			};

			gpio_axonfabric: gpio_axonfabric {
				status = "okay";
				compatible = "technexion,axonfabric-gpio";
				pinctrl-names = "default";
				pinctrl-0 = <&pinmux_axonfabric>;
			};
		};
	};

	fpga_leds: fpga_leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		status = "okay";

		user_led_1: fpga_user_led_1 {
			label = "user_led_1";
			gpios = <&axonfabric 76 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};

		user_led_2: fpga_user_led_2 {
			label = "user_led_2";
			gpios = <&axonfabric 77 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};

		user_led_3: fpga_user_led_3 {
			label = "user_led_3";
			gpios = <&axonfabric 78 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};
	};

	gpio@2200000 {
		/* gpio-name for 40-pin header, gpio-name given as COL(10) x ROW(24),
		   Tegra-GPIO starts from 288 */
		gpio-line-names = "",   "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "GPIO13",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "GPIO01",     "GPIO11",     "",     "GPIO07",     "",     "",     "",
		"UART1_RTS",     "UART1_CTS",     "",     "",     "",     "",     "",     "",     "GPIO09",     "",
		"",     "",     "",     "",     "",     "",     "",     "I2S0_SCLK",     "I2S0_DOUT",     "I2S0_DIN",
		"I2S0_FS",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "SPI1_SCK",     "SPI1_MISO",     "SPI1_MOSI",     "SPI1_CS0",     "SPI1_CS1",     "",     "",     "",
		"",     "",     "",     "SPI0_SCK",     "SPI0_MISO",     "SPI0_MOSI",     "SPI0_CS0",     "SPI0_CS1",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "";
	};

	gpio@c2f0000 {
		/* gpio-name for 40-pin header, gpio-name given as COL(10) x ROW(2),
		   Tegra-AON-GPIO starts from 248 */
		gpio-line-names = "",   "",     "",     "",     "",     "",     "",     "",     "",     "",
		"",     "",     "",     "",     "",     "",     "",     "",     "",     "",     "GPIO12";
	};
};

&head0 {
	/delete-property/ avdd_hdmi-supply;
	/delete-property/ avdd_hdmi_pll-supply;
	/delete-property/ vdd_hdmi_5v0-supply;
	vdd-dp-pwr-supply = <&p3668_spmic_sd0>;
	avdd-dp-pll-supply = <&p3668_spmic_sd1>;
	vdd-edp-sec-mode-supply = <&battery_reg>;
	vdd-dp-pad-supply = <&battery_reg>;
	vdd_hdmi_5v0-supply = <&p3509_vdd_hdmi_5v0>;
};

&sor1 {
	status = "okay";
	nvidia,active-panel = <&sor1_dp_display>;
};

&sor1_hdmi_display {
	status = "disabled";
};

&sor1_dp_display {
	status = "okay";
	nvidia,is_ext_dp_panel = <1>;
};
