// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Sat Apr 18 05:42:13 2020
// Host        : z400 running 64-bit Ubuntu 19.10
// Command     : write_verilog -force -mode funcsim
//               /home/tom/git/TomKeddie/prj-artix7-pcie/fpga/v2/plan/xilinx_ip/pcie_7x_0/pcie_7x_0_sim_netlist.v
// Design      : pcie_7x_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a15tfgg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pcie_7x_0,pcie_7x_0_pcie2_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pcie_7x_0_pcie2_top,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module pcie_7x_0
   (pci_exp_txp,
    pci_exp_txn,
    pci_exp_rxp,
    pci_exp_rxn,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    s_axis_tx_tready,
    s_axis_tx_tdata,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tuser,
    m_axis_rx_tdata,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tuser,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    sys_clk,
    sys_rst_n,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start);
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp" *) output [0:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) output [0:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp" *) input [0:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn" *) input [0:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk_out CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.user_clk_out, ASSOCIATED_BUSIF m_axis_rx:s_axis_tx, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset_out, PHASE 0.000, INSERT_VIP 0" *) output user_clk_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset_out RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.user_reset_out, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TREADY" *) output s_axis_tx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TDATA" *) input [63:0]s_axis_tx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TKEEP" *) input [7:0]s_axis_tx_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TLAST" *) input s_axis_tx_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TVALID" *) input s_axis_tx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_tx TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_tx, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 4, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input [3:0]s_axis_tx_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TDATA" *) output [63:0]m_axis_rx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TKEEP" *) output [7:0]m_axis_rx_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TLAST" *) output m_axis_rx_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TVALID" *) output m_axis_rx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TREADY" *) input m_axis_rx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rx TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rx, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 22, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output [21:0]m_axis_rx_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt interrupt" *) input cfg_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt rdy" *) output cfg_interrupt_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt assert" *) input cfg_interrupt_assert;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt write_data" *) input [7:0]cfg_interrupt_di;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt read_data" *) output [7:0]cfg_interrupt_do;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt mmenable" *) output [2:0]cfg_interrupt_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msienable" *) output cfg_interrupt_msienable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixenable" *) output cfg_interrupt_msixenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt msixfm" *) output cfg_interrupt_msixfm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt stat" *) input cfg_interrupt_stat;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie2_cfg_interrupt:1.0 pcie2_cfg_interrupt pciecap_interrupt_msgnum" *) input [4:0]cfg_pciecap_interrupt_msgnum;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.sys_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input sys_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp crscode" *) input [11:0]qpll_drp_crscode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp fsm" *) input [17:0]qpll_drp_fsm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp done" *) input [1:0]qpll_drp_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp reset" *) input [1:0]qpll_drp_reset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplllock" *) input [1:0]qpll_qplllock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplloutclk" *) input [1:0]qpll_qplloutclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplloutrefclk" *) input [1:0]qpll_qplloutrefclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qplld" *) output qpll_qplld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp qpllreset" *) output [1:0]qpll_qpllreset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp clk" *) output qpll_drp_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp rst_n" *) output qpll_drp_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp ovrd" *) output qpll_drp_ovrd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp gen3" *) output qpll_drp_gen3;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_qpll_drp:1.0 pcie_qpll_drp start" *) output qpll_drp_start;

  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [63:0]m_axis_rx_tdata;
  wire [7:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [21:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire qpll_drp_clk;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire qpll_drp_gen3;
  wire qpll_drp_ovrd;
  wire [1:0]qpll_drp_reset;
  wire qpll_drp_rst_n;
  wire qpll_drp_start;
  wire qpll_qplld;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire [1:0]qpll_qpllreset;
  wire [63:0]s_axis_tx_tdata;
  wire [7:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire user_app_rdy;
  wire user_clk_out;
  wire user_lnk_up;
  wire user_reset_out;
  wire NLW_inst_cfg_aer_ecrc_check_en_UNCONNECTED;
  wire NLW_inst_cfg_aer_ecrc_gen_en_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_corr_err_received_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_corr_err_reporting_en_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_fatal_err_received_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_fatal_err_reporting_en_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_non_fatal_err_received_UNCONNECTED;
  wire NLW_inst_cfg_aer_rooterr_non_fatal_err_reporting_en_UNCONNECTED;
  wire NLW_inst_cfg_bridge_serr_en_UNCONNECTED;
  wire NLW_inst_cfg_err_aer_headerlog_set_UNCONNECTED;
  wire NLW_inst_cfg_err_cpl_rdy_UNCONNECTED;
  wire NLW_inst_cfg_mgmt_rd_wr_done_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_assert_int_a_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_assert_int_b_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_assert_int_c_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_assert_int_d_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_deassert_int_a_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_deassert_int_b_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_deassert_int_c_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_deassert_int_d_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_err_cor_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_err_fatal_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_err_non_fatal_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_pm_as_nak_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_pm_pme_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_pme_to_ack_UNCONNECTED;
  wire NLW_inst_cfg_msg_received_setslotpowerlimit_UNCONNECTED;
  wire NLW_inst_cfg_pmcsr_pme_en_UNCONNECTED;
  wire NLW_inst_cfg_pmcsr_pme_status_UNCONNECTED;
  wire NLW_inst_cfg_received_func_lvl_rst_UNCONNECTED;
  wire NLW_inst_cfg_root_control_pme_int_en_UNCONNECTED;
  wire NLW_inst_cfg_root_control_syserr_corr_err_en_UNCONNECTED;
  wire NLW_inst_cfg_root_control_syserr_fatal_err_en_UNCONNECTED;
  wire NLW_inst_cfg_root_control_syserr_non_fatal_err_en_UNCONNECTED;
  wire NLW_inst_cfg_slot_control_electromech_il_ctl_pulse_UNCONNECTED;
  wire NLW_inst_cfg_to_turnoff_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_mmcm_lock_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_gen3_out_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_pipe_txoutclk_out_UNCONNECTED;
  wire NLW_inst_pl_directed_change_done_UNCONNECTED;
  wire NLW_inst_pl_link_gen2_cap_UNCONNECTED;
  wire NLW_inst_pl_link_partner_gen2_supported_UNCONNECTED;
  wire NLW_inst_pl_link_upcfg_cap_UNCONNECTED;
  wire NLW_inst_pl_phy_lnk_up_UNCONNECTED;
  wire NLW_inst_pl_received_hot_rst_UNCONNECTED;
  wire NLW_inst_pl_sel_lnk_rate_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire NLW_inst_tx_cfg_req_UNCONNECTED;
  wire NLW_inst_tx_err_drop_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_bus_number_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_command_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_dcommand_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_dcommand2_UNCONNECTED;
  wire [4:0]NLW_inst_cfg_device_number_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_dstatus_UNCONNECTED;
  wire [2:0]NLW_inst_cfg_function_number_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_lcommand_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_lstatus_UNCONNECTED;
  wire [31:0]NLW_inst_cfg_mgmt_do_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_msg_data_UNCONNECTED;
  wire [2:0]NLW_inst_cfg_pcie_link_state_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_pmcsr_powerstate_UNCONNECTED;
  wire [15:0]NLW_inst_cfg_status_UNCONNECTED;
  wire [6:0]NLW_inst_cfg_vc_tcvc_map_UNCONNECTED;
  wire [11:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [15:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [0:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [11:0]NLW_inst_fc_cpld_UNCONNECTED;
  wire [7:0]NLW_inst_fc_cplh_UNCONNECTED;
  wire [11:0]NLW_inst_fc_npd_UNCONNECTED;
  wire [7:0]NLW_inst_fc_nph_UNCONNECTED;
  wire [11:0]NLW_inst_fc_pd_UNCONNECTED;
  wire [7:0]NLW_inst_fc_ph_UNCONNECTED;
  wire [0:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_inst_icap_o_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [14:0]NLW_inst_pipe_dmonitorout_UNCONNECTED;
  wire [6:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_eyescandataerror_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_pclk_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [2:0]NLW_inst_pipe_rxbufstatus_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxcommadet_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxdisperr_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxnotintable_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxoutclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxphaligndone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxpmaresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [2:0]NLW_inst_pipe_rxstatus_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxsyncdone_UNCONNECTED;
  wire [6:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [5:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [24:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txdlysresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txphaligndone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txphinitdone_UNCONNECTED;
  wire [2:0]NLW_inst_pl_initial_link_width_UNCONNECTED;
  wire [1:0]NLW_inst_pl_lane_reversal_mode_UNCONNECTED;
  wire [5:0]NLW_inst_pl_ltssm_state_UNCONNECTED;
  wire [1:0]NLW_inst_pl_rx_pm_state_UNCONNECTED;
  wire [1:0]NLW_inst_pl_sel_lnk_width_UNCONNECTED;
  wire [2:0]NLW_inst_pl_tx_pm_state_UNCONNECTED;
  wire [5:0]NLW_inst_tx_buf_av_UNCONNECTED;

  (* CFG_CTL_IF = "FALSE" *) 
  (* CFG_FC_IF = "FALSE" *) 
  (* CFG_MGMT_IF = "FALSE" *) 
  (* CFG_STATUS_IF = "FALSE" *) 
  (* CLASS_CODE = "058000" *) 
  (* C_DATA_WIDTH = "64" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_JTAG_DBG = "TRUE" *) 
  (* ERR_REPORTING_IF = "FALSE" *) 
  (* EXT_CH_GT_DRP = "FALSE" *) 
  (* EXT_PIPE_INTERFACE = "FALSE" *) 
  (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
  (* KEEP_WIDTH = "8" *) 
  (* LINK_CAP_MAX_LINK_WIDTH = "1" *) 
  (* PCIE_ASYNC_EN = "FALSE" *) 
  (* PCIE_EXT_CLK = "FALSE" *) 
  (* PCIE_EXT_GT_COMMON = "TRUE" *) 
  (* PIPE_SIM = "FALSE" *) 
  (* PL_INTERFACE = "FALSE" *) 
  (* RCV_MSG_IF = "FALSE" *) 
  (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
  (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
  (* bar_0 = "FFE00004" *) 
  (* bar_1 = "FFFFFFFF" *) 
  (* bar_2 = "00000000" *) 
  (* bar_3 = "00000000" *) 
  (* bar_4 = "00000000" *) 
  (* bar_5 = "00000000" *) 
  (* bram_lat = "0" *) 
  (* c_aer_base_ptr = "000" *) 
  (* c_aer_cap_ecrc_check_capable = "FALSE" *) 
  (* c_aer_cap_ecrc_gen_capable = "FALSE" *) 
  (* c_aer_cap_multiheader = "FALSE" *) 
  (* c_aer_cap_nextptr = "000" *) 
  (* c_aer_cap_on = "FALSE" *) 
  (* c_aer_cap_optional_err_support = "002000" *) 
  (* c_aer_cap_permit_rooterr_update = "FALSE" *) 
  (* c_buf_opt_bma = "TRUE" *) 
  (* c_component_name = "pcie_7x_0" *) 
  (* c_cpl_inf = "TRUE" *) 
  (* c_cpl_infinite = "TRUE" *) 
  (* c_cpl_timeout_disable_sup = "FALSE" *) 
  (* c_cpl_timeout_range = "0010" *) 
  (* c_cpl_timeout_ranges_sup = "2" *) 
  (* c_d1_support = "FALSE" *) 
  (* c_d2_support = "FALSE" *) 
  (* c_de_emph = "FALSE" *) 
  (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
  (* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) 
  (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) 
  (* c_dev_cap2_atomicop_routing_supported = "FALSE" *) 
  (* c_dev_cap2_cas128_completer_supported = "FALSE" *) 
  (* c_dev_cap2_tph_completer_supported = "00" *) 
  (* c_dev_control_ext_tag_default = "FALSE" *) 
  (* c_dev_port_type = "0" *) 
  (* c_dis_lane_reverse = "TRUE" *) 
  (* c_disable_rx_poisoned_resp = "FALSE" *) 
  (* c_disable_scrambling = "FALSE" *) 
  (* c_disable_tx_aspm_l0s = "FALSE" *) 
  (* c_dll_lnk_actv_cap = "FALSE" *) 
  (* c_dsi_bool = "FALSE" *) 
  (* c_dsn_base_ptr = "100" *) 
  (* c_dsn_cap_enabled = "TRUE" *) 
  (* c_dsn_next_ptr = "000" *) 
  (* c_enable_msg_route = "00000000000" *) 
  (* c_ep_l0s_accpt_lat = "0" *) 
  (* c_ep_l1_accpt_lat = "7" *) 
  (* c_ext_pci_cfg_space_addr = "3FF" *) 
  (* c_external_clocking = "TRUE" *) 
  (* c_fc_cpld = "461" *) 
  (* c_fc_cplh = "36" *) 
  (* c_fc_npd = "24" *) 
  (* c_fc_nph = "12" *) 
  (* c_fc_pd = "437" *) 
  (* c_fc_ph = "32" *) 
  (* c_gen1 = "1'b0" *) 
  (* c_header_type = "00" *) 
  (* c_hw_auton_spd_disable = "FALSE" *) 
  (* c_int_width = "64" *) 
  (* c_last_cfg_dw = "10C" *) 
  (* c_link_cap_aspm_optionality = "FALSE" *) 
  (* c_ll_ack_timeout = "0000" *) 
  (* c_ll_ack_timeout_enable = "FALSE" *) 
  (* c_ll_ack_timeout_function = "0" *) 
  (* c_ll_replay_timeout = "0000" *) 
  (* c_ll_replay_timeout_enable = "FALSE" *) 
  (* c_ll_replay_timeout_func = "1" *) 
  (* c_lnk_bndwdt_notif = "FALSE" *) 
  (* c_msi = "0" *) 
  (* c_msi_64b_addr = "TRUE" *) 
  (* c_msi_cap_on = "FALSE" *) 
  (* c_msi_mult_msg_extn = "0" *) 
  (* c_msi_per_vctr_mask_cap = "FALSE" *) 
  (* c_msix_cap_on = "TRUE" *) 
  (* c_msix_next_ptr = "00" *) 
  (* c_msix_pba_bir = "0" *) 
  (* c_msix_pba_offset = "0" *) 
  (* c_msix_table_bir = "0" *) 
  (* c_msix_table_offset = "0" *) 
  (* c_msix_table_size = "000" *) 
  (* c_pci_cfg_space_addr = "3F" *) 
  (* c_pcie_blk_locn = "0" *) 
  (* c_pcie_cap_next_ptr = "9C" *) 
  (* c_pcie_cap_slot_implemented = "FALSE" *) 
  (* c_pcie_dbg_ports = "FALSE" *) 
  (* c_pcie_fast_config = "0" *) 
  (* c_perf_level_high = "TRUE" *) 
  (* c_phantom_functions = "0" *) 
  (* c_pm_cap_next_ptr = "60" *) 
  (* c_pme_support = "0F" *) 
  (* c_rbar_base_ptr = "000" *) 
  (* c_rbar_cap_control_encodedbar0 = "00" *) 
  (* c_rbar_cap_control_encodedbar1 = "00" *) 
  (* c_rbar_cap_control_encodedbar2 = "00" *) 
  (* c_rbar_cap_control_encodedbar3 = "00" *) 
  (* c_rbar_cap_control_encodedbar4 = "00" *) 
  (* c_rbar_cap_control_encodedbar5 = "00" *) 
  (* c_rbar_cap_index0 = "0" *) 
  (* c_rbar_cap_index1 = "0" *) 
  (* c_rbar_cap_index2 = "0" *) 
  (* c_rbar_cap_index3 = "0" *) 
  (* c_rbar_cap_index4 = "0" *) 
  (* c_rbar_cap_index5 = "0" *) 
  (* c_rbar_cap_nextptr = "000" *) 
  (* c_rbar_cap_on = "FALSE" *) 
  (* c_rbar_cap_sup0 = "00001" *) 
  (* c_rbar_cap_sup1 = "00001" *) 
  (* c_rbar_cap_sup2 = "00001" *) 
  (* c_rbar_cap_sup3 = "00001" *) 
  (* c_rbar_cap_sup4 = "00001" *) 
  (* c_rbar_cap_sup5 = "00001" *) 
  (* c_rbar_num = "0" *) 
  (* c_rcb = "0" *) 
  (* c_recrc_check = "0" *) 
  (* c_recrc_check_trim = "FALSE" *) 
  (* c_rev_gt_order = "FALSE" *) 
  (* c_root_cap_crs = "FALSE" *) 
  (* c_rx_raddr_lat = "0" *) 
  (* c_rx_ram_limit = "7FF" *) 
  (* c_rx_rdata_lat = "2" *) 
  (* c_rx_write_lat = "0" *) 
  (* c_silicon_rev = "2" *) 
  (* c_slot_cap_attn_butn = "FALSE" *) 
  (* c_slot_cap_attn_ind = "FALSE" *) 
  (* c_slot_cap_elec_interlock = "FALSE" *) 
  (* c_slot_cap_hotplug_cap = "FALSE" *) 
  (* c_slot_cap_hotplug_surprise = "FALSE" *) 
  (* c_slot_cap_mrl = "FALSE" *) 
  (* c_slot_cap_no_cmd_comp_sup = "FALSE" *) 
  (* c_slot_cap_physical_slot_num = "0" *) 
  (* c_slot_cap_pwr_ctrl = "FALSE" *) 
  (* c_slot_cap_pwr_ind = "FALSE" *) 
  (* c_slot_cap_pwr_limit_scale = "0" *) 
  (* c_slot_cap_pwr_limit_value = "0" *) 
  (* c_surprise_dn_err_cap = "FALSE" *) 
  (* c_trgt_lnk_spd = "0" *) 
  (* c_trn_np_fc = "TRUE" *) 
  (* c_tx_last_tlp = "29" *) 
  (* c_tx_raddr_lat = "0" *) 
  (* c_tx_rdata_lat = "2" *) 
  (* c_tx_write_lat = "0" *) 
  (* c_upconfig_capable = "TRUE" *) 
  (* c_upstream_facing = "TRUE" *) 
  (* c_ur_atomic = "FALSE" *) 
  (* c_ur_inv_req = "TRUE" *) 
  (* c_ur_prs_response = "TRUE" *) 
  (* c_vc_base_ptr = "000" *) 
  (* c_vc_cap_enabled = "FALSE" *) 
  (* c_vc_cap_reject_snoop = "FALSE" *) 
  (* c_vc_next_ptr = "000" *) 
  (* c_vsec_base_ptr = "000" *) 
  (* c_vsec_cap_enabled = "FALSE" *) 
  (* c_vsec_next_ptr = "000" *) 
  (* c_xlnx_ref_board = "NONE" *) 
  (* cap_ver = "2" *) 
  (* cardbus_cis_ptr = "00000000" *) 
  (* cmps = "2" *) 
  (* con_scl_fctr_d0_state = "0" *) 
  (* con_scl_fctr_d1_state = "0" *) 
  (* con_scl_fctr_d2_state = "0" *) 
  (* con_scl_fctr_d3_state = "0" *) 
  (* cost_table = "1" *) 
  (* d1_sup = "0" *) 
  (* d2_sup = "0" *) 
  (* dev_id = "7011" *) 
  (* dev_port_type = "0000" *) 
  (* dis_scl_fctr_d0_state = "0" *) 
  (* dis_scl_fctr_d1_state = "0" *) 
  (* dis_scl_fctr_d2_state = "0" *) 
  (* dis_scl_fctr_d3_state = "0" *) 
  (* dsi = "0" *) 
  (* ep_l0s_accpt_lat = "000" *) 
  (* ep_l1_accpt_lat = "111" *) 
  (* ext_tag_fld_sup = "FALSE" *) 
  (* int_pin = "0" *) 
  (* intx = "FALSE" *) 
  (* max_lnk_spd = "1" *) 
  (* max_lnk_wdt = "000001" *) 
  (* mps = "010" *) 
  (* no_soft_rst = "TRUE" *) 
  (* pci_exp_int_freq = "1" *) 
  (* pci_exp_ref_freq = "0" *) 
  (* phantm_func_sup = "00" *) 
  (* pme_sup = "0F" *) 
  (* pwr_con_d0_state = "00" *) 
  (* pwr_con_d1_state = "00" *) 
  (* pwr_con_d2_state = "00" *) 
  (* pwr_con_d3_state = "00" *) 
  (* pwr_dis_d0_state = "00" *) 
  (* pwr_dis_d1_state = "00" *) 
  (* pwr_dis_d2_state = "00" *) 
  (* pwr_dis_d3_state = "00" *) 
  (* rev_id = "00" *) 
  (* slot_clk = "TRUE" *) 
  (* subsys_id = "0007" *) 
  (* subsys_ven_id = "10EE" *) 
  (* ven_id = "10EE" *) 
  (* xrom_bar = "00000000" *) 
  pcie_7x_0_pcie_7x_0_pcie2_top inst
       (.cfg_aer_ecrc_check_en(NLW_inst_cfg_aer_ecrc_check_en_UNCONNECTED),
        .cfg_aer_ecrc_gen_en(NLW_inst_cfg_aer_ecrc_gen_en_UNCONNECTED),
        .cfg_aer_interrupt_msgnum({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_aer_rooterr_corr_err_received(NLW_inst_cfg_aer_rooterr_corr_err_received_UNCONNECTED),
        .cfg_aer_rooterr_corr_err_reporting_en(NLW_inst_cfg_aer_rooterr_corr_err_reporting_en_UNCONNECTED),
        .cfg_aer_rooterr_fatal_err_received(NLW_inst_cfg_aer_rooterr_fatal_err_received_UNCONNECTED),
        .cfg_aer_rooterr_fatal_err_reporting_en(NLW_inst_cfg_aer_rooterr_fatal_err_reporting_en_UNCONNECTED),
        .cfg_aer_rooterr_non_fatal_err_received(NLW_inst_cfg_aer_rooterr_non_fatal_err_received_UNCONNECTED),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(NLW_inst_cfg_aer_rooterr_non_fatal_err_reporting_en_UNCONNECTED),
        .cfg_bridge_serr_en(NLW_inst_cfg_bridge_serr_en_UNCONNECTED),
        .cfg_bus_number(NLW_inst_cfg_bus_number_UNCONNECTED[7:0]),
        .cfg_command(NLW_inst_cfg_command_UNCONNECTED[15:0]),
        .cfg_dcommand(NLW_inst_cfg_dcommand_UNCONNECTED[15:0]),
        .cfg_dcommand2(NLW_inst_cfg_dcommand2_UNCONNECTED[15:0]),
        .cfg_device_number(NLW_inst_cfg_device_number_UNCONNECTED[4:0]),
        .cfg_ds_bus_number({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ds_device_number({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ds_function_number({1'b0,1'b0,1'b0}),
        .cfg_dsn({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_dstatus(NLW_inst_cfg_dstatus_UNCONNECTED[15:0]),
        .cfg_err_acs(1'b0),
        .cfg_err_aer_headerlog({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_err_aer_headerlog_set(NLW_inst_cfg_err_aer_headerlog_set_UNCONNECTED),
        .cfg_err_atomic_egress_blocked(1'b0),
        .cfg_err_cor(1'b0),
        .cfg_err_cpl_abort(1'b0),
        .cfg_err_cpl_rdy(NLW_inst_cfg_err_cpl_rdy_UNCONNECTED),
        .cfg_err_cpl_timeout(1'b0),
        .cfg_err_cpl_unexpect(1'b0),
        .cfg_err_ecrc(1'b0),
        .cfg_err_internal_cor(1'b0),
        .cfg_err_internal_uncor(1'b0),
        .cfg_err_locked(1'b0),
        .cfg_err_malformed(1'b0),
        .cfg_err_mc_blocked(1'b0),
        .cfg_err_norecovery(1'b0),
        .cfg_err_poisoned(1'b0),
        .cfg_err_posted(1'b0),
        .cfg_err_tlp_cpl_header({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_err_ur(1'b0),
        .cfg_function_number(NLW_inst_cfg_function_number_UNCONNECTED[2:0]),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(NLW_inst_cfg_lcommand_UNCONNECTED[15:0]),
        .cfg_lstatus(NLW_inst_cfg_lstatus_UNCONNECTED[15:0]),
        .cfg_mgmt_byte_en({1'b0,1'b0,1'b0,1'b0}),
        .cfg_mgmt_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_mgmt_do(NLW_inst_cfg_mgmt_do_UNCONNECTED[31:0]),
        .cfg_mgmt_dwaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_mgmt_rd_en(1'b0),
        .cfg_mgmt_rd_wr_done(NLW_inst_cfg_mgmt_rd_wr_done_UNCONNECTED),
        .cfg_mgmt_wr_en(1'b0),
        .cfg_mgmt_wr_readonly(1'b0),
        .cfg_mgmt_wr_rw1c_as_rw(1'b0),
        .cfg_msg_data(NLW_inst_cfg_msg_data_UNCONNECTED[15:0]),
        .cfg_msg_received(NLW_inst_cfg_msg_received_UNCONNECTED),
        .cfg_msg_received_assert_int_a(NLW_inst_cfg_msg_received_assert_int_a_UNCONNECTED),
        .cfg_msg_received_assert_int_b(NLW_inst_cfg_msg_received_assert_int_b_UNCONNECTED),
        .cfg_msg_received_assert_int_c(NLW_inst_cfg_msg_received_assert_int_c_UNCONNECTED),
        .cfg_msg_received_assert_int_d(NLW_inst_cfg_msg_received_assert_int_d_UNCONNECTED),
        .cfg_msg_received_deassert_int_a(NLW_inst_cfg_msg_received_deassert_int_a_UNCONNECTED),
        .cfg_msg_received_deassert_int_b(NLW_inst_cfg_msg_received_deassert_int_b_UNCONNECTED),
        .cfg_msg_received_deassert_int_c(NLW_inst_cfg_msg_received_deassert_int_c_UNCONNECTED),
        .cfg_msg_received_deassert_int_d(NLW_inst_cfg_msg_received_deassert_int_d_UNCONNECTED),
        .cfg_msg_received_err_cor(NLW_inst_cfg_msg_received_err_cor_UNCONNECTED),
        .cfg_msg_received_err_fatal(NLW_inst_cfg_msg_received_err_fatal_UNCONNECTED),
        .cfg_msg_received_err_non_fatal(NLW_inst_cfg_msg_received_err_non_fatal_UNCONNECTED),
        .cfg_msg_received_pm_as_nak(NLW_inst_cfg_msg_received_pm_as_nak_UNCONNECTED),
        .cfg_msg_received_pm_pme(NLW_inst_cfg_msg_received_pm_pme_UNCONNECTED),
        .cfg_msg_received_pme_to_ack(NLW_inst_cfg_msg_received_pme_to_ack_UNCONNECTED),
        .cfg_msg_received_setslotpowerlimit(NLW_inst_cfg_msg_received_setslotpowerlimit_UNCONNECTED),
        .cfg_pcie_link_state(NLW_inst_cfg_pcie_link_state_UNCONNECTED[2:0]),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state({1'b0,1'b0}),
        .cfg_pm_force_state_en(1'b0),
        .cfg_pm_halt_aspm_l0s(1'b0),
        .cfg_pm_halt_aspm_l1(1'b0),
        .cfg_pm_send_pme_to(1'b0),
        .cfg_pm_wake(1'b0),
        .cfg_pmcsr_pme_en(NLW_inst_cfg_pmcsr_pme_en_UNCONNECTED),
        .cfg_pmcsr_pme_status(NLW_inst_cfg_pmcsr_pme_status_UNCONNECTED),
        .cfg_pmcsr_powerstate(NLW_inst_cfg_pmcsr_powerstate_UNCONNECTED[1:0]),
        .cfg_received_func_lvl_rst(NLW_inst_cfg_received_func_lvl_rst_UNCONNECTED),
        .cfg_root_control_pme_int_en(NLW_inst_cfg_root_control_pme_int_en_UNCONNECTED),
        .cfg_root_control_syserr_corr_err_en(NLW_inst_cfg_root_control_syserr_corr_err_en_UNCONNECTED),
        .cfg_root_control_syserr_fatal_err_en(NLW_inst_cfg_root_control_syserr_fatal_err_en_UNCONNECTED),
        .cfg_root_control_syserr_non_fatal_err_en(NLW_inst_cfg_root_control_syserr_non_fatal_err_en_UNCONNECTED),
        .cfg_slot_control_electromech_il_ctl_pulse(NLW_inst_cfg_slot_control_electromech_il_ctl_pulse_UNCONNECTED),
        .cfg_status(NLW_inst_cfg_status_UNCONNECTED[15:0]),
        .cfg_to_turnoff(NLW_inst_cfg_to_turnoff_UNCONNECTED),
        .cfg_trn_pending(1'b0),
        .cfg_turnoff_ok(1'b0),
        .cfg_vc_tcvc_map(NLW_inst_cfg_vc_tcvc_map_UNCONNECTED[6:0]),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[11:0]),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[15:0]),
        .ext_ch_gt_drpen(1'b0),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[0]),
        .ext_ch_gt_drpwe(1'b0),
        .fc_cpld(NLW_inst_fc_cpld_UNCONNECTED[11:0]),
        .fc_cplh(NLW_inst_fc_cplh_UNCONNECTED[7:0]),
        .fc_npd(NLW_inst_fc_npd_UNCONNECTED[11:0]),
        .fc_nph(NLW_inst_fc_nph_UNCONNECTED[7:0]),
        .fc_pd(NLW_inst_fc_pd_UNCONNECTED[11:0]),
        .fc_ph(NLW_inst_fc_ph_UNCONNECTED[7:0]),
        .fc_sel({1'b0,1'b0,1'b0}),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[0]),
        .icap_clk(1'b0),
        .icap_csib(1'b0),
        .icap_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .icap_o(NLW_inst_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b0),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_mmcm_lock_out(NLW_inst_int_mmcm_lock_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave(1'b0),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid(m_axis_rx_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_clk(1'b1),
        .pcie_drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(1'b0),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(1'b0),
        .pipe_cpll_lock(NLW_inst_pipe_cpll_lock_UNCONNECTED[0]),
        .pipe_dclk_in(1'b0),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[0]),
        .pipe_dmonitorout(NLW_inst_pipe_dmonitorout_UNCONNECTED[14:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[6:0]),
        .pipe_eyescandataerror(NLW_inst_pipe_eyescandataerror_UNCONNECTED[0]),
        .pipe_gen3_out(NLW_inst_pipe_gen3_out_UNCONNECTED),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(1'b1),
        .pipe_mmcm_rst_n(1'b1),
        .pipe_oobclk_in(1'b0),
        .pipe_pclk_in(1'b0),
        .pipe_pclk_sel_out(NLW_inst_pipe_pclk_sel_out_UNCONNECTED[0]),
        .pipe_qpll_lock(NLW_inst_pipe_qpll_lock_UNCONNECTED[0]),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[4:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_inst_pipe_rxbufstatus_UNCONNECTED[2:0]),
        .pipe_rxcommadet(NLW_inst_pipe_rxcommadet_UNCONNECTED[0]),
        .pipe_rxdisperr(NLW_inst_pipe_rxdisperr_UNCONNECTED[7:0]),
        .pipe_rxdlysresetdone(NLW_inst_pipe_rxdlysresetdone_UNCONNECTED[0]),
        .pipe_rxnotintable(NLW_inst_pipe_rxnotintable_UNCONNECTED[7:0]),
        .pipe_rxoutclk_in(1'b0),
        .pipe_rxoutclk_out(NLW_inst_pipe_rxoutclk_out_UNCONNECTED[0]),
        .pipe_rxphaligndone(NLW_inst_pipe_rxphaligndone_UNCONNECTED[0]),
        .pipe_rxpmaresetdone(NLW_inst_pipe_rxpmaresetdone_UNCONNECTED[0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_inst_pipe_rxstatus_UNCONNECTED[2:0]),
        .pipe_rxsyncdone(NLW_inst_pipe_rxsyncdone_UNCONNECTED[0]),
        .pipe_rxusrclk_in(1'b0),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[6:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[5:0]),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[24:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[24:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[24:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[24:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[24:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[24:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[24:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[24:0]),
        .pipe_txdlysresetdone(NLW_inst_pipe_txdlysresetdone_UNCONNECTED[0]),
        .pipe_txinhibit(1'b0),
        .pipe_txoutclk_out(NLW_inst_pipe_txoutclk_out_UNCONNECTED),
        .pipe_txphaligndone(NLW_inst_pipe_txphaligndone_UNCONNECTED[0]),
        .pipe_txphinitdone(NLW_inst_pipe_txphinitdone_UNCONNECTED[0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(1'b1),
        .pipe_userclk2_in(1'b0),
        .pl_directed_change_done(NLW_inst_pl_directed_change_done_UNCONNECTED),
        .pl_directed_link_auton(1'b0),
        .pl_directed_link_change({1'b0,1'b0}),
        .pl_directed_link_speed(1'b0),
        .pl_directed_link_width({1'b0,1'b0}),
        .pl_downstream_deemph_source(1'b0),
        .pl_initial_link_width(NLW_inst_pl_initial_link_width_UNCONNECTED[2:0]),
        .pl_lane_reversal_mode(NLW_inst_pl_lane_reversal_mode_UNCONNECTED[1:0]),
        .pl_link_gen2_cap(NLW_inst_pl_link_gen2_cap_UNCONNECTED),
        .pl_link_partner_gen2_supported(NLW_inst_pl_link_partner_gen2_supported_UNCONNECTED),
        .pl_link_upcfg_cap(NLW_inst_pl_link_upcfg_cap_UNCONNECTED),
        .pl_ltssm_state(NLW_inst_pl_ltssm_state_UNCONNECTED[5:0]),
        .pl_phy_lnk_up(NLW_inst_pl_phy_lnk_up_UNCONNECTED),
        .pl_received_hot_rst(NLW_inst_pl_received_hot_rst_UNCONNECTED),
        .pl_rx_pm_state(NLW_inst_pl_rx_pm_state_UNCONNECTED[1:0]),
        .pl_sel_lnk_rate(NLW_inst_pl_sel_lnk_rate_UNCONNECTED),
        .pl_sel_lnk_width(NLW_inst_pl_sel_lnk_width_UNCONNECTED[1:0]),
        .pl_transmit_hot_rst(1'b0),
        .pl_tx_pm_state(NLW_inst_pl_tx_pm_state_UNCONNECTED[2:0]),
        .pl_upstream_prefer_deemph(1'b1),
        .qpll_drp_clk(qpll_drp_clk),
        .qpll_drp_crscode(qpll_drp_crscode),
        .qpll_drp_done(qpll_drp_done),
        .qpll_drp_fsm(qpll_drp_fsm),
        .qpll_drp_gen3(qpll_drp_gen3),
        .qpll_drp_ovrd(qpll_drp_ovrd),
        .qpll_drp_reset(qpll_drp_reset),
        .qpll_drp_rst_n(qpll_drp_rst_n),
        .qpll_drp_start(qpll_drp_start),
        .qpll_qplld(qpll_qplld),
        .qpll_qplllock(qpll_qplllock),
        .qpll_qplloutclk(qpll_qplloutclk),
        .qpll_qplloutrefclk(qpll_qplloutrefclk),
        .qpll_qpllreset(qpll_qpllreset),
        .rx_np_ok(1'b1),
        .rx_np_req(1'b1),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tready(s_axis_tx_tready),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b1),
        .startup_usrcclkts(1'b0),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tx_buf_av(NLW_inst_tx_buf_av_UNCONNECTED[5:0]),
        .tx_cfg_gnt(1'b1),
        .tx_cfg_req(NLW_inst_tx_cfg_req_UNCONNECTED),
        .tx_err_drop(NLW_inst_tx_err_drop_UNCONNECTED),
        .user_app_rdy(user_app_rdy),
        .user_clk_out(user_clk_out),
        .user_lnk_up(user_lnk_up),
        .user_reset_out(user_reset_out));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [14:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [14:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74 ;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [14:0]rdata;
  wire [14:0]wdata;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],1'b0,1'b0,wdata[14:9],wdata[7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53 ,rdata[14:9],rdata[7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74 ,rdata[8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_wen),
        .ENBWREN(mim_tx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_11
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 );
  output [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_54 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74 ;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [13:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_52 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_53 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_54 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [13:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_74 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_wen),
        .ENBWREN(mim_rx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_12
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_wen),
        .ENBWREN(mim_rx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_13
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_wen),
        .ENBWREN(mim_rx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_14
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMRXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMRXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [16:9],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [17],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_rx_wen),
        .ENBWREN(mim_rx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_4
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],wdata[16:9],wdata[7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,wdata[17],wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],rdata[16:9],rdata[7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],rdata[17],rdata[8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_wen),
        .ENBWREN(mim_tx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_5
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],wdata[16:9],wdata[7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,wdata[17],wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],rdata[16:9],rdata[7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],rdata[17],rdata[8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_wen),
        .ENBWREN(mim_tx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_TDP_MACRO" *) 
module pcie_7x_0_BRAM_TDP_MACRO_6
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ;
  wire \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 ;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl 
       (.ADDRARDADDR({1'b1,MIMTXWADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,MIMTXRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIADI_UNCONNECTED [31:16],wdata[16:9],wdata[7:0]}),
        .DIBDI({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DIBDI_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,wdata[17],wdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOADO_UNCONNECTED [31:16],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_20 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_21 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_22 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_23 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_24 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_25 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_26 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_27 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_28 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_29 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_30 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_31 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_32 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_33 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_34 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_35 }),
        .DOBDO({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOBDO_UNCONNECTED [31:16],rdata[16:9],rdata[7:0]}),
        .DOPADOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPADOP_UNCONNECTED [3:2],\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_70 ,\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_n_71 }),
        .DOPBDOP({\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_DOPBDOP_UNCONNECTED [3:2],rdata[17],rdata[8]}),
        .ECCPARITY(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(mim_tx_wen),
        .ENBWREN(mim_tx_ren),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk5_0.bram36_tdp_bl.bram36_tdp_bl_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_rx" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_rx
   (E,
    trn_rsrc_dsc_d,
    m_axis_rx_tvalid_reg,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    trn_in_packet,
    reg_dsc_detect_reg,
    m_axis_rx_tuser,
    Q,
    \trn_rbar_hit_prev_reg[0] ,
    CLK,
    trn_rrem,
    trn_rsrc_dsc,
    rsrc_rdy_filtered,
    trn_reof,
    trn_rsrc_dsc_prev0,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    trn_in_packet_reg,
    dsc_detect,
    m_axis_rx_tready,
    trn_rd,
    trn_rbar_hit);
  output [0:0]E;
  output trn_rsrc_dsc_d;
  output m_axis_rx_tvalid_reg;
  output [0:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output trn_in_packet;
  output reg_dsc_detect_reg;
  output [12:0]m_axis_rx_tuser;
  output [63:0]Q;
  input \trn_rbar_hit_prev_reg[0] ;
  input CLK;
  input [0:0]trn_rrem;
  input trn_rsrc_dsc;
  input rsrc_rdy_filtered;
  input trn_reof;
  input trn_rsrc_dsc_prev0;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input trn_in_packet_reg;
  input dsc_detect;
  input m_axis_rx_tready;
  input [63:0]trn_rd;
  input [6:0]trn_rbar_hit;

  wire CLK;
  wire [0:0]E;
  wire [63:0]Q;
  wire dsc_detect;
  wire [0:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [12:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid_reg;
  wire [10:0]new_pkt_len;
  wire null_mux_sel;
  wire reg_dsc_detect_reg;
  wire rsrc_rdy_filtered;
  wire rx_null_gen_inst_n_0;
  wire rx_null_gen_inst_n_1;
  wire rx_null_gen_inst_n_2;
  wire rx_null_gen_inst_n_3;
  wire rx_null_gen_inst_n_4;
  wire rx_null_gen_inst_n_5;
  wire rx_null_gen_inst_n_6;
  wire rx_null_gen_inst_n_7;
  wire rx_null_gen_inst_n_8;
  wire rx_pipeline_inst_n_73;
  wire rx_pipeline_inst_n_74;
  wire rx_pipeline_inst_n_8;
  wire trn_in_packet;
  wire trn_in_packet_reg;
  wire [6:0]trn_rbar_hit;
  wire \trn_rbar_hit_prev_reg[0] ;
  wire [63:0]trn_rd;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev0;

  pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen rx_null_gen_inst
       (.CLK(CLK),
        .D({rx_null_gen_inst_n_0,rx_null_gen_inst_n_1}),
        .Q({Q[30:29],Q[15],Q[1:0]}),
        .S({rx_null_gen_inst_n_7,rx_null_gen_inst_n_8}),
        .cur_state_reg_0(\trn_rbar_hit_prev_reg[0] ),
        .cur_state_reg_1(m_axis_rx_tvalid_reg),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser[12]),
        .\m_axis_rx_tuser_reg[19] (rx_pipeline_inst_n_74),
        .\m_axis_rx_tuser_reg[21] (rx_pipeline_inst_n_73),
        .new_pkt_len(new_pkt_len),
        .null_mux_sel(null_mux_sel),
        .null_mux_sel_reg(rx_null_gen_inst_n_5),
        .null_mux_sel_reg_0(rx_null_gen_inst_n_6),
        .null_mux_sel_reg_1(rx_pipeline_inst_n_8),
        .\reg_pkt_len_counter_reg[0]_0 (rx_null_gen_inst_n_4),
        .\reg_pkt_len_counter_reg[3]_0 (rx_null_gen_inst_n_3),
        .\reg_tkeep[7]_i_7_0 (rx_null_gen_inst_n_2));
  pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline rx_pipeline_inst
       (.CLK(CLK),
        .D({rx_null_gen_inst_n_0,rx_null_gen_inst_n_1}),
        .E(E),
        .Q(Q),
        .S({rx_null_gen_inst_n_7,rx_null_gen_inst_n_8}),
        .data_prev_reg_0(rx_pipeline_inst_n_73),
        .data_prev_reg_1(rx_pipeline_inst_n_74),
        .dsc_detect(dsc_detect),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid_reg_0(m_axis_rx_tvalid_reg),
        .new_pkt_len(new_pkt_len),
        .null_mux_sel(null_mux_sel),
        .null_mux_sel_reg_0(rx_null_gen_inst_n_5),
        .reg_dsc_detect_reg_0(reg_dsc_detect_reg),
        .\reg_tkeep_reg[7]_0 (rx_null_gen_inst_n_3),
        .reg_tlast_reg_0(rx_null_gen_inst_n_6),
        .rsrc_rdy_filtered(rsrc_rdy_filtered),
        .trn_in_packet(trn_in_packet),
        .trn_in_packet_reg_0(trn_in_packet_reg),
        .trn_rbar_hit(trn_rbar_hit),
        .\trn_rbar_hit_prev_reg[0]_0 (\trn_rbar_hit_prev_reg[0] ),
        .trn_rd(trn_rd),
        .trn_rdst_rdy_reg_0(rx_null_gen_inst_n_2),
        .trn_rdst_rdy_reg_1(rx_null_gen_inst_n_4),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(trn_rsrc_dsc_d),
        .trn_rsrc_dsc_prev0(trn_rsrc_dsc_prev0),
        .user_reset_out_reg(rx_pipeline_inst_n_8));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_rx_null_gen" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_rx_null_gen
   (D,
    \reg_tkeep[7]_i_7_0 ,
    \reg_pkt_len_counter_reg[3]_0 ,
    \reg_pkt_len_counter_reg[0]_0 ,
    null_mux_sel_reg,
    null_mux_sel_reg_0,
    S,
    cur_state_reg_0,
    CLK,
    null_mux_sel,
    \m_axis_rx_tuser_reg[19] ,
    new_pkt_len,
    m_axis_rx_tready,
    null_mux_sel_reg_1,
    cur_state_reg_1,
    m_axis_rx_tuser,
    \m_axis_rx_tuser_reg[21] ,
    Q);
  output [1:0]D;
  output \reg_tkeep[7]_i_7_0 ;
  output \reg_pkt_len_counter_reg[3]_0 ;
  output \reg_pkt_len_counter_reg[0]_0 ;
  output null_mux_sel_reg;
  output null_mux_sel_reg_0;
  output [1:0]S;
  input cur_state_reg_0;
  input CLK;
  input null_mux_sel;
  input \m_axis_rx_tuser_reg[19] ;
  input [10:0]new_pkt_len;
  input m_axis_rx_tready;
  input null_mux_sel_reg_1;
  input cur_state_reg_1;
  input [0:0]m_axis_rx_tuser;
  input \m_axis_rx_tuser_reg[21] ;
  input [4:0]Q;

  wire CLK;
  wire [1:0]D;
  wire [4:0]Q;
  wire [1:0]S;
  wire cur_state;
  wire cur_state_reg_0;
  wire cur_state_reg_1;
  wire m_axis_rx_tready;
  wire [0:0]m_axis_rx_tuser;
  wire \m_axis_rx_tuser_reg[19] ;
  wire \m_axis_rx_tuser_reg[21] ;
  wire [10:0]new_pkt_len;
  wire next_state;
  wire null_mux_sel;
  wire null_mux_sel_reg;
  wire null_mux_sel_reg_0;
  wire null_mux_sel_reg_1;
  wire [11:1]pkt_len_counter;
  wire [1:0]pkt_len_counter_0;
  wire pkt_len_counter_dec__0_carry__0_i_1_n_0;
  wire pkt_len_counter_dec__0_carry__0_i_2_n_0;
  wire pkt_len_counter_dec__0_carry__0_i_3_n_0;
  wire pkt_len_counter_dec__0_carry__0_i_4_n_0;
  wire pkt_len_counter_dec__0_carry__0_n_0;
  wire pkt_len_counter_dec__0_carry__0_n_1;
  wire pkt_len_counter_dec__0_carry__0_n_2;
  wire pkt_len_counter_dec__0_carry__0_n_3;
  wire pkt_len_counter_dec__0_carry__1_i_1_n_0;
  wire pkt_len_counter_dec__0_carry__1_i_2_n_0;
  wire pkt_len_counter_dec__0_carry__1_i_3_n_0;
  wire pkt_len_counter_dec__0_carry__1_n_2;
  wire pkt_len_counter_dec__0_carry__1_n_3;
  wire pkt_len_counter_dec__0_carry_i_1_n_0;
  wire pkt_len_counter_dec__0_carry_i_2_n_0;
  wire pkt_len_counter_dec__0_carry_i_3_n_0;
  wire pkt_len_counter_dec__0_carry_i_4_n_0;
  wire pkt_len_counter_dec__0_carry_i_5_n_0;
  wire pkt_len_counter_dec__0_carry_n_0;
  wire pkt_len_counter_dec__0_carry_n_1;
  wire pkt_len_counter_dec__0_carry_n_2;
  wire pkt_len_counter_dec__0_carry_n_3;
  wire [11:0]reg_pkt_len_counter;
  wire \reg_pkt_len_counter[11]_i_2_n_0 ;
  wire \reg_pkt_len_counter[11]_i_3_n_0 ;
  wire \reg_pkt_len_counter[11]_i_4_n_0 ;
  wire \reg_pkt_len_counter_reg[0]_0 ;
  wire \reg_pkt_len_counter_reg[3]_0 ;
  wire \reg_tkeep[7]_i_4_n_0 ;
  wire \reg_tkeep[7]_i_5_n_0 ;
  wire \reg_tkeep[7]_i_6_n_0 ;
  wire \reg_tkeep[7]_i_7_0 ;
  wire \reg_tkeep[7]_i_7_n_0 ;
  wire [11:2]sel0;
  wire [3:2]NLW_pkt_len_counter_dec__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_pkt_len_counter_dec__0_carry__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    cur_state_i_1
       (.I0(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I1(m_axis_rx_tready),
        .I2(cur_state_reg_1),
        .I3(cur_state),
        .I4(m_axis_rx_tuser),
        .O(next_state));
  FDRE cur_state_reg
       (.C(CLK),
        .CE(1'b1),
        .D(next_state),
        .Q(cur_state),
        .R(cur_state_reg_0));
  LUT6 #(
    .INIT(64'h5555555500000400)) 
    \m_axis_rx_tuser[19]_i_1 
       (.I0(cur_state_reg_0),
        .I1(\reg_tkeep[7]_i_7_0 ),
        .I2(\reg_pkt_len_counter_reg[3]_0 ),
        .I3(null_mux_sel),
        .I4(pkt_len_counter_0[0]),
        .I5(\m_axis_rx_tuser_reg[19] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FF80FF08)) 
    \m_axis_rx_tuser[21]_i_2 
       (.I0(\reg_tkeep[7]_i_7_0 ),
        .I1(null_mux_sel),
        .I2(\reg_pkt_len_counter_reg[3]_0 ),
        .I3(\m_axis_rx_tuser_reg[21] ),
        .I4(pkt_len_counter_0[0]),
        .I5(cur_state_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000077F7FFFF)) 
    null_mux_sel_i_1
       (.I0(\reg_tkeep[7]_i_7_0 ),
        .I1(null_mux_sel),
        .I2(pkt_len_counter_0[0]),
        .I3(\reg_pkt_len_counter_reg[3]_0 ),
        .I4(m_axis_rx_tready),
        .I5(null_mux_sel_reg_1),
        .O(null_mux_sel_reg));
  CARRY4 pkt_len_counter_dec__0_carry
       (.CI(1'b0),
        .CO({pkt_len_counter_dec__0_carry_n_0,pkt_len_counter_dec__0_carry_n_1,pkt_len_counter_dec__0_carry_n_2,pkt_len_counter_dec__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({reg_pkt_len_counter[3:2],pkt_len_counter_dec__0_carry_i_1_n_0,1'b0}),
        .O(pkt_len_counter[4:1]),
        .S({pkt_len_counter_dec__0_carry_i_2_n_0,pkt_len_counter_dec__0_carry_i_3_n_0,pkt_len_counter_dec__0_carry_i_4_n_0,pkt_len_counter_dec__0_carry_i_5_n_0}));
  CARRY4 pkt_len_counter_dec__0_carry__0
       (.CI(pkt_len_counter_dec__0_carry_n_0),
        .CO({pkt_len_counter_dec__0_carry__0_n_0,pkt_len_counter_dec__0_carry__0_n_1,pkt_len_counter_dec__0_carry__0_n_2,pkt_len_counter_dec__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_pkt_len_counter[7:4]),
        .O(pkt_len_counter[8:5]),
        .S({pkt_len_counter_dec__0_carry__0_i_1_n_0,pkt_len_counter_dec__0_carry__0_i_2_n_0,pkt_len_counter_dec__0_carry__0_i_3_n_0,pkt_len_counter_dec__0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__0_i_1
       (.I0(reg_pkt_len_counter[7]),
        .I1(reg_pkt_len_counter[8]),
        .O(pkt_len_counter_dec__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__0_i_2
       (.I0(reg_pkt_len_counter[6]),
        .I1(reg_pkt_len_counter[7]),
        .O(pkt_len_counter_dec__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__0_i_3
       (.I0(reg_pkt_len_counter[5]),
        .I1(reg_pkt_len_counter[6]),
        .O(pkt_len_counter_dec__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__0_i_4
       (.I0(reg_pkt_len_counter[4]),
        .I1(reg_pkt_len_counter[5]),
        .O(pkt_len_counter_dec__0_carry__0_i_4_n_0));
  CARRY4 pkt_len_counter_dec__0_carry__1
       (.CI(pkt_len_counter_dec__0_carry__0_n_0),
        .CO({NLW_pkt_len_counter_dec__0_carry__1_CO_UNCONNECTED[3:2],pkt_len_counter_dec__0_carry__1_n_2,pkt_len_counter_dec__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,reg_pkt_len_counter[9:8]}),
        .O({NLW_pkt_len_counter_dec__0_carry__1_O_UNCONNECTED[3],pkt_len_counter[11:9]}),
        .S({1'b0,pkt_len_counter_dec__0_carry__1_i_1_n_0,pkt_len_counter_dec__0_carry__1_i_2_n_0,pkt_len_counter_dec__0_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__1_i_1
       (.I0(reg_pkt_len_counter[10]),
        .I1(reg_pkt_len_counter[11]),
        .O(pkt_len_counter_dec__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__1_i_2
       (.I0(reg_pkt_len_counter[9]),
        .I1(reg_pkt_len_counter[10]),
        .O(pkt_len_counter_dec__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry__1_i_3
       (.I0(reg_pkt_len_counter[8]),
        .I1(reg_pkt_len_counter[9]),
        .O(pkt_len_counter_dec__0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    pkt_len_counter_dec__0_carry_i_1
       (.I0(reg_pkt_len_counter[1]),
        .I1(m_axis_rx_tready),
        .O(pkt_len_counter_dec__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry_i_2
       (.I0(reg_pkt_len_counter[3]),
        .I1(reg_pkt_len_counter[4]),
        .O(pkt_len_counter_dec__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    pkt_len_counter_dec__0_carry_i_3
       (.I0(reg_pkt_len_counter[2]),
        .I1(reg_pkt_len_counter[3]),
        .O(pkt_len_counter_dec__0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    pkt_len_counter_dec__0_carry_i_4
       (.I0(m_axis_rx_tready),
        .I1(reg_pkt_len_counter[1]),
        .I2(reg_pkt_len_counter[2]),
        .O(pkt_len_counter_dec__0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    pkt_len_counter_dec__0_carry_i_5
       (.I0(reg_pkt_len_counter[1]),
        .I1(m_axis_rx_tready),
        .O(pkt_len_counter_dec__0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[0]_i_1 
       (.I0(reg_pkt_len_counter[0]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[0]),
        .O(pkt_len_counter_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[10]_i_1 
       (.I0(pkt_len_counter[10]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[10]),
        .O(sel0[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[11]_i_1 
       (.I0(pkt_len_counter[11]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .O(sel0[11]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \reg_pkt_len_counter[11]_i_2 
       (.I0(cur_state),
        .I1(reg_pkt_len_counter[3]),
        .I2(reg_pkt_len_counter[8]),
        .I3(reg_pkt_len_counter[7]),
        .I4(\reg_pkt_len_counter[11]_i_3_n_0 ),
        .I5(\reg_pkt_len_counter[11]_i_4_n_0 ),
        .O(\reg_pkt_len_counter[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \reg_pkt_len_counter[11]_i_3 
       (.I0(reg_pkt_len_counter[5]),
        .I1(reg_pkt_len_counter[4]),
        .I2(m_axis_rx_tready),
        .I3(reg_pkt_len_counter[9]),
        .O(\reg_pkt_len_counter[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \reg_pkt_len_counter[11]_i_4 
       (.I0(reg_pkt_len_counter[0]),
        .I1(reg_pkt_len_counter[1]),
        .I2(reg_pkt_len_counter[2]),
        .I3(reg_pkt_len_counter[6]),
        .I4(reg_pkt_len_counter[10]),
        .I5(reg_pkt_len_counter[11]),
        .O(\reg_pkt_len_counter[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \reg_pkt_len_counter[1]_i_1 
       (.I0(new_pkt_len[1]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(pkt_len_counter[1]),
        .O(pkt_len_counter_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[2]_i_1 
       (.I0(pkt_len_counter[2]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[2]),
        .O(sel0[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[3]_i_1 
       (.I0(pkt_len_counter[3]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'h1EEE)) 
    \reg_pkt_len_counter[3]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6999)) 
    \reg_pkt_len_counter[3]_i_8 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[4]_i_1 
       (.I0(pkt_len_counter[4]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[4]),
        .O(sel0[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[5]_i_1 
       (.I0(pkt_len_counter[5]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[5]),
        .O(sel0[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[6]_i_1 
       (.I0(pkt_len_counter[6]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[6]),
        .O(sel0[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[7]_i_1 
       (.I0(pkt_len_counter[7]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[7]),
        .O(sel0[7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[8]_i_1 
       (.I0(pkt_len_counter[8]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[8]),
        .O(sel0[8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pkt_len_counter[9]_i_1 
       (.I0(pkt_len_counter[9]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[9]),
        .O(sel0[9]));
  FDRE \reg_pkt_len_counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pkt_len_counter_0[0]),
        .Q(reg_pkt_len_counter[0]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[10]),
        .Q(reg_pkt_len_counter[10]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[11]),
        .Q(reg_pkt_len_counter[11]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pkt_len_counter_0[1]),
        .Q(reg_pkt_len_counter[1]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[2]),
        .Q(reg_pkt_len_counter[2]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[3]),
        .Q(reg_pkt_len_counter[3]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[4]),
        .Q(reg_pkt_len_counter[4]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[5]),
        .Q(reg_pkt_len_counter[5]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[6]),
        .Q(reg_pkt_len_counter[6]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[7]),
        .Q(reg_pkt_len_counter[7]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[8]),
        .Q(reg_pkt_len_counter[8]),
        .R(cur_state_reg_0));
  FDRE \reg_pkt_len_counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(sel0[9]),
        .Q(reg_pkt_len_counter[9]),
        .R(cur_state_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_tkeep[7]_i_2 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(\reg_tkeep[7]_i_4_n_0 ),
        .I3(\reg_tkeep[7]_i_5_n_0 ),
        .I4(\reg_tkeep[7]_i_6_n_0 ),
        .I5(\reg_tkeep[7]_i_7_n_0 ),
        .O(\reg_tkeep[7]_i_7_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \reg_tkeep[7]_i_3 
       (.I0(pkt_len_counter[1]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[1]),
        .O(\reg_pkt_len_counter_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \reg_tkeep[7]_i_4 
       (.I0(new_pkt_len[8]),
        .I1(pkt_len_counter[8]),
        .I2(new_pkt_len[9]),
        .I3(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I4(pkt_len_counter[9]),
        .O(\reg_tkeep[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \reg_tkeep[7]_i_5 
       (.I0(new_pkt_len[6]),
        .I1(pkt_len_counter[6]),
        .I2(new_pkt_len[7]),
        .I3(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I4(pkt_len_counter[7]),
        .O(\reg_tkeep[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \reg_tkeep[7]_i_6 
       (.I0(new_pkt_len[4]),
        .I1(pkt_len_counter[4]),
        .I2(new_pkt_len[5]),
        .I3(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I4(pkt_len_counter[5]),
        .O(\reg_tkeep[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \reg_tkeep[7]_i_7 
       (.I0(new_pkt_len[2]),
        .I1(pkt_len_counter[2]),
        .I2(new_pkt_len[3]),
        .I3(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I4(pkt_len_counter[3]),
        .O(\reg_tkeep[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    reg_tlast_i_1
       (.I0(\reg_pkt_len_counter_reg[3]_0 ),
        .I1(pkt_len_counter_0[0]),
        .I2(null_mux_sel),
        .I3(\reg_tkeep[7]_i_7_0 ),
        .I4(\m_axis_rx_tuser_reg[21] ),
        .O(null_mux_sel_reg_0));
  LUT6 #(
    .INIT(64'hB8308800FFFFFFFF)) 
    trn_rdst_rdy_i_3
       (.I0(pkt_len_counter[1]),
        .I1(\reg_pkt_len_counter[11]_i_2_n_0 ),
        .I2(new_pkt_len[1]),
        .I3(reg_pkt_len_counter[0]),
        .I4(new_pkt_len[0]),
        .I5(null_mux_sel),
        .O(\reg_pkt_len_counter_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_rx_pipeline" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_rx_pipeline
   (E,
    trn_rsrc_dsc_d,
    m_axis_rx_tvalid_reg_0,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    null_mux_sel,
    trn_in_packet,
    reg_dsc_detect_reg_0,
    user_reset_out_reg,
    Q,
    data_prev_reg_0,
    data_prev_reg_1,
    new_pkt_len,
    m_axis_rx_tuser,
    \trn_rbar_hit_prev_reg[0]_0 ,
    CLK,
    trn_rrem,
    trn_rsrc_dsc,
    rsrc_rdy_filtered,
    trn_reof,
    reg_tlast_reg_0,
    trn_rsrc_dsc_prev0,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    null_mux_sel_reg_0,
    trn_in_packet_reg_0,
    dsc_detect,
    m_axis_rx_tready,
    trn_rdst_rdy_reg_0,
    trn_rdst_rdy_reg_1,
    \reg_tkeep_reg[7]_0 ,
    trn_rd,
    trn_rbar_hit,
    S,
    D);
  output [0:0]E;
  output trn_rsrc_dsc_d;
  output m_axis_rx_tvalid_reg_0;
  output [0:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output null_mux_sel;
  output trn_in_packet;
  output reg_dsc_detect_reg_0;
  output user_reset_out_reg;
  output [63:0]Q;
  output data_prev_reg_0;
  output data_prev_reg_1;
  output [10:0]new_pkt_len;
  output [12:0]m_axis_rx_tuser;
  input \trn_rbar_hit_prev_reg[0]_0 ;
  input CLK;
  input [0:0]trn_rrem;
  input trn_rsrc_dsc;
  input rsrc_rdy_filtered;
  input trn_reof;
  input reg_tlast_reg_0;
  input trn_rsrc_dsc_prev0;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input null_mux_sel_reg_0;
  input trn_in_packet_reg_0;
  input dsc_detect;
  input m_axis_rx_tready;
  input trn_rdst_rdy_reg_0;
  input trn_rdst_rdy_reg_1;
  input \reg_tkeep_reg[7]_0 ;
  input [63:0]trn_rd;
  input [6:0]trn_rbar_hit;
  input [1:0]S;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [1:0]S;
  wire data_hold;
  wire data_prev;
  wire data_prev_reg_0;
  wire data_prev_reg_1;
  wire dsc_detect;
  wire \m_axis_rx_tdata[63]_i_1_n_0 ;
  wire [0:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [12:0]m_axis_rx_tuser;
  wire \m_axis_rx_tuser[0]_i_1_n_0 ;
  wire \m_axis_rx_tuser[14]_i_1_n_0 ;
  wire \m_axis_rx_tuser[14]_i_2_n_0 ;
  wire \m_axis_rx_tuser[18]_i_1_n_0 ;
  wire \m_axis_rx_tuser[1]_i_1_n_0 ;
  wire \m_axis_rx_tuser[21]_i_1_n_0 ;
  wire \m_axis_rx_tuser[2]_i_1_n_0 ;
  wire \m_axis_rx_tuser[3]_i_1_n_0 ;
  wire \m_axis_rx_tuser[4]_i_1_n_0 ;
  wire \m_axis_rx_tuser[5]_i_1_n_0 ;
  wire \m_axis_rx_tuser[6]_i_1_n_0 ;
  wire \m_axis_rx_tuser[7]_i_1_n_0 ;
  wire \m_axis_rx_tuser[8]_i_1_n_0 ;
  wire m_axis_rx_tvalid_i_1_n_0;
  wire m_axis_rx_tvalid_reg_0;
  wire [10:0]new_pkt_len;
  wire null_mux_sel;
  wire null_mux_sel_reg_0;
  wire [63:0]p_1_in;
  wire [1:0]packet_overhead;
  wire reg_dsc_detect_i_1_n_0;
  wire reg_dsc_detect_reg_0;
  wire \reg_pkt_len_counter[10]_i_3_n_0 ;
  wire \reg_pkt_len_counter[10]_i_4_n_0 ;
  wire \reg_pkt_len_counter[3]_i_5_n_0 ;
  wire \reg_pkt_len_counter[3]_i_6_n_0 ;
  wire \reg_pkt_len_counter[7]_i_3_n_0 ;
  wire \reg_pkt_len_counter[7]_i_4_n_0 ;
  wire \reg_pkt_len_counter[7]_i_5_n_0 ;
  wire \reg_pkt_len_counter[7]_i_6_n_0 ;
  wire \reg_pkt_len_counter_reg[10]_i_2_n_3 ;
  wire \reg_pkt_len_counter_reg[3]_i_2_n_0 ;
  wire \reg_pkt_len_counter_reg[3]_i_2_n_1 ;
  wire \reg_pkt_len_counter_reg[3]_i_2_n_2 ;
  wire \reg_pkt_len_counter_reg[3]_i_2_n_3 ;
  wire \reg_pkt_len_counter_reg[7]_i_2_n_0 ;
  wire \reg_pkt_len_counter_reg[7]_i_2_n_1 ;
  wire \reg_pkt_len_counter_reg[7]_i_2_n_2 ;
  wire \reg_pkt_len_counter_reg[7]_i_2_n_3 ;
  wire [7:7]reg_tkeep;
  wire \reg_tkeep_reg[7]_0 ;
  wire reg_tlast_reg_0;
  wire rsrc_rdy_filtered;
  wire trn_in_packet;
  wire trn_in_packet_reg_0;
  wire [6:0]trn_rbar_hit;
  wire [6:0]trn_rbar_hit_prev;
  wire \trn_rbar_hit_prev_reg[0]_0 ;
  wire [63:0]trn_rd;
  wire [63:0]trn_rd_prev;
  wire trn_rdst_rdy_i_1_n_0;
  wire trn_rdst_rdy_i_2_n_0;
  wire trn_rdst_rdy_reg_0;
  wire trn_rdst_rdy_reg_1;
  wire trn_recrc_err;
  wire trn_recrc_err_prev;
  wire trn_reof;
  wire trn_reof_prev;
  wire trn_rerrfwd;
  wire trn_rerrfwd_prev;
  wire [0:0]trn_rrem;
  wire trn_rrem_prev;
  wire trn_rsof;
  wire trn_rsof_prev;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev;
  wire trn_rsrc_dsc_prev0;
  wire trn_rsrc_rdy_prev;
  wire user_reset_out_reg;
  wire [3:1]\NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    data_prev_i_1
       (.I0(m_axis_rx_tvalid_reg_0),
        .I1(m_axis_rx_tready),
        .O(data_hold));
  FDRE data_prev_reg
       (.C(CLK),
        .CE(1'b1),
        .D(data_hold),
        .Q(data_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[0]_i_1 
       (.I0(trn_rd_prev[0]),
        .I1(data_prev),
        .I2(trn_rd[32]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[10]_i_1 
       (.I0(trn_rd_prev[10]),
        .I1(data_prev),
        .I2(trn_rd[42]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[11]_i_1 
       (.I0(trn_rd_prev[11]),
        .I1(data_prev),
        .I2(trn_rd[43]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[12]_i_1 
       (.I0(trn_rd_prev[12]),
        .I1(data_prev),
        .I2(trn_rd[44]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[13]_i_1 
       (.I0(trn_rd_prev[13]),
        .I1(data_prev),
        .I2(trn_rd[45]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[14]_i_1 
       (.I0(trn_rd_prev[14]),
        .I1(data_prev),
        .I2(trn_rd[46]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[15]_i_1 
       (.I0(trn_rd_prev[15]),
        .I1(data_prev),
        .I2(trn_rd[47]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[16]_i_1 
       (.I0(trn_rd_prev[16]),
        .I1(data_prev),
        .I2(trn_rd[48]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[17]_i_1 
       (.I0(trn_rd_prev[17]),
        .I1(data_prev),
        .I2(trn_rd[49]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[18]_i_1 
       (.I0(trn_rd_prev[18]),
        .I1(data_prev),
        .I2(trn_rd[50]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[19]_i_1 
       (.I0(trn_rd_prev[19]),
        .I1(data_prev),
        .I2(trn_rd[51]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[1]_i_1 
       (.I0(trn_rd_prev[1]),
        .I1(data_prev),
        .I2(trn_rd[33]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[20]_i_1 
       (.I0(trn_rd_prev[20]),
        .I1(data_prev),
        .I2(trn_rd[52]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[21]_i_1 
       (.I0(trn_rd_prev[21]),
        .I1(data_prev),
        .I2(trn_rd[53]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[22]_i_1 
       (.I0(trn_rd_prev[22]),
        .I1(data_prev),
        .I2(trn_rd[54]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[23]_i_1 
       (.I0(trn_rd_prev[23]),
        .I1(data_prev),
        .I2(trn_rd[55]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[24]_i_1 
       (.I0(trn_rd_prev[24]),
        .I1(data_prev),
        .I2(trn_rd[56]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[25]_i_1 
       (.I0(trn_rd_prev[25]),
        .I1(data_prev),
        .I2(trn_rd[57]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[26]_i_1 
       (.I0(trn_rd_prev[26]),
        .I1(data_prev),
        .I2(trn_rd[58]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[27]_i_1 
       (.I0(trn_rd_prev[27]),
        .I1(data_prev),
        .I2(trn_rd[59]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[28]_i_1 
       (.I0(trn_rd_prev[28]),
        .I1(data_prev),
        .I2(trn_rd[60]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[29]_i_1 
       (.I0(trn_rd_prev[29]),
        .I1(data_prev),
        .I2(trn_rd[61]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[2]_i_1 
       (.I0(trn_rd_prev[2]),
        .I1(data_prev),
        .I2(trn_rd[34]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[30]_i_1 
       (.I0(trn_rd_prev[30]),
        .I1(data_prev),
        .I2(trn_rd[62]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[31]_i_1 
       (.I0(trn_rd_prev[31]),
        .I1(data_prev),
        .I2(trn_rd[63]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[32]_i_1 
       (.I0(trn_rd_prev[32]),
        .I1(data_prev),
        .I2(trn_rd[0]),
        .O(p_1_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[33]_i_1 
       (.I0(trn_rd_prev[33]),
        .I1(data_prev),
        .I2(trn_rd[1]),
        .O(p_1_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[34]_i_1 
       (.I0(trn_rd_prev[34]),
        .I1(data_prev),
        .I2(trn_rd[2]),
        .O(p_1_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[35]_i_1 
       (.I0(trn_rd_prev[35]),
        .I1(data_prev),
        .I2(trn_rd[3]),
        .O(p_1_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[36]_i_1 
       (.I0(trn_rd_prev[36]),
        .I1(data_prev),
        .I2(trn_rd[4]),
        .O(p_1_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[37]_i_1 
       (.I0(trn_rd_prev[37]),
        .I1(data_prev),
        .I2(trn_rd[5]),
        .O(p_1_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[38]_i_1 
       (.I0(trn_rd_prev[38]),
        .I1(data_prev),
        .I2(trn_rd[6]),
        .O(p_1_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[39]_i_1 
       (.I0(trn_rd_prev[39]),
        .I1(data_prev),
        .I2(trn_rd[7]),
        .O(p_1_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[3]_i_1 
       (.I0(trn_rd_prev[3]),
        .I1(data_prev),
        .I2(trn_rd[35]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[40]_i_1 
       (.I0(trn_rd_prev[40]),
        .I1(data_prev),
        .I2(trn_rd[8]),
        .O(p_1_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[41]_i_1 
       (.I0(trn_rd_prev[41]),
        .I1(data_prev),
        .I2(trn_rd[9]),
        .O(p_1_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[42]_i_1 
       (.I0(trn_rd_prev[42]),
        .I1(data_prev),
        .I2(trn_rd[10]),
        .O(p_1_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[43]_i_1 
       (.I0(trn_rd_prev[43]),
        .I1(data_prev),
        .I2(trn_rd[11]),
        .O(p_1_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[44]_i_1 
       (.I0(trn_rd_prev[44]),
        .I1(data_prev),
        .I2(trn_rd[12]),
        .O(p_1_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[45]_i_1 
       (.I0(trn_rd_prev[45]),
        .I1(data_prev),
        .I2(trn_rd[13]),
        .O(p_1_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[46]_i_1 
       (.I0(trn_rd_prev[46]),
        .I1(data_prev),
        .I2(trn_rd[14]),
        .O(p_1_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[47]_i_1 
       (.I0(trn_rd_prev[47]),
        .I1(data_prev),
        .I2(trn_rd[15]),
        .O(p_1_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[48]_i_1 
       (.I0(trn_rd_prev[48]),
        .I1(data_prev),
        .I2(trn_rd[16]),
        .O(p_1_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[49]_i_1 
       (.I0(trn_rd_prev[49]),
        .I1(data_prev),
        .I2(trn_rd[17]),
        .O(p_1_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[4]_i_1 
       (.I0(trn_rd_prev[4]),
        .I1(data_prev),
        .I2(trn_rd[36]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[50]_i_1 
       (.I0(trn_rd_prev[50]),
        .I1(data_prev),
        .I2(trn_rd[18]),
        .O(p_1_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[51]_i_1 
       (.I0(trn_rd_prev[51]),
        .I1(data_prev),
        .I2(trn_rd[19]),
        .O(p_1_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[52]_i_1 
       (.I0(trn_rd_prev[52]),
        .I1(data_prev),
        .I2(trn_rd[20]),
        .O(p_1_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[53]_i_1 
       (.I0(trn_rd_prev[53]),
        .I1(data_prev),
        .I2(trn_rd[21]),
        .O(p_1_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[54]_i_1 
       (.I0(trn_rd_prev[54]),
        .I1(data_prev),
        .I2(trn_rd[22]),
        .O(p_1_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[55]_i_1 
       (.I0(trn_rd_prev[55]),
        .I1(data_prev),
        .I2(trn_rd[23]),
        .O(p_1_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[56]_i_1 
       (.I0(trn_rd_prev[56]),
        .I1(data_prev),
        .I2(trn_rd[24]),
        .O(p_1_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[57]_i_1 
       (.I0(trn_rd_prev[57]),
        .I1(data_prev),
        .I2(trn_rd[25]),
        .O(p_1_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[58]_i_1 
       (.I0(trn_rd_prev[58]),
        .I1(data_prev),
        .I2(trn_rd[26]),
        .O(p_1_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[59]_i_1 
       (.I0(trn_rd_prev[59]),
        .I1(data_prev),
        .I2(trn_rd[27]),
        .O(p_1_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[5]_i_1 
       (.I0(trn_rd_prev[5]),
        .I1(data_prev),
        .I2(trn_rd[37]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[60]_i_1 
       (.I0(trn_rd_prev[60]),
        .I1(data_prev),
        .I2(trn_rd[28]),
        .O(p_1_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[61]_i_1 
       (.I0(trn_rd_prev[61]),
        .I1(data_prev),
        .I2(trn_rd[29]),
        .O(p_1_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[62]_i_1 
       (.I0(trn_rd_prev[62]),
        .I1(data_prev),
        .I2(trn_rd[30]),
        .O(p_1_in[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axis_rx_tdata[63]_i_1 
       (.I0(m_axis_rx_tready),
        .I1(m_axis_rx_tvalid_reg_0),
        .O(\m_axis_rx_tdata[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[63]_i_2 
       (.I0(trn_rd_prev[63]),
        .I1(data_prev),
        .I2(trn_rd[31]),
        .O(p_1_in[63]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[6]_i_1 
       (.I0(trn_rd_prev[6]),
        .I1(data_prev),
        .I2(trn_rd[38]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[7]_i_1 
       (.I0(trn_rd_prev[7]),
        .I1(data_prev),
        .I2(trn_rd[39]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[8]_i_1 
       (.I0(trn_rd_prev[8]),
        .I1(data_prev),
        .I2(trn_rd[40]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_rx_tdata[9]_i_1 
       (.I0(trn_rd_prev[9]),
        .I1(data_prev),
        .I2(trn_rd[41]),
        .O(p_1_in[9]));
  FDRE \m_axis_rx_tdata_reg[0] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[10] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[11] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[12] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[13] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[14] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[15] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[16] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[17] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[18] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[19] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[1] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[20] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[21] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[22] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[23] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[24] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[25] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[26] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[27] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[28] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[29] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[2] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[30] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[31] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[32] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[33] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[33]),
        .Q(Q[33]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[34] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[34]),
        .Q(Q[34]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[35] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[35]),
        .Q(Q[35]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[36] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[36]),
        .Q(Q[36]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[37] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[37]),
        .Q(Q[37]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[38] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[38]),
        .Q(Q[38]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[39] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[39]),
        .Q(Q[39]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[3] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[40] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[40]),
        .Q(Q[40]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[41] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[41]),
        .Q(Q[41]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[42] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[42]),
        .Q(Q[42]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[43] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[43]),
        .Q(Q[43]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[44] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[44]),
        .Q(Q[44]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[45] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[45]),
        .Q(Q[45]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[46] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[46]),
        .Q(Q[46]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[47] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[47]),
        .Q(Q[47]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[48] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[48]),
        .Q(Q[48]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[49] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[49]),
        .Q(Q[49]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[4] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[50] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[50]),
        .Q(Q[50]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[51] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[51]),
        .Q(Q[51]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[52] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[52]),
        .Q(Q[52]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[53] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[53]),
        .Q(Q[53]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[54] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[54]),
        .Q(Q[54]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[55] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[55]),
        .Q(Q[55]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[56] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[56]),
        .Q(Q[56]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[57] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[57]),
        .Q(Q[57]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[58] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[58]),
        .Q(Q[58]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[59] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[59]),
        .Q(Q[59]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[5] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[60] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[60]),
        .Q(Q[60]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[61] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[61]),
        .Q(Q[61]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[62] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[62]),
        .Q(Q[62]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[63] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[63]),
        .Q(Q[63]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[6] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[7] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[8] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \m_axis_rx_tdata_reg[9] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \m_axis_rx_tuser[0]_i_1 
       (.I0(trn_recrc_err),
        .I1(data_prev),
        .I2(trn_recrc_err_prev),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004F40404)) 
    \m_axis_rx_tuser[14]_i_1 
       (.I0(trn_rsrc_dsc),
        .I1(trn_rsof),
        .I2(data_prev),
        .I3(trn_rsrc_dsc_prev),
        .I4(trn_rsof_prev),
        .I5(\m_axis_rx_tuser[14]_i_2_n_0 ),
        .O(\m_axis_rx_tuser[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \m_axis_rx_tuser[14]_i_2 
       (.I0(\trn_rbar_hit_prev_reg[0]_0 ),
        .I1(null_mux_sel),
        .O(\m_axis_rx_tuser[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \m_axis_rx_tuser[18]_i_1 
       (.I0(\trn_rbar_hit_prev_reg[0]_0 ),
        .O(\m_axis_rx_tuser[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \m_axis_rx_tuser[19]_i_2 
       (.I0(trn_rrem),
        .I1(data_prev),
        .I2(trn_rrem_prev),
        .I3(null_mux_sel),
        .O(data_prev_reg_1));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \m_axis_rx_tuser[1]_i_1 
       (.I0(trn_rerrfwd_prev),
        .I1(data_prev),
        .I2(trn_rerrfwd),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \m_axis_rx_tuser[21]_i_1 
       (.I0(\trn_rbar_hit_prev_reg[0]_0 ),
        .I1(m_axis_rx_tready),
        .I2(m_axis_rx_tvalid_reg_0),
        .O(\m_axis_rx_tuser[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \m_axis_rx_tuser[2]_i_1 
       (.I0(trn_rbar_hit_prev[0]),
        .I1(data_prev),
        .I2(trn_rbar_hit[0]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \m_axis_rx_tuser[3]_i_1 
       (.I0(trn_rbar_hit[1]),
        .I1(data_prev),
        .I2(trn_rbar_hit_prev[1]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \m_axis_rx_tuser[4]_i_1 
       (.I0(trn_rbar_hit[2]),
        .I1(data_prev),
        .I2(trn_rbar_hit_prev[2]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \m_axis_rx_tuser[5]_i_1 
       (.I0(trn_rbar_hit_prev[3]),
        .I1(data_prev),
        .I2(trn_rbar_hit[3]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \m_axis_rx_tuser[6]_i_1 
       (.I0(trn_rbar_hit_prev[4]),
        .I1(data_prev),
        .I2(trn_rbar_hit[4]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \m_axis_rx_tuser[7]_i_1 
       (.I0(trn_rbar_hit[5]),
        .I1(data_prev),
        .I2(trn_rbar_hit_prev[5]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \m_axis_rx_tuser[8]_i_1 
       (.I0(trn_rbar_hit[6]),
        .I1(data_prev),
        .I2(trn_rbar_hit_prev[6]),
        .I3(\trn_rbar_hit_prev_reg[0]_0 ),
        .I4(null_mux_sel),
        .O(\m_axis_rx_tuser[8]_i_1_n_0 ));
  FDRE \m_axis_rx_tuser_reg[0] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[0]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[0]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[14] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[14]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[9]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[18] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[18]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[10]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[19] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(D[0]),
        .Q(m_axis_rx_tuser[11]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[1] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[1]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[1]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[21] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(D[1]),
        .Q(m_axis_rx_tuser[12]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[2] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[2]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[2]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[3] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[3]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[3]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[4] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[4]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[4]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[5] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[5]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[5]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[6] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[6]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[6]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[7] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[7]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[7]),
        .R(1'b0));
  FDRE \m_axis_rx_tuser_reg[8] 
       (.C(CLK),
        .CE(\m_axis_rx_tuser[21]_i_1_n_0 ),
        .D(\m_axis_rx_tuser[8]_i_1_n_0 ),
        .Q(m_axis_rx_tuser[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECE)) 
    m_axis_rx_tvalid_i_1
       (.I0(rsrc_rdy_filtered),
        .I1(null_mux_sel),
        .I2(data_prev),
        .I3(trn_rsrc_rdy_prev),
        .I4(reg_dsc_detect_reg_0),
        .I5(dsc_detect),
        .O(m_axis_rx_tvalid_i_1_n_0));
  FDRE m_axis_rx_tvalid_reg
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(m_axis_rx_tvalid_i_1_n_0),
        .Q(m_axis_rx_tvalid_reg_0),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABAAABAAABAABBBB)) 
    null_mux_sel_i_2
       (.I0(\trn_rbar_hit_prev_reg[0]_0 ),
        .I1(null_mux_sel),
        .I2(m_axis_rx_tready),
        .I3(m_axis_rx_tvalid_reg_0),
        .I4(dsc_detect),
        .I5(reg_dsc_detect_reg_0),
        .O(user_reset_out_reg));
  FDRE null_mux_sel_reg
       (.C(CLK),
        .CE(1'b1),
        .D(null_mux_sel_reg_0),
        .Q(null_mux_sel),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    reg_dsc_detect_i_1
       (.I0(null_mux_sel),
        .I1(dsc_detect),
        .I2(reg_dsc_detect_reg_0),
        .O(reg_dsc_detect_i_1_n_0));
  FDRE reg_dsc_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_dsc_detect_i_1_n_0),
        .Q(reg_dsc_detect_reg_0),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[10]_i_3 
       (.I0(Q[30]),
        .I1(Q[9]),
        .O(\reg_pkt_len_counter[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[10]_i_4 
       (.I0(Q[30]),
        .I1(Q[8]),
        .O(\reg_pkt_len_counter[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_pkt_len_counter[3]_i_3 
       (.I0(Q[29]),
        .I1(Q[15]),
        .O(packet_overhead[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_pkt_len_counter[3]_i_4 
       (.I0(Q[15]),
        .I1(Q[29]),
        .O(packet_overhead[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[3]_i_5 
       (.I0(Q[30]),
        .I1(Q[3]),
        .O(\reg_pkt_len_counter[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[3]_i_6 
       (.I0(Q[30]),
        .I1(Q[2]),
        .O(\reg_pkt_len_counter[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[7]_i_3 
       (.I0(Q[30]),
        .I1(Q[7]),
        .O(\reg_pkt_len_counter[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[7]_i_4 
       (.I0(Q[30]),
        .I1(Q[6]),
        .O(\reg_pkt_len_counter[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[7]_i_5 
       (.I0(Q[30]),
        .I1(Q[5]),
        .O(\reg_pkt_len_counter[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pkt_len_counter[7]_i_6 
       (.I0(Q[30]),
        .I1(Q[4]),
        .O(\reg_pkt_len_counter[7]_i_6_n_0 ));
  CARRY4 \reg_pkt_len_counter_reg[10]_i_2 
       (.CI(\reg_pkt_len_counter_reg[7]_i_2_n_0 ),
        .CO({\NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED [3],new_pkt_len[10],\NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED [1],\reg_pkt_len_counter_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED [3:2],new_pkt_len[9:8]}),
        .S({1'b0,1'b1,\reg_pkt_len_counter[10]_i_3_n_0 ,\reg_pkt_len_counter[10]_i_4_n_0 }));
  CARRY4 \reg_pkt_len_counter_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\reg_pkt_len_counter_reg[3]_i_2_n_0 ,\reg_pkt_len_counter_reg[3]_i_2_n_1 ,\reg_pkt_len_counter_reg[3]_i_2_n_2 ,\reg_pkt_len_counter_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,packet_overhead}),
        .O(new_pkt_len[3:0]),
        .S({\reg_pkt_len_counter[3]_i_5_n_0 ,\reg_pkt_len_counter[3]_i_6_n_0 ,S}));
  CARRY4 \reg_pkt_len_counter_reg[7]_i_2 
       (.CI(\reg_pkt_len_counter_reg[3]_i_2_n_0 ),
        .CO({\reg_pkt_len_counter_reg[7]_i_2_n_0 ,\reg_pkt_len_counter_reg[7]_i_2_n_1 ,\reg_pkt_len_counter_reg[7]_i_2_n_2 ,\reg_pkt_len_counter_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(new_pkt_len[7:4]),
        .S({\reg_pkt_len_counter[7]_i_3_n_0 ,\reg_pkt_len_counter[7]_i_4_n_0 ,\reg_pkt_len_counter[7]_i_5_n_0 ,\reg_pkt_len_counter[7]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'h7F7F7F7070707F70)) 
    \reg_tkeep[7]_i_1 
       (.I0(trn_rdst_rdy_reg_0),
        .I1(\reg_tkeep_reg[7]_0 ),
        .I2(null_mux_sel),
        .I3(trn_rrem),
        .I4(data_prev),
        .I5(trn_rrem_prev),
        .O(reg_tkeep));
  FDSE \reg_tkeep_reg[7] 
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(reg_tkeep),
        .Q(m_axis_rx_tkeep),
        .S(\trn_rbar_hit_prev_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    reg_tlast_i_2
       (.I0(trn_reof),
        .I1(data_prev),
        .I2(trn_reof_prev),
        .I3(null_mux_sel),
        .O(data_prev_reg_0));
  FDRE reg_tlast_reg
       (.C(CLK),
        .CE(\m_axis_rx_tdata[63]_i_1_n_0 ),
        .D(reg_tlast_reg_0),
        .Q(m_axis_rx_tlast),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_in_packet_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_in_packet_reg_0),
        .Q(trn_in_packet),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[0]),
        .Q(trn_rbar_hit_prev[0]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[1]),
        .Q(trn_rbar_hit_prev[1]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[2]),
        .Q(trn_rbar_hit_prev[2]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[3]),
        .Q(trn_rbar_hit_prev[3]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[4]),
        .Q(trn_rbar_hit_prev[4]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[5]),
        .Q(trn_rbar_hit_prev[5]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rbar_hit_prev_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(trn_rbar_hit[6]),
        .Q(trn_rbar_hit_prev[6]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[32]),
        .Q(trn_rd_prev[0]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[42]),
        .Q(trn_rd_prev[10]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[43]),
        .Q(trn_rd_prev[11]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[44]),
        .Q(trn_rd_prev[12]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[45]),
        .Q(trn_rd_prev[13]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[46]),
        .Q(trn_rd_prev[14]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[47]),
        .Q(trn_rd_prev[15]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[48]),
        .Q(trn_rd_prev[16]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[49]),
        .Q(trn_rd_prev[17]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[50]),
        .Q(trn_rd_prev[18]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[51]),
        .Q(trn_rd_prev[19]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[33]),
        .Q(trn_rd_prev[1]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[52]),
        .Q(trn_rd_prev[20]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[53]),
        .Q(trn_rd_prev[21]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[54]),
        .Q(trn_rd_prev[22]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[55]),
        .Q(trn_rd_prev[23]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[56]),
        .Q(trn_rd_prev[24]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[57]),
        .Q(trn_rd_prev[25]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[58]),
        .Q(trn_rd_prev[26]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[59]),
        .Q(trn_rd_prev[27]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[60]),
        .Q(trn_rd_prev[28]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[29] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[61]),
        .Q(trn_rd_prev[29]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[34]),
        .Q(trn_rd_prev[2]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[30] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[62]),
        .Q(trn_rd_prev[30]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[31] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[63]),
        .Q(trn_rd_prev[31]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[32] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[0]),
        .Q(trn_rd_prev[32]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[33] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[1]),
        .Q(trn_rd_prev[33]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[34] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[2]),
        .Q(trn_rd_prev[34]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[35] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[3]),
        .Q(trn_rd_prev[35]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[36] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[4]),
        .Q(trn_rd_prev[36]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[37] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[5]),
        .Q(trn_rd_prev[37]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[38] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[6]),
        .Q(trn_rd_prev[38]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[39] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[7]),
        .Q(trn_rd_prev[39]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[35]),
        .Q(trn_rd_prev[3]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[40] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[8]),
        .Q(trn_rd_prev[40]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[41] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[9]),
        .Q(trn_rd_prev[41]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[42] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[10]),
        .Q(trn_rd_prev[42]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[43] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[11]),
        .Q(trn_rd_prev[43]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[44] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[12]),
        .Q(trn_rd_prev[44]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[45] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[13]),
        .Q(trn_rd_prev[45]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[46] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[14]),
        .Q(trn_rd_prev[46]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[47] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[15]),
        .Q(trn_rd_prev[47]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[48] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[16]),
        .Q(trn_rd_prev[48]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[49] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[17]),
        .Q(trn_rd_prev[49]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[36]),
        .Q(trn_rd_prev[4]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[50] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[18]),
        .Q(trn_rd_prev[50]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[51] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[19]),
        .Q(trn_rd_prev[51]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[52] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[20]),
        .Q(trn_rd_prev[52]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[53] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[21]),
        .Q(trn_rd_prev[53]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[54] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[22]),
        .Q(trn_rd_prev[54]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[55] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[23]),
        .Q(trn_rd_prev[55]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[56] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[24]),
        .Q(trn_rd_prev[56]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[57] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[25]),
        .Q(trn_rd_prev[57]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[58] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[26]),
        .Q(trn_rd_prev[58]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[59] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[27]),
        .Q(trn_rd_prev[59]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[37]),
        .Q(trn_rd_prev[5]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[60] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[28]),
        .Q(trn_rd_prev[60]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[61] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[29]),
        .Q(trn_rd_prev[61]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[62] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[30]),
        .Q(trn_rd_prev[62]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[63] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[31]),
        .Q(trn_rd_prev[63]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[38]),
        .Q(trn_rd_prev[6]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[39]),
        .Q(trn_rd_prev[7]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[40]),
        .Q(trn_rd_prev[8]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rd_prev_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(trn_rd[41]),
        .Q(trn_rd_prev[9]),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3030FF3050505050)) 
    trn_rdst_rdy_i_1
       (.I0(m_axis_rx_tvalid_reg_0),
        .I1(null_mux_sel),
        .I2(trn_rdst_rdy_i_2_n_0),
        .I3(trn_rdst_rdy_reg_0),
        .I4(trn_rdst_rdy_reg_1),
        .I5(m_axis_rx_tready),
        .O(trn_rdst_rdy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h1)) 
    trn_rdst_rdy_i_2
       (.I0(reg_dsc_detect_reg_0),
        .I1(dsc_detect),
        .O(trn_rdst_rdy_i_2_n_0));
  FDRE trn_rdst_rdy_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_rdst_rdy_i_1_n_0),
        .Q(E),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_recrc_err_prev_reg
       (.C(CLK),
        .CE(E),
        .D(trn_recrc_err),
        .Q(trn_recrc_err_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_reof_prev_reg
       (.C(CLK),
        .CE(E),
        .D(trn_reof),
        .Q(trn_reof_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_rerrfwd_prev_reg
       (.C(CLK),
        .CE(E),
        .D(trn_rerrfwd),
        .Q(trn_rerrfwd_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE \trn_rrem_prev_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(trn_rrem),
        .Q(trn_rrem_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_rsof_prev_reg
       (.C(CLK),
        .CE(E),
        .D(trn_rsof),
        .Q(trn_rsof_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_rsrc_dsc_d_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_rsrc_dsc),
        .Q(trn_rsrc_dsc_d),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_rsrc_dsc_prev_reg
       (.C(CLK),
        .CE(E),
        .D(trn_rsrc_dsc_prev0),
        .Q(trn_rsrc_dsc_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
  FDRE trn_rsrc_rdy_prev_reg
       (.C(CLK),
        .CE(E),
        .D(rsrc_rdy_filtered),
        .Q(trn_rsrc_rdy_prev),
        .R(\trn_rbar_hit_prev_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_top" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_top
   (E,
    trn_rsrc_dsc_d,
    m_axis_rx_tvalid_reg,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    reg_tcfg_gnt,
    tready_thrtl_reg,
    trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    trn_in_packet,
    reg_dsc_detect,
    ppm_L1_thrtl,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ,
    lnk_up_thrtl,
    m_axis_rx_tuser,
    ppm_L1_trig,
    cfg_pm_turnoff_ok_n,
    trn_tcfg_gnt,
    trn_tsof,
    Q,
    \throttle_ctl_pipeline.reg_tdata_reg[63] ,
    \throttle_ctl_pipeline.reg_tuser_reg[3] ,
    \throttle_ctl_pipeline.reg_tkeep_reg[7] ,
    CLK,
    trn_rrem,
    trn_rsrc_dsc,
    rsrc_rdy_filtered,
    trn_reof,
    trn_rsrc_dsc_prev0,
    trn_rsof,
    trn_recrc_err,
    trn_rerrfwd,
    tx_cfg_gnt,
    trn_tcfg_req,
    trn_tdst_rdy,
    tbuf_av_min_trig,
    cfg_turnoff_ok,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    trn_in_packet_reg,
    ppm_L1_thrtl_reg,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ,
    lnk_up_thrtl_reg,
    dsc_detect,
    out,
    m_axis_rx_tready,
    tcfg_req_trig,
    tready_thrtl_i_5,
    cfg_pcie_link_state,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    trn_tbuf_av,
    trn_rd,
    trn_rbar_hit);
  output [0:0]E;
  output trn_rsrc_dsc_d;
  output m_axis_rx_tvalid_reg;
  output [0:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output reg_tcfg_gnt;
  output tready_thrtl_reg;
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output trn_in_packet;
  output reg_dsc_detect;
  output ppm_L1_thrtl;
  output \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ;
  output lnk_up_thrtl;
  output [12:0]m_axis_rx_tuser;
  output ppm_L1_trig;
  output cfg_pm_turnoff_ok_n;
  output trn_tcfg_gnt;
  output trn_tsof;
  output [63:0]Q;
  output [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63] ;
  output [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3] ;
  input \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  input CLK;
  input [0:0]trn_rrem;
  input trn_rsrc_dsc;
  input rsrc_rdy_filtered;
  input trn_reof;
  input trn_rsrc_dsc_prev0;
  input trn_rsof;
  input trn_recrc_err;
  input trn_rerrfwd;
  input tx_cfg_gnt;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input tbuf_av_min_trig;
  input cfg_turnoff_ok;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input trn_in_packet_reg;
  input ppm_L1_thrtl_reg;
  input \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  input lnk_up_thrtl_reg;
  input dsc_detect;
  input out;
  input m_axis_rx_tready;
  input tcfg_req_trig;
  input tready_thrtl_i_5;
  input [2:0]cfg_pcie_link_state;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [5:0]trn_tbuf_av;
  input [63:0]trn_rd;
  input [6:0]trn_rbar_hit;

  wire CLK;
  wire [0:0]E;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  wire [63:0]Q;
  wire [2:0]cfg_pcie_link_state;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_turnoff_ok;
  wire dsc_detect;
  wire lnk_up_thrtl;
  wire lnk_up_thrtl_reg;
  wire [0:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [12:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid_reg;
  wire out;
  wire ppm_L1_thrtl;
  wire ppm_L1_thrtl_reg;
  wire ppm_L1_trig;
  wire reg_dsc_detect;
  wire reg_tcfg_gnt;
  wire rsrc_rdy_filtered;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire tcfg_req_trig;
  wire [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63] ;
  wire \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  wire [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3] ;
  wire tready_thrtl_i_5;
  wire tready_thrtl_reg;
  wire trn_in_packet;
  wire trn_in_packet_reg;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev0;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

  pcie_7x_0_pcie_7x_0_axi_basic_rx rx_inst
       (.CLK(CLK),
        .E(E),
        .Q(Q),
        .dsc_detect(dsc_detect),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid_reg(m_axis_rx_tvalid_reg),
        .reg_dsc_detect_reg(reg_dsc_detect),
        .rsrc_rdy_filtered(rsrc_rdy_filtered),
        .trn_in_packet(trn_in_packet),
        .trn_in_packet_reg(trn_in_packet_reg),
        .trn_rbar_hit(trn_rbar_hit),
        .\trn_rbar_hit_prev_reg[0] (\throttle_ctl_pipeline.reg_tkeep_reg[7] ),
        .trn_rd(trn_rd),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(trn_rsrc_dsc_d),
        .trn_rsrc_dsc_prev0(trn_rsrc_dsc_prev0));
  pcie_7x_0_pcie_7x_0_axi_basic_tx tx_inst
       (.CLK(CLK),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg (\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 (\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .lnk_up_thrtl(lnk_up_thrtl),
        .lnk_up_thrtl_reg(lnk_up_thrtl_reg),
        .out(out),
        .ppm_L1_thrtl(ppm_L1_thrtl),
        .ppm_L1_thrtl_reg(ppm_L1_thrtl_reg),
        .ppm_L1_trig(ppm_L1_trig),
        .reg_tcfg_gnt(reg_tcfg_gnt),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .tcfg_req_trig(tcfg_req_trig),
        .\throttle_ctl_pipeline.reg_tdata_reg[63] (\throttle_ctl_pipeline.reg_tdata_reg[63] ),
        .\throttle_ctl_pipeline.reg_tkeep_reg[7] (\throttle_ctl_pipeline.reg_tkeep_reg[7] ),
        .\throttle_ctl_pipeline.reg_tuser_reg[3] (\throttle_ctl_pipeline.reg_tuser_reg[3] ),
        .tready_thrtl_i_5(tready_thrtl_i_5),
        .tready_thrtl_reg(tready_thrtl_reg),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_tx" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_tx
   (reg_tcfg_gnt,
    tready_thrtl_reg,
    trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    ppm_L1_thrtl,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ,
    lnk_up_thrtl,
    ppm_L1_trig,
    cfg_pm_turnoff_ok_n,
    trn_tcfg_gnt,
    trn_tsof,
    \throttle_ctl_pipeline.reg_tdata_reg[63] ,
    \throttle_ctl_pipeline.reg_tuser_reg[3] ,
    \throttle_ctl_pipeline.reg_tkeep_reg[7] ,
    tx_cfg_gnt,
    CLK,
    trn_tcfg_req,
    trn_tdst_rdy,
    tbuf_av_min_trig,
    cfg_turnoff_ok,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    ppm_L1_thrtl_reg,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ,
    lnk_up_thrtl_reg,
    out,
    tcfg_req_trig,
    tready_thrtl_i_5,
    cfg_pcie_link_state,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    trn_tbuf_av);
  output reg_tcfg_gnt;
  output tready_thrtl_reg;
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output ppm_L1_thrtl;
  output \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  output lnk_up_thrtl;
  output ppm_L1_trig;
  output cfg_pm_turnoff_ok_n;
  output trn_tcfg_gnt;
  output trn_tsof;
  output [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63] ;
  output [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3] ;
  input \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  input tx_cfg_gnt;
  input CLK;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input tbuf_av_min_trig;
  input cfg_turnoff_ok;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input ppm_L1_thrtl_reg;
  input \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ;
  input lnk_up_thrtl_reg;
  input out;
  input tcfg_req_trig;
  input tready_thrtl_i_5;
  input [2:0]cfg_pcie_link_state;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [5:0]trn_tbuf_av;

  wire CLK;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ;
  wire axi_in_packet;
  wire [2:0]cfg_pcie_link_state;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_turnoff_ok;
  wire lnk_up_thrtl;
  wire lnk_up_thrtl_reg;
  wire out;
  wire ppm_L1_thrtl;
  wire ppm_L1_thrtl_reg;
  wire ppm_L1_trig;
  wire reg_disable_trn;
  wire reg_tcfg_gnt;
  wire reg_tsrc_rdy0;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire tbuf_av_min_trig;
  wire tcfg_req_trig;
  wire [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63] ;
  wire \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  wire [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3] ;
  wire \thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5 ;
  wire tready_thrtl_i_5;
  wire tready_thrtl_reg;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_cfg_gnt;

  pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl \thrtl_ctl_enabled.tx_thrl_ctl_inst 
       (.CLK(CLK),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 (\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1 (\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ),
        .axi_in_packet(axi_in_packet),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_pm_turnoff_ok_n),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .lnk_up_thrtl(lnk_up_thrtl),
        .lnk_up_thrtl_reg_0(lnk_up_thrtl_reg),
        .out(out),
        .ppm_L1_thrtl(ppm_L1_thrtl),
        .ppm_L1_thrtl_reg_0(ppm_L1_thrtl_reg),
        .ppm_L1_trig(ppm_L1_trig),
        .reg_disable_trn(reg_disable_trn),
        .reg_tcfg_gnt(reg_tcfg_gnt),
        .reg_tsrc_rdy0(reg_tsrc_rdy0),
        .s_axis_tx_tdata({s_axis_tx_tdata[30:29],s_axis_tx_tdata[15],s_axis_tx_tdata[0]}),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tlast_0(\thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5 ),
        .s_axis_tx_tuser(s_axis_tx_tuser[0]),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(tbuf_av_min_trig),
        .\tbuf_gap_cnt_reg[0]_0 (\throttle_ctl_pipeline.reg_tkeep_reg[7] ),
        .tcfg_req_trig(tcfg_req_trig),
        .tready_thrtl_i_5_0(tready_thrtl_i_5),
        .tready_thrtl_reg_0(tready_thrtl_reg),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
  pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline tx_pipeline_inst
       (.CLK(CLK),
        .axi_in_packet(axi_in_packet),
        .axi_in_packet_reg_0(\thrtl_ctl_enabled.tx_thrl_ctl_inst_n_5 ),
        .out(out),
        .reg_disable_trn(reg_disable_trn),
        .reg_tsrc_rdy0(reg_tsrc_rdy0),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .\throttle_ctl_pipeline.reg_tdata_reg[63]_0 (\throttle_ctl_pipeline.reg_tdata_reg[63] ),
        .\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 (\throttle_ctl_pipeline.reg_tkeep_reg[7] ),
        .\throttle_ctl_pipeline.reg_tuser_reg[3]_0 (\throttle_ctl_pipeline.reg_tuser_reg[3] ),
        .\thrtl_ctl_trn_flush.reg_disable_trn_reg_0 (tready_thrtl_reg),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_tx_pipeline" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_tx_pipeline
   (trn_teof,
    trn_tsrc_rdy,
    trn_trem,
    axi_in_packet,
    reg_disable_trn,
    trn_tsof,
    \throttle_ctl_pipeline.reg_tdata_reg[63]_0 ,
    \throttle_ctl_pipeline.reg_tuser_reg[3]_0 ,
    \throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ,
    s_axis_tx_tlast,
    CLK,
    reg_tsrc_rdy0,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    axi_in_packet_reg_0,
    \thrtl_ctl_trn_flush.reg_disable_trn_reg_0 ,
    out,
    trn_tdst_rdy,
    s_axis_tx_tdata,
    s_axis_tx_tuser);
  output trn_teof;
  output trn_tsrc_rdy;
  output [0:0]trn_trem;
  output axi_in_packet;
  output reg_disable_trn;
  output trn_tsof;
  output [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63]_0 ;
  output [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3]_0 ;
  input \throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ;
  input s_axis_tx_tlast;
  input CLK;
  input reg_tsrc_rdy0;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input axi_in_packet_reg_0;
  input \thrtl_ctl_trn_flush.reg_disable_trn_reg_0 ;
  input out;
  input trn_tdst_rdy;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;

  wire CLK;
  wire axi_in_packet;
  wire axi_in_packet_reg_0;
  wire out;
  wire reg_disable_trn;
  wire reg_tsrc_rdy0;
  wire reg_tvalid;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire [63:0]\throttle_ctl_pipeline.reg_tdata_reg[63]_0 ;
  wire \throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ;
  wire [3:0]\throttle_ctl_pipeline.reg_tuser_reg[3]_0 ;
  wire \thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0 ;
  wire \thrtl_ctl_trn_flush.reg_disable_trn_reg_0 ;
  wire trn_in_packet;
  wire trn_in_packet_i_1__0_n_0;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;

  FDRE axi_in_packet_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axi_in_packet_reg_0),
        .Q(axi_in_packet),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    pcie_block_i_i_31
       (.I0(reg_tvalid),
        .I1(trn_in_packet),
        .O(trn_tsof));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[0]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [0]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[10]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [10]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[11]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [11]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[12]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [12]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[13]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [13]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[14]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [14]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[15]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [15]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[16]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [16]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[17]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [17]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[18]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [18]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[19]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [19]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[1]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [1]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[20]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [20]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[21]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [21]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[22]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [22]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[23]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [23]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[24]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [24]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[25]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [25]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[26]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [26]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[27]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [27]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[28]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [28]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[29]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [29]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[2]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [2]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[30]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [30]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[31]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [31]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[32]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [32]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[33]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [33]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[34]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [34]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[35]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [35]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[36]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [36]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[37]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [37]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[38]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [38]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[39]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [39]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[3]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [3]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[40]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [40]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[41]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [41]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[42]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [42]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[43]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [43]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[44]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [44]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[45]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [45]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[46]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [46]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[47]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [47]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[48]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [48]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[49]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [49]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[4]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [4]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[50]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [50]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[51]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [51]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[52]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [52]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[53]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [53]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[54]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [54]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[55]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [55]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[56]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [56]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[57]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [57]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[58]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [58]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[59]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [59]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[5]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [5]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[60]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [60]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[61]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [61]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[62]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [62]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[63]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [63]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[6]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [6]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[7]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [7]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[8]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [8]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tdata_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tdata[9]),
        .Q(\throttle_ctl_pipeline.reg_tdata_reg[63]_0 [9]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tkeep_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tkeep),
        .Q(trn_trem),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tlast_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tlast),
        .Q(trn_teof),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tsrc_rdy_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(reg_tsrc_rdy0),
        .Q(trn_tsrc_rdy),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tuser_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tuser[0]),
        .Q(\throttle_ctl_pipeline.reg_tuser_reg[3]_0 [0]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tuser_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tuser[1]),
        .Q(\throttle_ctl_pipeline.reg_tuser_reg[3]_0 [1]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tuser_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tuser[2]),
        .Q(\throttle_ctl_pipeline.reg_tuser_reg[3]_0 [2]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tuser_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tuser[3]),
        .Q(\throttle_ctl_pipeline.reg_tuser_reg[3]_0 [3]),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  FDRE \throttle_ctl_pipeline.reg_tvalid_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(s_axis_tx_tvalid),
        .Q(reg_tvalid),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F007F0000)) 
    \thrtl_ctl_trn_flush.reg_disable_trn_i_1 
       (.I0(s_axis_tx_tvalid),
        .I1(s_axis_tx_tlast),
        .I2(\thrtl_ctl_trn_flush.reg_disable_trn_reg_0 ),
        .I3(out),
        .I4(axi_in_packet),
        .I5(reg_disable_trn),
        .O(\thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0 ));
  FDRE \thrtl_ctl_trn_flush.reg_disable_trn_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\thrtl_ctl_trn_flush.reg_disable_trn_i_1_n_0 ),
        .Q(reg_disable_trn),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000F088F000F000)) 
    trn_in_packet_i_1__0
       (.I0(trn_tdst_rdy),
        .I1(reg_tvalid),
        .I2(out),
        .I3(trn_in_packet),
        .I4(trn_teof),
        .I5(trn_tsrc_rdy),
        .O(trn_in_packet_i_1__0_n_0));
  FDRE trn_in_packet_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_in_packet_i_1__0_n_0),
        .Q(trn_in_packet),
        .R(\throttle_ctl_pipeline.reg_tkeep_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_axi_basic_tx_thrtl_ctl" *) 
module pcie_7x_0_pcie_7x_0_axi_basic_tx_thrtl_ctl
   (reg_tcfg_gnt,
    tready_thrtl_reg_0,
    ppm_L1_thrtl,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ,
    lnk_up_thrtl,
    s_axis_tx_tlast_0,
    ppm_L1_trig,
    cfg_pm_turnoff_ok_n,
    trn_tcfg_gnt,
    reg_tsrc_rdy0,
    \tbuf_gap_cnt_reg[0]_0 ,
    tx_cfg_gnt,
    CLK,
    trn_tcfg_req,
    trn_tdst_rdy,
    tbuf_av_min_trig,
    cfg_turnoff_ok,
    ppm_L1_thrtl_reg_0,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1 ,
    lnk_up_thrtl_reg_0,
    s_axis_tx_tvalid,
    s_axis_tx_tlast,
    axi_in_packet,
    out,
    tcfg_req_trig,
    tready_thrtl_i_5_0,
    cfg_pcie_link_state,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    reg_disable_trn,
    trn_tbuf_av);
  output reg_tcfg_gnt;
  output tready_thrtl_reg_0;
  output ppm_L1_thrtl;
  output \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ;
  output lnk_up_thrtl;
  output s_axis_tx_tlast_0;
  output ppm_L1_trig;
  output cfg_pm_turnoff_ok_n;
  output trn_tcfg_gnt;
  output reg_tsrc_rdy0;
  input \tbuf_gap_cnt_reg[0]_0 ;
  input tx_cfg_gnt;
  input CLK;
  input trn_tcfg_req;
  input trn_tdst_rdy;
  input tbuf_av_min_trig;
  input cfg_turnoff_ok;
  input ppm_L1_thrtl_reg_0;
  input \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1 ;
  input lnk_up_thrtl_reg_0;
  input s_axis_tx_tvalid;
  input s_axis_tx_tlast;
  input axi_in_packet;
  input out;
  input tcfg_req_trig;
  input tready_thrtl_i_5_0;
  input [2:0]cfg_pcie_link_state;
  input [3:0]s_axis_tx_tdata;
  input [0:0]s_axis_tx_tuser;
  input reg_disable_trn;
  input [5:0]trn_tbuf_av;

  wire CLK;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1 ;
  wire axi_in_packet;
  wire [2:0]cfg_pcie_link_state;
  wire [2:0]cfg_pcie_link_state_d;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_pending;
  wire cfg_turnoff_ok_pending_i_1_n_0;
  wire cur_state;
  wire cur_state_i_2_n_0;
  wire \ecrc_pause_enabled.reg_tx_ecrc_pkt ;
  wire \ecrc_pause_enabled.reg_tx_ecrc_pkt021_out ;
  wire \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0 ;
  wire lnk_up_thrtl;
  wire lnk_up_thrtl_reg_0;
  wire next_state;
  wire out;
  wire p_2_in;
  wire pcie_block_i_i_38_n_0;
  wire ppm_L1_thrtl;
  wire ppm_L1_thrtl_reg_0;
  wire ppm_L1_trig;
  wire ppm_L23_thrtl;
  wire ppm_L23_thrtl_i_1_n_0;
  wire ppm_L23_trig;
  wire reg_axi_in_pkt;
  wire reg_axi_in_pkt_i_1_n_0;
  wire reg_disable_trn;
  wire reg_tcfg_gnt;
  wire reg_tsrc_rdy0;
  wire reg_turnoff_ok;
  wire [3:0]s_axis_tx_tdata;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tlast_0;
  wire [0:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire [5:0]tbuf_av_d;
  wire tbuf_av_gap_thrtl;
  wire tbuf_av_gap_thrtl_i_1_n_0;
  wire tbuf_av_gap_trig;
  wire tbuf_av_min_thrtl;
  wire tbuf_av_min_trig;
  wire \tbuf_gap_cnt[0]_i_1_n_0 ;
  wire \tbuf_gap_cnt_reg[0]_0 ;
  wire \tbuf_gap_cnt_reg_n_0_[0] ;
  wire tcfg_gnt_pending;
  wire tcfg_gnt_pending_i_1_n_0;
  wire [1:0]tcfg_req_cnt;
  wire \tcfg_req_cnt[0]_i_1_n_0 ;
  wire \tcfg_req_cnt[1]_i_1_n_0 ;
  wire tcfg_req_thrtl;
  wire tcfg_req_thrtl_i_1_n_0;
  wire tcfg_req_trig;
  wire tready_thrtl0;
  wire tready_thrtl_i_12_n_0;
  wire tready_thrtl_i_2_n_0;
  wire tready_thrtl_i_3_n_0;
  wire tready_thrtl_i_4_n_0;
  wire tready_thrtl_i_5_0;
  wire tready_thrtl_i_6_n_0;
  wire tready_thrtl_i_7_n_0;
  wire tready_thrtl_i_8_n_0;
  wire tready_thrtl_reg_0;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire trn_tcfg_req_d;
  wire trn_tdst_rdy;
  wire trn_tdst_rdy_d;
  wire tx_cfg_gnt;

  FDRE \L23_thrtl_ep.reg_turnoff_ok_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_turnoff_ok),
        .Q(reg_turnoff_ok),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_1 ),
        .Q(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7F40)) 
    axi_in_packet_i_1
       (.I0(s_axis_tx_tlast),
        .I1(s_axis_tx_tvalid),
        .I2(tready_thrtl_reg_0),
        .I3(axi_in_packet),
        .O(s_axis_tx_tlast_0));
  FDRE \cfg_pcie_link_state_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_pcie_link_state[0]),
        .Q(cfg_pcie_link_state_d[0]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \cfg_pcie_link_state_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_pcie_link_state[1]),
        .Q(cfg_pcie_link_state_d[1]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \cfg_pcie_link_state_d_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_pcie_link_state[2]),
        .Q(cfg_pcie_link_state_d[2]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h75553000)) 
    cfg_turnoff_ok_pending_i_1
       (.I0(cfg_pm_turnoff_ok_n),
        .I1(ppm_L23_thrtl),
        .I2(reg_turnoff_ok),
        .I3(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ),
        .I4(cfg_turnoff_ok_pending),
        .O(cfg_turnoff_ok_pending_i_1_n_0));
  FDRE cfg_turnoff_ok_pending_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cfg_turnoff_ok_pending_i_1_n_0),
        .Q(cfg_turnoff_ok_pending),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5444545555555555)) 
    cur_state_i_1__0
       (.I0(cur_state_i_2_n_0),
        .I1(cur_state),
        .I2(s_axis_tx_tlast),
        .I3(s_axis_tx_tvalid),
        .I4(reg_axi_in_pkt),
        .I5(tready_thrtl_reg_0),
        .O(next_state));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    cur_state_i_2
       (.I0(ppm_L1_thrtl),
        .I1(lnk_up_thrtl),
        .I2(tcfg_req_thrtl),
        .I3(ppm_L23_thrtl),
        .I4(tbuf_av_gap_thrtl),
        .I5(tbuf_av_min_thrtl),
        .O(cur_state_i_2_n_0));
  FDSE cur_state_reg
       (.C(CLK),
        .CE(1'b1),
        .D(next_state),
        .Q(cur_state),
        .S(\tbuf_gap_cnt_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1 
       (.I0(\ecrc_pause_enabled.reg_tx_ecrc_pkt021_out ),
        .I1(s_axis_tx_tvalid),
        .I2(s_axis_tx_tlast),
        .I3(tready_thrtl_reg_0),
        .I4(\ecrc_pause_enabled.reg_tx_ecrc_pkt ),
        .O(\ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h00001444)) 
    \ecrc_pause_enabled.reg_tx_ecrc_pkt_i_2 
       (.I0(tready_thrtl_i_7_n_0),
        .I1(s_axis_tx_tdata[2]),
        .I2(s_axis_tx_tdata[3]),
        .I3(s_axis_tx_tdata[0]),
        .I4(s_axis_tx_tlast),
        .O(\ecrc_pause_enabled.reg_tx_ecrc_pkt021_out ));
  FDRE \ecrc_pause_enabled.reg_tx_ecrc_pkt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\ecrc_pause_enabled.reg_tx_ecrc_pkt_i_1_n_0 ),
        .Q(\ecrc_pause_enabled.reg_tx_ecrc_pkt ),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDSE lnk_up_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(lnk_up_thrtl_reg_0),
        .Q(lnk_up_thrtl),
        .S(\tbuf_gap_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h20202020A0AFA0A0)) 
    pcie_block_i_i_26
       (.I0(cfg_turnoff_ok_pending),
        .I1(tcfg_gnt_pending),
        .I2(cur_state),
        .I3(pcie_block_i_i_38_n_0),
        .I4(ppm_L23_thrtl),
        .I5(tcfg_req_thrtl),
        .O(cfg_pm_turnoff_ok_n));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    pcie_block_i_i_30
       (.I0(tcfg_req_thrtl),
        .I1(pcie_block_i_i_38_n_0),
        .I2(cur_state),
        .I3(tcfg_gnt_pending),
        .O(trn_tcfg_gnt));
  LUT5 #(
    .INIT(32'hFFFF08A8)) 
    pcie_block_i_i_38
       (.I0(tready_thrtl_reg_0),
        .I1(reg_axi_in_pkt),
        .I2(s_axis_tx_tvalid),
        .I3(s_axis_tx_tlast),
        .I4(cur_state_i_2_n_0),
        .O(pcie_block_i_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    ppm_L1_thrtl_i_2
       (.I0(cfg_pcie_link_state_d[1]),
        .I1(cfg_pcie_link_state_d[2]),
        .I2(cfg_pcie_link_state_d[0]),
        .I3(cfg_pcie_link_state[0]),
        .I4(cfg_pcie_link_state[1]),
        .I5(cfg_pcie_link_state[2]),
        .O(ppm_L1_trig));
  FDRE ppm_L1_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ppm_L1_thrtl_reg_0),
        .Q(ppm_L1_thrtl),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ppm_L23_thrtl_i_1
       (.I0(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ),
        .I1(reg_turnoff_ok),
        .I2(ppm_L23_thrtl),
        .O(ppm_L23_thrtl_i_1_n_0));
  FDRE ppm_L23_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ppm_L23_thrtl_i_1_n_0),
        .Q(ppm_L23_thrtl),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00005F40)) 
    reg_axi_in_pkt_i_1
       (.I0(s_axis_tx_tlast),
        .I1(tready_thrtl_reg_0),
        .I2(s_axis_tx_tvalid),
        .I3(reg_axi_in_pkt),
        .I4(\tbuf_gap_cnt_reg[0]_0 ),
        .O(reg_axi_in_pkt_i_1_n_0));
  FDRE reg_axi_in_pkt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_axi_in_pkt_i_1_n_0),
        .Q(reg_axi_in_pkt),
        .R(1'b0));
  FDRE reg_tcfg_gnt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tx_cfg_gnt),
        .Q(reg_tcfg_gnt),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[0]),
        .Q(tbuf_av_d[0]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[1]),
        .Q(tbuf_av_d[1]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[2]),
        .Q(tbuf_av_d[2]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[3]),
        .Q(tbuf_av_d[3]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[4]),
        .Q(tbuf_av_d[4]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE \tbuf_av_d_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tbuf_av[5]),
        .Q(tbuf_av_d[5]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    tbuf_av_gap_thrtl_i_1
       (.I0(tbuf_av_gap_trig),
        .I1(\tbuf_gap_cnt_reg_n_0_[0] ),
        .I2(tbuf_av_gap_thrtl),
        .O(tbuf_av_gap_thrtl_i_1_n_0));
  FDRE tbuf_av_gap_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tbuf_av_gap_thrtl_i_1_n_0),
        .Q(tbuf_av_gap_thrtl),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE tbuf_av_min_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tbuf_av_min_trig),
        .Q(tbuf_av_min_thrtl),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tbuf_gap_cnt[0]_i_1 
       (.I0(tbuf_av_gap_thrtl),
        .I1(cur_state),
        .O(\tbuf_gap_cnt[0]_i_1_n_0 ));
  FDRE \tbuf_gap_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\tbuf_gap_cnt[0]_i_1_n_0 ),
        .Q(\tbuf_gap_cnt_reg_n_0_[0] ),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h44F44444F4F4F4F4)) 
    tcfg_gnt_pending_i_1
       (.I0(trn_tcfg_req_d),
        .I1(trn_tcfg_req),
        .I2(tcfg_gnt_pending),
        .I3(cur_state),
        .I4(pcie_block_i_i_38_n_0),
        .I5(tcfg_req_thrtl),
        .O(tcfg_gnt_pending_i_1_n_0));
  FDRE tcfg_gnt_pending_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tcfg_gnt_pending_i_1_n_0),
        .Q(tcfg_gnt_pending),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    \tcfg_req_cnt[0]_i_1 
       (.I0(trn_tcfg_req),
        .I1(trn_tcfg_req_d),
        .I2(tcfg_gnt_pending),
        .I3(tcfg_req_cnt[1]),
        .I4(tcfg_req_cnt[0]),
        .I5(\tbuf_gap_cnt_reg[0]_0 ),
        .O(\tcfg_req_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \tcfg_req_cnt[1]_i_1 
       (.I0(tcfg_req_cnt[0]),
        .I1(tcfg_req_cnt[1]),
        .I2(trn_tcfg_req),
        .I3(trn_tcfg_req_d),
        .I4(tcfg_gnt_pending),
        .O(\tcfg_req_cnt[1]_i_1_n_0 ));
  FDRE \tcfg_req_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\tcfg_req_cnt[0]_i_1_n_0 ),
        .Q(tcfg_req_cnt[0]),
        .R(1'b0));
  FDRE \tcfg_req_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\tcfg_req_cnt[1]_i_1_n_0 ),
        .Q(tcfg_req_cnt[1]),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    tcfg_req_thrtl_i_1
       (.I0(reg_tcfg_gnt),
        .I1(trn_tcfg_req),
        .I2(trn_tdst_rdy_d),
        .I3(trn_tdst_rdy),
        .I4(p_2_in),
        .I5(tcfg_req_thrtl),
        .O(tcfg_req_thrtl_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tcfg_req_thrtl_i_2
       (.I0(tcfg_req_cnt[1]),
        .I1(tcfg_req_cnt[0]),
        .O(p_2_in));
  FDRE tcfg_req_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tcfg_req_thrtl_i_1_n_0),
        .Q(tcfg_req_thrtl),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \throttle_ctl_pipeline.reg_tsrc_rdy_i_1 
       (.I0(tready_thrtl_reg_0),
        .I1(s_axis_tx_tvalid),
        .I2(out),
        .I3(reg_disable_trn),
        .O(reg_tsrc_rdy0));
  LUT6 #(
    .INIT(64'h5700570057005757)) 
    tready_thrtl_i_1
       (.I0(tready_thrtl_i_2_n_0),
        .I1(\ecrc_pause_enabled.reg_tx_ecrc_pkt ),
        .I2(tready_thrtl_i_3_n_0),
        .I3(tready_thrtl_i_4_n_0),
        .I4(tbuf_av_gap_trig),
        .I5(tready_thrtl_i_6_n_0),
        .O(tready_thrtl0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    tready_thrtl_i_12
       (.I0(tbuf_av_d[5]),
        .I1(tbuf_av_d[2]),
        .I2(trn_tbuf_av[1]),
        .I3(tbuf_av_d[3]),
        .O(tready_thrtl_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tready_thrtl_i_2
       (.I0(tready_thrtl_reg_0),
        .I1(s_axis_tx_tlast),
        .I2(s_axis_tx_tvalid),
        .O(tready_thrtl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    tready_thrtl_i_3
       (.I0(s_axis_tx_tdata[0]),
        .I1(s_axis_tx_tdata[3]),
        .I2(s_axis_tx_tdata[2]),
        .I3(tready_thrtl_i_7_n_0),
        .O(tready_thrtl_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h000008A8)) 
    tready_thrtl_i_4
       (.I0(tready_thrtl_reg_0),
        .I1(reg_axi_in_pkt),
        .I2(s_axis_tx_tvalid),
        .I3(s_axis_tx_tlast),
        .I4(cur_state),
        .O(tready_thrtl_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    tready_thrtl_i_5
       (.I0(tcfg_req_cnt[0]),
        .I1(tcfg_req_cnt[1]),
        .I2(trn_tdst_rdy),
        .I3(trn_tdst_rdy_d),
        .I4(tcfg_req_thrtl),
        .I5(tready_thrtl_i_8_n_0),
        .O(tbuf_av_gap_trig));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    tready_thrtl_i_6
       (.I0(ppm_L23_trig),
        .I1(out),
        .I2(tcfg_req_trig),
        .I3(ppm_L1_trig),
        .I4(cur_state_i_2_n_0),
        .I5(tbuf_av_min_trig),
        .O(tready_thrtl_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    tready_thrtl_i_7
       (.I0(s_axis_tx_tuser),
        .I1(s_axis_tx_tdata[1]),
        .I2(s_axis_tx_tvalid),
        .I3(tready_thrtl_reg_0),
        .I4(reg_axi_in_pkt),
        .O(tready_thrtl_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00002000)) 
    tready_thrtl_i_8
       (.I0(tready_thrtl_i_5_0),
        .I1(tbuf_av_d[4]),
        .I2(tbuf_av_d[0]),
        .I3(tbuf_av_d[1]),
        .I4(tready_thrtl_i_12_n_0),
        .I5(tready_thrtl_i_2_n_0),
        .O(tready_thrtl_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tready_thrtl_i_9
       (.I0(reg_turnoff_ok),
        .I1(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg_0 ),
        .O(ppm_L23_trig));
  FDRE tready_thrtl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tready_thrtl0),
        .Q(tready_thrtl_reg_0),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDRE trn_tcfg_req_d_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tcfg_req),
        .Q(trn_tcfg_req_d),
        .R(\tbuf_gap_cnt_reg[0]_0 ));
  FDSE trn_tdst_rdy_d_reg
       (.C(CLK),
        .CE(1'b1),
        .D(trn_tdst_rdy),
        .Q(trn_tdst_rdy_d),
        .S(\tbuf_gap_cnt_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_core_top" *) 
module pcie_7x_0_pcie_7x_0_core_top
   (pclk_sel_reg,
    mmcm_i,
    pipe_txoutclk_out,
    CLK,
    mmcm_i_i_1,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    pipe_rxdisperr,
    pipe_rxnotintable,
    Q,
    out,
    user_reset_out_reg_0,
    m_axis_rx_tvalid_reg,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    trn_tcfg_req,
    tready_thrtl_reg,
    pipe_pclk_sel_out,
    SR,
    \FSM_onehot_fsm_reg[4] ,
    pllreset_reg,
    pipe_rst_idle,
    pipe_sync_fsm_rx,
    pl_received_hot_rst,
    pl_phy_lnk_up,
    pl_ltssm_state,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_msg_received,
    cfg_received_func_lvl_rst,
    cfg_pcie_link_state,
    cfg_to_turnoff,
    \fsm_reg[3] ,
    \fsm_reg[2] ,
    \FSM_onehot_fsm_reg[7] ,
    cfg_lstatus,
    m_axis_rx_tdata,
    m_axis_rx_tuser,
    trn_tbuf_av,
    cfg_bus_number,
    cfg_msg_data,
    cfg_device_number,
    cfg_function_number,
    pipe_rst_fsm,
    gt_ch_drp_rdy,
    pipe_qrst_fsm,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pipe_tx_rate,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_sel_lnk_rate,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    pcie_drp_do,
    cfg_pmcsr_powerstate,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    pci_exp_rxn,
    pci_exp_rxp,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    pipe_rxprbscntreset,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_loopback,
    pipe_rxprbssel,
    pipe_txprbssel,
    sys_clk,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    int_pclk_sel_slave,
    qpll_qplllock,
    qpll_drp_done,
    cfg_trn_pending,
    pipe_mmcm_rst_n,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    m_axis_rx_tready,
    sys_rst_n,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    D,
    \rate_in_reg1_reg[1] ,
    cfg_mgmt_byte_en,
    ext_ch_gt_drpen,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    rx_np_ok,
    rx_np_req,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    cfg_pm_force_state,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    fc_sel,
    cfg_mgmt_di,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr);
  output pclk_sel_reg;
  output mmcm_i;
  output pipe_txoutclk_out;
  output CLK;
  output mmcm_i_i_1;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output [0:0]pipe_rxsyncdone;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [3:0]pipe_rxdisperr;
  output [3:0]pipe_rxnotintable;
  output [5:0]Q;
  output out;
  output user_reset_out_reg_0;
  output m_axis_rx_tvalid_reg;
  output [0:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output trn_tcfg_req;
  output tready_thrtl_reg;
  output [0:0]pipe_pclk_sel_out;
  output [0:0]SR;
  output [0:0]\FSM_onehot_fsm_reg[4] ;
  output [0:0]pllreset_reg;
  output pipe_rst_idle;
  output [0:0]pipe_sync_fsm_rx;
  output pl_received_hot_rst;
  output pl_phy_lnk_up;
  output [5:0]pl_ltssm_state;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_msg_received;
  output cfg_received_func_lvl_rst;
  output [2:0]cfg_pcie_link_state;
  output cfg_to_turnoff;
  output [3:0]\fsm_reg[3] ;
  output [2:0]\fsm_reg[2] ;
  output [1:0]\FSM_onehot_fsm_reg[7] ;
  output [9:0]cfg_lstatus;
  output [63:0]m_axis_rx_tdata;
  output [12:0]m_axis_rx_tuser;
  output [5:0]trn_tbuf_av;
  output [7:0]cfg_bus_number;
  output [15:0]cfg_msg_data;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output [3:0]pipe_rst_fsm;
  output [0:0]gt_ch_drp_rdy;
  output [3:0]pipe_qrst_fsm;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pipe_tx_rate;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_sel_lnk_rate;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]pcie_drp_do;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input [0:0]qpll_qplloutclk;
  input [0:0]qpll_qplloutrefclk;
  input pipe_rxprbscntreset;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]pipe_txprbssel;
  input sys_clk;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input [0:0]int_pclk_sel_slave;
  input [0:0]qpll_qplllock;
  input [0:0]qpll_drp_done;
  input cfg_trn_pending;
  input pipe_mmcm_rst_n;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input m_axis_rx_tready;
  input sys_rst_n;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input [1:0]D;
  input [1:0]\rate_in_reg1_reg[1] ;
  input [3:0]cfg_mgmt_byte_en;
  input [0:0]ext_ch_gt_drpen;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input rx_np_ok;
  input rx_np_req;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [1:0]cfg_pm_force_state;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;

  wire CLK;
  wire [1:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[4] ;
  wire [1:0]\FSM_onehot_fsm_reg[7] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \_inferred__0/store_ltssm_inferred_i_2_n_0 ;
  wire \_inferred__0/store_ltssm_inferred_i_3_n_0 ;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [5:0]cfg_ltssm_state_reg0;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [2:0]\fsm_reg[2] ;
  wire [3:0]\fsm_reg[3] ;
  wire [0:0]gt_ch_drp_rdy;
  wire gt_top_i_n_80;
  wire [0:0]int_pclk_sel_slave;
  wire jtag_sys_clk;
  wire \ltssm_reg1_reg[0]_srl2_n_0 ;
  wire \ltssm_reg1_reg[1]_srl2_n_0 ;
  wire \ltssm_reg1_reg[2]_srl2_n_0 ;
  wire \ltssm_reg1_reg[3]_srl2_n_0 ;
  wire \ltssm_reg1_reg[4]_srl2_n_0 ;
  wire \ltssm_reg1_reg[5]_srl2_n_0 ;
  wire [5:0]ltssm_reg2;
  wire [63:0]m_axis_rx_tdata;
  wire [0:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [12:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid_reg;
  wire mmcm_i;
  wire mmcm_i_i_1;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pcie_block_i_i_34_n_0;
  wire pcie_block_i_i_35_n_0;
  wire pcie_block_i_i_36_n_0;
  wire pcie_block_i_i_37_n_0;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pcie_top_i_n_16;
  wire pclk_sel_reg;
  wire [3:0]phy_rst_fsm_reg0;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [0:0]pipe_pclk_sel_out;
  wire [3:0]pipe_qrst_fsm;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire pipe_rx0_chanisaligned_gt;
  wire [1:0]pipe_rx0_char_is_k_gt;
  wire [15:0]pipe_rx0_data_gt;
  wire pipe_rx0_elec_idle_gt;
  wire pipe_rx0_phy_status_gt;
  wire pipe_rx0_polarity_gt;
  wire [2:0]pipe_rx0_status_gt;
  wire pipe_rx0_valid_gt;
  wire pipe_rx_phy_status_reg0;
  wire [2:0]pipe_rx_status_reg0;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [3:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [3:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]pipe_sync_fsm_rx;
  wire [1:0]pipe_tx0_char_is_k_gt;
  wire pipe_tx0_compliance_gt;
  wire [15:0]pipe_tx0_data_gt;
  wire pipe_tx0_elec_idle_gt;
  wire [1:0]pipe_tx0_powerdown_gt;
  wire pipe_tx0_rcvr_det_reg0;
  wire pipe_tx_deemph_gt;
  wire [2:0]pipe_tx_margin_gt;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det_gt;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_phy_lnk_up_sync;
  wire pl_phy_lnk_up_wire;
  wire pl_received_hot_rst;
  wire pl_received_hot_rst_sync;
  wire pl_received_hot_rst_wire;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire [0:0]pllreset_reg;
  wire [0:0]qpll_drp_done;
  wire [0:0]qpll_qplllock;
  wire [0:0]qpll_qplloutclk;
  wire [0:0]qpll_qplloutrefclk;
  wire [1:0]\rate_in_reg1_reg[1] ;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  (* DONT_TOUCH *) wire store_ltssm;
  wire sys_clk;
  wire sys_rst;
  wire sys_rst_n;
  wire tready_thrtl_reg;
  wire trn_lnk_up;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_req;
  wire tx_cfg_gnt;
  wire tx_err_drop;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire user_lnk_up_int;
  (* async_reg = "true" *) wire user_lnk_up_mux;
  wire user_reset_out_i_1_n_0;
  wire user_reset_out_reg_0;

  assign out = user_lnk_up_int;
  LUT2 #(
    .INIT(4'hE)) 
    \_inferred__0/store_ltssm_inferred_i_1 
       (.I0(\_inferred__0/store_ltssm_inferred_i_2_n_0 ),
        .I1(\_inferred__0/store_ltssm_inferred_i_3_n_0 ),
        .O(store_ltssm));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \_inferred__0/store_ltssm_inferred_i_2 
       (.I0(ltssm_reg2[0]),
        .I1(pl_ltssm_state[0]),
        .I2(pl_ltssm_state[2]),
        .I3(ltssm_reg2[2]),
        .I4(pl_ltssm_state[1]),
        .I5(ltssm_reg2[1]),
        .O(\_inferred__0/store_ltssm_inferred_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \_inferred__0/store_ltssm_inferred_i_3 
       (.I0(ltssm_reg2[3]),
        .I1(pl_ltssm_state[3]),
        .I2(pl_ltssm_state[5]),
        .I3(ltssm_reg2[5]),
        .I4(pl_ltssm_state[4]),
        .I5(ltssm_reg2[4]),
        .O(\_inferred__0/store_ltssm_inferred_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[0] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[0]),
        .Q(cfg_ltssm_state_reg0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[1] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[1]),
        .Q(cfg_ltssm_state_reg0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[2] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[2]),
        .Q(cfg_ltssm_state_reg0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[3] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[3]),
        .Q(cfg_ltssm_state_reg0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[4] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[4]),
        .Q(cfg_ltssm_state_reg0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[5] 
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_ltssm_state[5]),
        .Q(cfg_ltssm_state_reg0[5]),
        .R(1'b0));
  pcie_7x_0_pcie_7x_0_debug_wrapper debug_wrapper_U
       (.CLK(mmcm_i),
        .Q(phy_rst_fsm_reg0),
        .UNCONN_IN(user_reset_out_reg_0),
        .cfg_lstatus(cfg_lstatus[5:0]),
        .\cur_ltssm_st_reg[5] (cfg_ltssm_state_reg0),
        .phystatus(pipe_rx_phy_status_reg0),
        .pipe_tx0_powerdown(pipe_tx0_powerdown_gt),
        .\pre_reset_st_reg[4] (jtag_sys_clk),
        .prst_n(reset_n_reg2),
        .\rxdet_dur_reg[0] (pclk_sel_reg),
        .\rxstatus_d_reg[2] (pipe_rx_status_reg0),
        .sys_rst(sys_rst),
        .sys_rst_n(sys_rst_n),
        .txdetectrx(pipe_tx0_rcvr_det_reg0));
  pcie_7x_0_pcie_7x_0_gt_top gt_top_i
       (.CLK(pclk_sel_reg),
        .D(pipe_rxstatus),
        .\FSM_onehot_fsm_reg[4] (\FSM_onehot_fsm_reg[4] ),
        .\FSM_onehot_fsm_reg[7] (\FSM_onehot_fsm_reg[7] ),
        .Q(Q),
        .SR(SR),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[2] (\fsm_reg[2] ),
        .\fsm_reg[3] (\fsm_reg[3] ),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .\gt_rx_status_q_reg[2] (pipe_rx0_status_gt),
        .\gt_rxdata_q_reg[15] (pipe_rx0_data_gt),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .mmcm_i(CLK),
        .mmcm_i_0(mmcm_i),
        .mmcm_i_i_1(mmcm_i_i_1),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pclk_sel_reg(pipe_pclk_sel_out),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rst_idle(pipe_rst_idle),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned_gt),
        .pipe_rx0_char_is_k(pipe_rx0_char_is_k_gt),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle_gt),
        .pipe_rx0_phy_status(pipe_rx0_phy_status_gt),
        .pipe_rx0_polarity(pipe_rx0_polarity_gt),
        .pipe_rx0_valid_gt(pipe_rx0_valid_gt),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k_gt),
        .pipe_tx0_compliance(pipe_tx0_compliance_gt),
        .pipe_tx0_data(pipe_tx0_data_gt),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle_gt),
        .pipe_tx0_powerdown(pipe_tx0_powerdown_gt),
        .pipe_tx_deemph(pipe_tx_deemph_gt),
        .pipe_tx_margin(pipe_tx_margin_gt),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det_gt),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pl_ltssm_state(pl_ltssm_state),
        .pllreset_reg(pllreset_reg),
        .qpll_drp_done(qpll_drp_done),
        .qpll_qplllock(qpll_qplllock),
        .qpll_qplloutclk(qpll_qplloutclk),
        .qpll_qplloutrefclk(qpll_qplloutrefclk),
        .\rate_in_reg1_reg[1] (\rate_in_reg1_reg[1] ),
        .\rate_reg1_reg[1] (D),
        .sys_clk(sys_clk),
        .sys_rst(sys_rst),
        .sys_rst_n(gt_top_i_n_80));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG jtag_sys_clk_inst
       (.I(sys_clk),
        .O(jtag_sys_clk));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[0]),
        .Q(\ltssm_reg1_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[1]),
        .Q(\ltssm_reg1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[2]),
        .Q(\ltssm_reg1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[3]),
        .Q(\ltssm_reg1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[4]),
        .Q(\ltssm_reg1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/ltssm_reg1_reg " *) 
  (* srl_name = "inst/\inst/ltssm_reg1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_sel_reg),
        .D(pl_ltssm_state[5]),
        .Q(\ltssm_reg1_reg[5]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[0] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[0]_srl2_n_0 ),
        .Q(ltssm_reg2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[1] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[1]_srl2_n_0 ),
        .Q(ltssm_reg2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[2] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[2]_srl2_n_0 ),
        .Q(ltssm_reg2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[3] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[3]_srl2_n_0 ),
        .Q(ltssm_reg2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[4] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[4]_srl2_n_0 ),
        .Q(ltssm_reg2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[5] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[5]_srl2_n_0 ),
        .Q(ltssm_reg2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_34
       (.I0(cfg_mgmt_byte_en[3]),
        .O(pcie_block_i_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_35
       (.I0(cfg_mgmt_byte_en[2]),
        .O(pcie_block_i_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_36
       (.I0(cfg_mgmt_byte_en[1]),
        .O(pcie_block_i_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_37
       (.I0(cfg_mgmt_byte_en[0]),
        .O(pcie_block_i_i_37_n_0));
  pcie_7x_0_pcie_7x_0_pcie_top pcie_top_i
       (.CLK(mmcm_i),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msienable_0(pclk_sel_reg),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en_n({pcie_block_i_i_34_n_0,pcie_block_i_i_35_n_0,pcie_block_i_i_36_n_0,pcie_block_i_i_37_n_0}),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid_reg(m_axis_rx_tvalid_reg),
        .out(user_lnk_up_int),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned_gt),
        .pipe_rx0_char_is_k(pipe_rx0_char_is_k_gt),
        .pipe_rx0_data(pipe_rx0_data_gt),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle_gt),
        .pipe_rx0_phy_status(pipe_rx0_phy_status_gt),
        .pipe_rx0_polarity(pipe_rx0_polarity_gt),
        .pipe_rx0_status(pipe_rx0_status_gt),
        .pipe_rx0_valid(pipe_rx0_valid_gt),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k_gt),
        .pipe_tx0_compliance(pipe_tx0_compliance_gt),
        .pipe_tx0_data(pipe_tx0_data_gt),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle_gt),
        .pipe_tx0_powerdown(pipe_tx0_powerdown_gt),
        .pipe_tx_deemph(pipe_tx_deemph_gt),
        .pipe_tx_margin(pipe_tx_margin_gt),
        .pipe_tx_rate(pipe_tx_rate),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det_gt),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst_wire),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .src_in(pl_phy_lnk_up_wire),
        .sys_rst_n(gt_top_i_n_80),
        .\throttle_ctl_pipeline.reg_tkeep_reg[7] (user_reset_out_reg_0),
        .tready_thrtl_reg(tready_thrtl_reg),
        .trn_lnk_up(trn_lnk_up),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_req(trn_tcfg_req),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_err_drop(tx_err_drop),
        .user_reset_int_reg(pcie_top_i_n_16));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_single__2 phy_lnk_up_cdc
       (.dest_clk(mmcm_i),
        .dest_out(pl_phy_lnk_up_sync),
        .src_clk(pclk_sel_reg),
        .src_in(pl_phy_lnk_up_wire));
  FDRE #(
    .INIT(1'b0)) 
    \phy_rst_fsm_reg0_reg[0] 
       (.C(jtag_sys_clk),
        .CE(1'b1),
        .D(pipe_rst_fsm[0]),
        .Q(phy_rst_fsm_reg0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_rst_fsm_reg0_reg[1] 
       (.C(jtag_sys_clk),
        .CE(1'b1),
        .D(pipe_rst_fsm[1]),
        .Q(phy_rst_fsm_reg0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_rst_fsm_reg0_reg[2] 
       (.C(jtag_sys_clk),
        .CE(1'b1),
        .D(pipe_rst_fsm[2]),
        .Q(phy_rst_fsm_reg0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_rst_fsm_reg0_reg[3] 
       (.C(jtag_sys_clk),
        .CE(1'b1),
        .D(pipe_rst_fsm[3]),
        .Q(phy_rst_fsm_reg0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_rx_phy_status_reg0_reg[0] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(pipe_rx0_phy_status_gt),
        .Q(pipe_rx_phy_status_reg0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_rx_status_reg0_reg[0] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(pipe_rxstatus[0]),
        .Q(pipe_rx_status_reg0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_rx_status_reg0_reg[1] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(pipe_rxstatus[1]),
        .Q(pipe_rx_status_reg0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_rx_status_reg0_reg[2] 
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(pipe_rxstatus[2]),
        .Q(pipe_rx_status_reg0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pipe_tx0_rcvr_det_reg0_reg
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .D(pipe_tx_rcvr_det_gt),
        .Q(pipe_tx0_rcvr_det_reg0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    pl_phy_lnk_up_q_i_1
       (.I0(sys_rst_n),
        .O(sys_rst));
  FDRE pl_phy_lnk_up_q_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_phy_lnk_up_sync),
        .Q(pl_phy_lnk_up),
        .R(sys_rst));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_single pl_received_hot_rst_cdc
       (.dest_clk(mmcm_i),
        .dest_out(pl_received_hot_rst_sync),
        .src_clk(pclk_sel_reg),
        .src_in(pl_received_hot_rst_wire));
  FDRE pl_received_hot_rst_q_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pl_received_hot_rst_sync),
        .Q(pl_received_hot_rst),
        .R(sys_rst));
  (* equivalent_register_removal = "no" *) 
  FDCE reset_n_reg1_reg
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(1'b1),
        .Q(reset_n_reg1));
  FDCE reset_n_reg2_reg
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE user_lnk_up_int_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(trn_lnk_up),
        .Q(user_lnk_up_int),
        .R(sys_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE user_lnk_up_mux_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(user_lnk_up_int),
        .Q(user_lnk_up_mux),
        .R(sys_rst));
  FDPE user_reset_int_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(pcie_top_i_n_16),
        .PRE(user_reset_out_i_1_n_0),
        .Q(bridge_reset_int));
  LUT2 #(
    .INIT(4'hB)) 
    user_reset_out_i_1
       (.I0(pl_received_hot_rst),
        .I1(sys_rst_n),
        .O(user_reset_out_i_1_n_0));
  FDPE user_reset_out_reg
       (.C(mmcm_i),
        .CE(1'b1),
        .D(bridge_reset_int),
        .PRE(user_reset_out_i_1_n_0),
        .Q(user_reset_out_reg_0));
endmodule

(* IDLE_ST = "3'b000" *) (* ORIG_REF_NAME = "pcie_7x_0_debug_axi4l_s" *) (* RD_ST = "3'b101" *) 
(* RD_WT = "3'b110" *) (* S_AXI_ADDR_WIDTH = "32" *) (* S_AXI_DATA_WIDTH = "32" *) 
(* WR_DATA = "3'b010" *) (* WR_RESP = "3'b100" *) (* WR_ST = "3'b001" *) 
(* WR_WT = "3'b011" *) 
module pcie_7x_0_pcie_7x_0_debug_axi4l_s
   (AXI_aclk,
    AXI_aresetn,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_arprot,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_awprot,
    S_AXI_bresp,
    S_AXI_bready,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rvalid,
    S_AXI_rresp,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wvalid,
    S_AXI_wstrb,
    trc_rst_n,
    trc_clk,
    trc_en,
    trc_wr,
    trc_addr,
    trc_di,
    trc_do,
    trc_rdy);
  input AXI_aclk;
  input AXI_aresetn;
  (* mark_debug = "true" *) input [31:0]S_AXI_araddr;
  (* mark_debug = "true" *) output S_AXI_arready;
  (* mark_debug = "true" *) input S_AXI_arvalid;
  (* mark_debug = "true" *) input [2:0]S_AXI_arprot;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input [2:0]S_AXI_awprot;
  output [1:0]S_AXI_bresp;
  input S_AXI_bready;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output S_AXI_rvalid;
  output [1:0]S_AXI_rresp;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input S_AXI_wvalid;
  input [3:0]S_AXI_wstrb;
  output trc_rst_n;
  output trc_clk;
  (* mark_debug = "true" *) output trc_en;
  (* mark_debug = "true" *) output trc_wr;
  (* mark_debug = "true" *) output [16:0]trc_addr;
  (* mark_debug = "true" *) output [15:0]trc_di;
  (* mark_debug = "true" *) input [15:0]trc_do;
  (* mark_debug = "true" *) input trc_rdy;

  wire \<const0> ;
  wire AXI_aclk;
  wire AXI_aresetn;
  wire \FSM_sequential_cur_st[0]_i_1_n_0 ;
  wire \FSM_sequential_cur_st[1]_i_1_n_0 ;
  wire \FSM_sequential_cur_st[1]_i_2_n_0 ;
  wire \FSM_sequential_cur_st[2]_i_1_n_0 ;
  wire \FSM_sequential_cur_st[2]_i_2_n_0 ;
  wire \FSM_sequential_cur_st[2]_i_3_n_0 ;
  wire \FSM_sequential_cur_st[2]_i_4_n_0 ;
  wire \FSM_sequential_cur_st[2]_i_5_n_0 ;
  (* MARK_DEBUG *) wire [31:0]S_AXI_araddr;
  (* MARK_DEBUG *) wire [2:0]S_AXI_arprot;
  (* MARK_DEBUG *) wire S_AXI_arready;
  (* MARK_DEBUG *) wire S_AXI_arvalid;
  wire [31:0]S_AXI_awaddr;
  wire S_AXI_awready;
  wire S_AXI_awready_i_1_n_0;
  wire S_AXI_awready_i_2_n_0;
  wire S_AXI_awvalid;
  wire S_AXI_bready;
  wire S_AXI_bvalid;
  wire S_AXI_bvalid_i_1_n_0;
  wire S_AXI_rready;
  wire S_AXI_rvalid;
  wire S_AXI_rvalid_i_1_n_0;
  wire S_AXI_rvalid_i_2_n_0;
  wire S_AXI_wready;
  wire S_AXI_wready_i_1_n_0;
  wire S_AXI_wvalid;
  wire [2:0]cur_st;
  wire [0:0]nxt_st;
  (* MARK_DEBUG *) wire [16:0]trc_addr;
  wire \trc_addr[0]_i_1_n_0 ;
  wire \trc_addr[10]_i_1_n_0 ;
  wire \trc_addr[11]_i_1_n_0 ;
  wire \trc_addr[12]_i_1_n_0 ;
  wire \trc_addr[13]_i_1_n_0 ;
  wire \trc_addr[14]_i_1_n_0 ;
  wire \trc_addr[15]_i_1_n_0 ;
  wire \trc_addr[16]_i_1_n_0 ;
  wire \trc_addr[1]_i_1_n_0 ;
  wire \trc_addr[2]_i_1_n_0 ;
  wire \trc_addr[3]_i_1_n_0 ;
  wire \trc_addr[4]_i_1_n_0 ;
  wire \trc_addr[5]_i_1_n_0 ;
  wire \trc_addr[6]_i_1_n_0 ;
  wire \trc_addr[7]_i_1_n_0 ;
  wire \trc_addr[8]_i_1_n_0 ;
  wire \trc_addr[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [15:0]trc_di;
  (* MARK_DEBUG *) wire [15:0]trc_do;
  (* MARK_DEBUG *) wire trc_en;
  (* MARK_DEBUG *) wire trc_rdy;
  (* MARK_DEBUG *) wire trc_wr;

  assign S_AXI_bresp[1] = \<const0> ;
  assign S_AXI_bresp[0] = \<const0> ;
  assign S_AXI_rdata[31] = \<const0> ;
  assign S_AXI_rdata[30] = \<const0> ;
  assign S_AXI_rdata[29] = \<const0> ;
  assign S_AXI_rdata[28] = \<const0> ;
  assign S_AXI_rdata[27] = \<const0> ;
  assign S_AXI_rdata[26] = \<const0> ;
  assign S_AXI_rdata[25] = \<const0> ;
  assign S_AXI_rdata[24] = \<const0> ;
  assign S_AXI_rdata[23] = \<const0> ;
  assign S_AXI_rdata[22] = \<const0> ;
  assign S_AXI_rdata[21] = \<const0> ;
  assign S_AXI_rdata[20] = \<const0> ;
  assign S_AXI_rdata[19] = \<const0> ;
  assign S_AXI_rdata[18] = \<const0> ;
  assign S_AXI_rdata[17] = \<const0> ;
  assign S_AXI_rdata[16] = \<const0> ;
  assign S_AXI_rdata[15:0] = trc_do;
  assign S_AXI_rresp[1] = \<const0> ;
  assign S_AXI_rresp[0] = \<const0> ;
  assign trc_clk = AXI_aclk;
  assign trc_rst_n = AXI_aresetn;
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_cur_st[0]_i_1 
       (.I0(nxt_st),
        .I1(\FSM_sequential_cur_st[2]_i_4_n_0 ),
        .I2(cur_st[2]),
        .I3(\FSM_sequential_cur_st[2]_i_5_n_0 ),
        .I4(cur_st[0]),
        .O(\FSM_sequential_cur_st[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000080FFFF)) 
    \FSM_sequential_cur_st[0]_i_2 
       (.I0(S_AXI_arvalid),
        .I1(S_AXI_bvalid),
        .I2(S_AXI_bready),
        .I3(cur_st[1]),
        .I4(cur_st[2]),
        .I5(cur_st[0]),
        .O(nxt_st));
  LUT6 #(
    .INIT(64'h3A305A5A3A30F0F0)) 
    \FSM_sequential_cur_st[1]_i_1 
       (.I0(cur_st[0]),
        .I1(trc_rdy),
        .I2(cur_st[1]),
        .I3(\FSM_sequential_cur_st[1]_i_2_n_0 ),
        .I4(cur_st[2]),
        .I5(\FSM_sequential_cur_st[2]_i_5_n_0 ),
        .O(\FSM_sequential_cur_st[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_sequential_cur_st[1]_i_2 
       (.I0(S_AXI_bvalid),
        .I1(S_AXI_bready),
        .I2(cur_st[0]),
        .O(\FSM_sequential_cur_st[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFCCAF00)) 
    \FSM_sequential_cur_st[2]_i_1 
       (.I0(\FSM_sequential_cur_st[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cur_st[2]_i_3_n_0 ),
        .I2(\FSM_sequential_cur_st[2]_i_4_n_0 ),
        .I3(cur_st[2]),
        .I4(\FSM_sequential_cur_st[2]_i_5_n_0 ),
        .O(\FSM_sequential_cur_st[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \FSM_sequential_cur_st[2]_i_2 
       (.I0(cur_st[0]),
        .I1(S_AXI_arvalid),
        .I2(S_AXI_bready),
        .I3(S_AXI_bvalid),
        .I4(cur_st[1]),
        .O(\FSM_sequential_cur_st[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \FSM_sequential_cur_st[2]_i_3 
       (.I0(cur_st[1]),
        .I1(cur_st[0]),
        .I2(S_AXI_awvalid),
        .O(\FSM_sequential_cur_st[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \FSM_sequential_cur_st[2]_i_4 
       (.I0(trc_rdy),
        .I1(cur_st[1]),
        .I2(S_AXI_bvalid),
        .I3(S_AXI_bready),
        .I4(cur_st[0]),
        .O(\FSM_sequential_cur_st[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBF8)) 
    \FSM_sequential_cur_st[2]_i_5 
       (.I0(S_AXI_wvalid),
        .I1(cur_st[1]),
        .I2(cur_st[0]),
        .I3(S_AXI_awvalid),
        .I4(S_AXI_arvalid),
        .O(\FSM_sequential_cur_st[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_cur_st_reg[0] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_cur_st[0]_i_1_n_0 ),
        .Q(cur_st[0]),
        .R(S_AXI_awready_i_1_n_0));
  (* FSM_ENCODED_STATES = "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_cur_st_reg[1] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_cur_st[1]_i_1_n_0 ),
        .Q(cur_st[1]),
        .R(S_AXI_awready_i_1_n_0));
  (* FSM_ENCODED_STATES = "WR_DATA:010,WR_WT:011,WR_RESP:100,RD_WT:110,WR_ST:001,IDLE_ST:000,RD_ST:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_cur_st_reg[2] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_cur_st[2]_i_1_n_0 ),
        .Q(cur_st[2]),
        .R(S_AXI_awready_i_1_n_0));
  GND GND
       (.G(\<const0> ));
  (* KEEP = "yes" *) 
  FDRE S_AXI_arready_reg
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(trc_en),
        .Q(S_AXI_arready),
        .R(S_AXI_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    S_AXI_awready_i_1
       (.I0(AXI_aresetn),
        .O(S_AXI_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    S_AXI_awready_i_2
       (.I0(cur_st[1]),
        .I1(cur_st[0]),
        .I2(cur_st[2]),
        .O(S_AXI_awready_i_2_n_0));
  FDRE S_AXI_awready_reg
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(S_AXI_awready_i_2_n_0),
        .Q(S_AXI_awready),
        .R(S_AXI_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h2020202A20202020)) 
    S_AXI_bvalid_i_1
       (.I0(AXI_aresetn),
        .I1(S_AXI_bready),
        .I2(S_AXI_bvalid),
        .I3(cur_st[1]),
        .I4(cur_st[0]),
        .I5(cur_st[2]),
        .O(S_AXI_bvalid_i_1_n_0));
  FDRE S_AXI_bvalid_reg
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(S_AXI_bvalid_i_1_n_0),
        .Q(S_AXI_bvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2A00)) 
    S_AXI_rvalid_i_1
       (.I0(AXI_aresetn),
        .I1(S_AXI_rvalid),
        .I2(S_AXI_rready),
        .I3(S_AXI_rvalid_i_2_n_0),
        .O(S_AXI_rvalid_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    S_AXI_rvalid_i_2
       (.I0(cur_st[2]),
        .I1(cur_st[0]),
        .I2(trc_rdy),
        .I3(cur_st[1]),
        .I4(S_AXI_rvalid),
        .O(S_AXI_rvalid_i_2_n_0));
  FDRE S_AXI_rvalid_reg
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(S_AXI_rvalid_i_1_n_0),
        .Q(S_AXI_rvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0088008800882088)) 
    S_AXI_wready_i_1
       (.I0(AXI_aresetn),
        .I1(S_AXI_wready),
        .I2(cur_st[1]),
        .I3(S_AXI_wvalid),
        .I4(cur_st[0]),
        .I5(cur_st[2]),
        .O(S_AXI_wready_i_1_n_0));
  FDRE S_AXI_wready_reg
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(S_AXI_wready_i_1_n_0),
        .Q(S_AXI_wready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(trc_wr));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(trc_di[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(trc_di[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(trc_di[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(trc_di[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(trc_di[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(trc_di[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(trc_di[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(trc_di[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(trc_di[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(trc_di[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(trc_di[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(trc_di[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(trc_di[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(trc_di[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(trc_di[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(trc_di[7]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[0]_i_1 
       (.I0(S_AXI_araddr[0]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[0]),
        .I4(cur_st[0]),
        .I5(trc_addr[0]),
        .O(\trc_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[10]_i_1 
       (.I0(S_AXI_araddr[10]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[10]),
        .I4(cur_st[0]),
        .I5(trc_addr[10]),
        .O(\trc_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[11]_i_1 
       (.I0(S_AXI_araddr[11]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[11]),
        .I4(cur_st[0]),
        .I5(trc_addr[11]),
        .O(\trc_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[12]_i_1 
       (.I0(S_AXI_araddr[12]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[12]),
        .I4(cur_st[0]),
        .I5(trc_addr[12]),
        .O(\trc_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[13]_i_1 
       (.I0(S_AXI_araddr[13]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[13]),
        .I4(cur_st[0]),
        .I5(trc_addr[13]),
        .O(\trc_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[14]_i_1 
       (.I0(S_AXI_araddr[14]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[14]),
        .I4(cur_st[0]),
        .I5(trc_addr[14]),
        .O(\trc_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[15]_i_1 
       (.I0(S_AXI_araddr[15]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[15]),
        .I4(cur_st[0]),
        .I5(trc_addr[15]),
        .O(\trc_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[16]_i_1 
       (.I0(S_AXI_araddr[16]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[16]),
        .I4(cur_st[0]),
        .I5(trc_addr[16]),
        .O(\trc_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[1]_i_1 
       (.I0(S_AXI_araddr[1]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[1]),
        .I4(cur_st[0]),
        .I5(trc_addr[1]),
        .O(\trc_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[2]_i_1 
       (.I0(S_AXI_araddr[2]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[2]),
        .I4(cur_st[0]),
        .I5(trc_addr[2]),
        .O(\trc_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[3]_i_1 
       (.I0(S_AXI_araddr[3]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[3]),
        .I4(cur_st[0]),
        .I5(trc_addr[3]),
        .O(\trc_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[4]_i_1 
       (.I0(S_AXI_araddr[4]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[4]),
        .I4(cur_st[0]),
        .I5(trc_addr[4]),
        .O(\trc_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[5]_i_1 
       (.I0(S_AXI_araddr[5]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[5]),
        .I4(cur_st[0]),
        .I5(trc_addr[5]),
        .O(\trc_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[6]_i_1 
       (.I0(S_AXI_araddr[6]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[6]),
        .I4(cur_st[0]),
        .I5(trc_addr[6]),
        .O(\trc_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[7]_i_1 
       (.I0(S_AXI_araddr[7]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[7]),
        .I4(cur_st[0]),
        .I5(trc_addr[7]),
        .O(\trc_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[8]_i_1 
       (.I0(S_AXI_araddr[8]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[8]),
        .I4(cur_st[0]),
        .I5(trc_addr[8]),
        .O(\trc_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \trc_addr[9]_i_1 
       (.I0(S_AXI_araddr[9]),
        .I1(cur_st[2]),
        .I2(cur_st[1]),
        .I3(S_AXI_awaddr[9]),
        .I4(cur_st[0]),
        .I5(trc_addr[9]),
        .O(\trc_addr[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[0] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[0]_i_1_n_0 ),
        .Q(trc_addr[0]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[10] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[10]_i_1_n_0 ),
        .Q(trc_addr[10]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[11] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[11]_i_1_n_0 ),
        .Q(trc_addr[11]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[12] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[12]_i_1_n_0 ),
        .Q(trc_addr[12]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[13] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[13]_i_1_n_0 ),
        .Q(trc_addr[13]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[14] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[14]_i_1_n_0 ),
        .Q(trc_addr[14]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[15] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[15]_i_1_n_0 ),
        .Q(trc_addr[15]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[16] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[16]_i_1_n_0 ),
        .Q(trc_addr[16]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[1] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[1]_i_1_n_0 ),
        .Q(trc_addr[1]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[2] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[2]_i_1_n_0 ),
        .Q(trc_addr[2]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[3] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[3]_i_1_n_0 ),
        .Q(trc_addr[3]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[4] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[4]_i_1_n_0 ),
        .Q(trc_addr[4]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[5] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[5]_i_1_n_0 ),
        .Q(trc_addr[5]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[6] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[6]_i_1_n_0 ),
        .Q(trc_addr[6]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[7] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[7]_i_1_n_0 ),
        .Q(trc_addr[7]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[8] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[8]_i_1_n_0 ),
        .Q(trc_addr[8]),
        .R(S_AXI_awready_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE \trc_addr_reg[9] 
       (.C(AXI_aclk),
        .CE(1'b1),
        .D(\trc_addr[9]_i_1_n_0 ),
        .Q(trc_addr[9]),
        .R(S_AXI_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    trc_en_inferred_i_1
       (.I0(cur_st[1]),
        .I1(cur_st[0]),
        .I2(cur_st[2]),
        .O(trc_en));
endmodule

(* C_CORE_MAJOR_VER = "1" *) (* C_CORE_MINOR_VER = "0" *) (* C_MAJOR_VERSION = "2016" *) 
(* C_MINOR_VERSION = "1" *) (* C_XSDB_CG_ALPHA_VER = "16'b0000000000000000" *) (* C_XSDB_CG_VER = "16'b0000000000000000" *) 
(* C_XSDB_CORE_TYPE = "16'b0000000000001001" *) (* C_XSDB_CSE_DRV_VER = "16'b0000000000000001" *) (* C_XSDB_EDA_VER = "16'b0001000000000001" *) 
(* C_XSDB_NEXT_SLAVE = "16'b0000000000000000" *) (* C_XSDB_SLAVE_TYPE = "16'b0000100100000001" *) (* LTSSM_ST_WIDTH = "6" *) 
(* LTSSM_TMEM_AWIDTH = "9" *) (* LTSSM_WDATA_WIDTH = "16" *) (* MAX_NUM_LTSSM_TRACE = "512" *) 
(* MAX_NUM_RXDET_TRACE = "4" *) (* NUM_RESET_STATE = "32" *) (* ORIG_REF_NAME = "pcie_7x_0_debug_probes" *) 
(* PHY_LANE = "1" *) (* RST_ST_TRC_DWIDTH = "16" *) (* RXDET_TRACE_DWIDTH = "16" *) 
(* RXDET_TRACE_MEM_AWIDTH = "2" *) 
module pcie_7x_0_pcie_7x_0_debug_probes
   (user_clk,
    sys_rst,
    sys_clk,
    user_reset,
    reset_state,
    ltssm,
    cfg_negotiated_width,
    cfg_current_speed,
    pclk,
    prst_n,
    txdetectrx,
    powerdown,
    phystatus,
    rxstatus,
    trc_rst_n,
    trc_clk,
    trc_en,
    trc_addr,
    trc_do,
    trc_rdy);
  input user_clk;
  input sys_rst;
  input sys_clk;
  input user_reset;
  input [4:0]reset_state;
  input [5:0]ltssm;
  input [3:0]cfg_negotiated_width;
  input [2:0]cfg_current_speed;
  input pclk;
  input prst_n;
  input txdetectrx;
  input [1:0]powerdown;
  input [0:0]phystatus;
  input [2:0]rxstatus;
  input trc_rst_n;
  input trc_clk;
  input trc_en;
  input [16:0]trc_addr;
  output [15:0]trc_do;
  output trc_rdy;

  wire [4:0]address_a_reg;
  wire [2:0]cfg_current_speed;
  wire [2:0]cfg_current_speed_sync;
  wire [3:0]cfg_negotiated_width;
  wire [3:0]cfg_negotiated_width_sync;
  wire cur_ltssm_st2;
  wire \cur_ltssm_st[0]_i_1_n_0 ;
  wire \cur_ltssm_st[1]_i_1_n_0 ;
  wire \cur_ltssm_st[2]_i_1_n_0 ;
  wire \cur_ltssm_st[3]_i_1_n_0 ;
  wire \cur_ltssm_st[4]_i_1_n_0 ;
  wire \cur_ltssm_st[5]_i_1_n_0 ;
  wire [4:0]cur_reset_st;
  wire [12:0]data0;
  wire [15:0]\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] ;
  wire \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0 ;
  wire [5:0]ltssm;
  (* MARK_DEBUG *) wire [8:0]ltssm_mem_raddr;
  (* MARK_DEBUG *) wire ltssm_mem_rd;
  (* MARK_DEBUG *) wire [15:0]ltssm_mem_rdata;
  (* MARK_DEBUG *) wire [8:0]ltssm_mem_waddr;
  (* MARK_DEBUG *) wire [15:0]ltssm_mem_wdata;
  (* MARK_DEBUG *) wire ltssm_mem_wr;
  wire ltssm_mem_wr_inferred_i_2_n_0;
  wire ltssm_mem_wr_inferred_i_3_n_0;
  wire \ltssm_trace_cnt[8]_i_3_n_0 ;
  wire \ltssm_trace_cnt[8]_i_4_n_0 ;
  wire ltssm_trace_cnt_reg0;
  wire [8:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_1_in;
  wire p_7_in;
  wire pclk;
  wire [0:0]phystatus;
  wire [1:0]powerdown;
  wire \pre_ltssm_st[0]_i_1_n_0 ;
  wire \pre_ltssm_st[1]_i_1_n_0 ;
  wire \pre_ltssm_st[2]_i_1_n_0 ;
  wire \pre_ltssm_st[3]_i_1_n_0 ;
  wire \pre_ltssm_st[4]_i_1_n_0 ;
  wire \pre_ltssm_st[5]_i_1_n_0 ;
  wire \pre_ltssm_st[5]_i_2_n_0 ;
  wire [4:0]pre_reset_st;
  wire prst_n;
  wire reset_st_en;
  wire [15:0]reset_st_trc;
  wire [4:0]reset_state;
  wire reset_state_mem_inst_i_3_n_0;
  wire rxdet_dur1;
  wire \rxdet_dur[7]_i_1_n_0 ;
  wire \rxdet_dur[7]_i_3_n_0 ;
  wire [7:0]rxdet_dur_reg;
  wire [1:0]rxdet_iter_cnt;
  wire \rxdet_iter_cnt[0]_i_1_n_0 ;
  wire \rxdet_iter_cnt[1]_i_1_n_0 ;
  wire [15:0]\rxdet_lane_trace[0] ;
  wire rxdet_lane_wen;
  wire rxdet_on_d;
  wire rxdet_phystatus_rcved;
  wire [2:0]rxstatus;
  wire [2:0]rxstatus_d;
  wire sys_clk;
  wire sys_rst;
  wire [16:9]\^trc_addr ;
  wire trc_clk;
  wire [15:0]trc_do;
  wire trc_en;
  wire trc_rd_wdn1;
  wire \trc_rd_wdn[1]_i_1_n_0 ;
  wire \trc_rd_wdn[2]_i_1_n_0 ;
  wire \trc_rd_wdn[3]_i_1_n_0 ;
  wire \trc_rd_wdn_reg_n_0_[0] ;
  wire \trc_rd_wdn_reg_n_0_[1] ;
  wire [0:0]trc_rdt_muxed;
  wire trc_rdt_muxed1;
  wire \trc_rdt_reg[0]_i_1_n_0 ;
  wire \trc_rdt_reg[0]_i_4_n_0 ;
  wire \trc_rdt_reg[10]_i_1_n_0 ;
  wire \trc_rdt_reg[10]_i_2_n_0 ;
  wire \trc_rdt_reg[11]_i_1_n_0 ;
  wire \trc_rdt_reg[11]_i_3_n_0 ;
  wire \trc_rdt_reg[12]_i_1_n_0 ;
  wire \trc_rdt_reg[12]_i_3_n_0 ;
  wire \trc_rdt_reg[13]_i_1_n_0 ;
  wire \trc_rdt_reg[13]_i_2_n_0 ;
  wire \trc_rdt_reg[13]_i_3_n_0 ;
  wire \trc_rdt_reg[14]_i_1_n_0 ;
  wire \trc_rdt_reg[14]_i_2_n_0 ;
  wire \trc_rdt_reg[15]_i_10_n_0 ;
  wire \trc_rdt_reg[15]_i_1_n_0 ;
  wire \trc_rdt_reg[15]_i_2_n_0 ;
  wire \trc_rdt_reg[15]_i_3_n_0 ;
  wire \trc_rdt_reg[15]_i_5_n_0 ;
  wire \trc_rdt_reg[15]_i_6_n_0 ;
  wire \trc_rdt_reg[15]_i_7_n_0 ;
  wire \trc_rdt_reg[15]_i_8_n_0 ;
  wire \trc_rdt_reg[15]_i_9_n_0 ;
  wire \trc_rdt_reg[1]_i_1_n_0 ;
  wire \trc_rdt_reg[1]_i_2_n_0 ;
  wire \trc_rdt_reg[1]_i_3_n_0 ;
  wire \trc_rdt_reg[2]_i_1_n_0 ;
  wire \trc_rdt_reg[2]_i_2_n_0 ;
  wire \trc_rdt_reg[2]_i_3_n_0 ;
  wire \trc_rdt_reg[3]_i_1_n_0 ;
  wire \trc_rdt_reg[3]_i_2_n_0 ;
  wire \trc_rdt_reg[3]_i_3_n_0 ;
  wire \trc_rdt_reg[3]_i_4_n_0 ;
  wire \trc_rdt_reg[4]_i_1_n_0 ;
  wire \trc_rdt_reg[4]_i_2_n_0 ;
  wire \trc_rdt_reg[5]_i_1_n_0 ;
  wire \trc_rdt_reg[5]_i_2_n_0 ;
  wire \trc_rdt_reg[6]_i_1_n_0 ;
  wire \trc_rdt_reg[6]_i_2_n_0 ;
  wire \trc_rdt_reg[7]_i_1_n_0 ;
  wire \trc_rdt_reg[7]_i_2_n_0 ;
  wire \trc_rdt_reg[8]_i_1_n_0 ;
  wire \trc_rdt_reg[8]_i_2_n_0 ;
  wire \trc_rdt_reg[8]_i_3_n_0 ;
  wire \trc_rdt_reg[9]_i_1_n_0 ;
  wire \trc_rdt_reg[9]_i_2_n_0 ;
  wire trc_rdy;
  wire trc_rst_n;
  wire txdetectrx;
  wire user_clk;
  wire [15:0]\NLW_genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_douta_UNCONNECTED ;
  wire NLW_ltssm_trace_mem_inst_dbiterrb_UNCONNECTED;
  wire NLW_ltssm_trace_mem_inst_sbiterrb_UNCONNECTED;
  wire [15:0]NLW_reset_state_mem_inst_douta_UNCONNECTED;

  assign \^trc_addr [16:9] = trc_addr[16:9];
  assign ltssm_mem_raddr = trc_addr[8:0];
  LUT1 #(
    .INIT(2'h1)) 
    \address_a[0]_i_1 
       (.I0(address_a_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \address_a[1]_i_1 
       (.I0(address_a_reg[0]),
        .I1(address_a_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \address_a[2]_i_1 
       (.I0(address_a_reg[0]),
        .I1(address_a_reg[1]),
        .I2(address_a_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \address_a[3]_i_1 
       (.I0(address_a_reg[1]),
        .I1(address_a_reg[0]),
        .I2(address_a_reg[2]),
        .I3(address_a_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \address_a[4]_i_1 
       (.I0(address_a_reg[2]),
        .I1(address_a_reg[0]),
        .I2(address_a_reg[1]),
        .I3(address_a_reg[3]),
        .I4(address_a_reg[4]),
        .O(p_0_in__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \address_a_reg[0] 
       (.C(sys_clk),
        .CE(reset_st_en),
        .CLR(sys_rst),
        .D(p_0_in__0[0]),
        .Q(address_a_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \address_a_reg[1] 
       (.C(sys_clk),
        .CE(reset_st_en),
        .CLR(sys_rst),
        .D(p_0_in__0[1]),
        .Q(address_a_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \address_a_reg[2] 
       (.C(sys_clk),
        .CE(reset_st_en),
        .CLR(sys_rst),
        .D(p_0_in__0[2]),
        .Q(address_a_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \address_a_reg[3] 
       (.C(sys_clk),
        .CE(reset_st_en),
        .CLR(sys_rst),
        .D(p_0_in__0[3]),
        .Q(address_a_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \address_a_reg[4] 
       (.C(sys_clk),
        .CE(reset_st_en),
        .CLR(sys_rst),
        .D(p_0_in__0[4]),
        .Q(address_a_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \cur_ltssm_st[0]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[0]),
        .O(\cur_ltssm_st[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cur_ltssm_st[1]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[1]),
        .O(\cur_ltssm_st[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cur_ltssm_st[2]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[2]),
        .O(\cur_ltssm_st[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cur_ltssm_st[3]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[3]),
        .O(\cur_ltssm_st[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cur_ltssm_st[4]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[4]),
        .O(\cur_ltssm_st[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cur_ltssm_st[5]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm[5]),
        .O(\cur_ltssm_st[5]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[0]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[1]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[2]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[3]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[4]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_ltssm_st_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\cur_ltssm_st[5]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[13]));
  FDPE #(
    .INIT(1'b0)) 
    \cur_reset_st_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(reset_state[0]),
        .PRE(sys_rst),
        .Q(cur_reset_st[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_reset_st_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_state[1]),
        .Q(cur_reset_st[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_reset_st_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_state[2]),
        .Q(cur_reset_st[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_reset_st_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_state[3]),
        .Q(cur_reset_st[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_reset_st_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_state[4]),
        .Q(cur_reset_st[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_array_single__parameterized0 cur_speed_xpm_cdc_array_single_inst
       (.dest_clk(trc_clk),
        .dest_out(cfg_current_speed_sync),
        .src_clk(user_clk),
        .src_in(cfg_current_speed));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][0] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [0]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [0]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][10] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [10]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [10]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][11] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [11]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [11]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][12] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [12]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [12]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][13] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [13]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [13]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][14] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [14]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [14]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][15] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [15]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [15]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][1] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [1]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [1]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][2] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [2]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [2]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][3] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [3]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [3]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][4] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [4]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [4]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][5] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [5]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [5]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][6] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [6]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [6]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][7] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [7]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [7]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][8] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [8]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [8]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0][9] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\rxdet_lane_trace[0] [9]),
        .Q(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [9]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1 
       (.I0(phystatus),
        .I1(txdetectrx),
        .I2(powerdown[0]),
        .I3(powerdown[1]),
        .I4(rxdet_phystatus_rcved),
        .O(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0 ));
  FDRE \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_phystatus_rcved[0]_i_1_n_0 ),
        .Q(rxdet_phystatus_rcved),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* CLOCKING_MODE = "1" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_SIZE = "64" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "1" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "16'b0000000000000000" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_memory_dpdistram \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst 
       (.addra(rxdet_iter_cnt),
        .addrb(ltssm_mem_raddr[1:0]),
        .clka(pclk),
        .clkb(trc_clk),
        .dina({rxdet_dur_reg,1'b0,1'b0,1'b0,phystatus,1'b0,rxstatus_d}),
        .douta(\NLW_genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_douta_UNCONNECTED [15:0]),
        .doutb(\rxdet_lane_trace[0] ),
        .ena(rxdet_lane_wen),
        .enb(ltssm_mem_rd),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(rxdet_dur1),
        .rstb(\trc_rdt_reg[15]_i_1_n_0 ),
        .wea(rxdet_lane_wen));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_i_1 
       (.I0(prst_n),
        .O(rxdet_dur1));
  LUT6 #(
    .INIT(64'h3030AA3030303030)) 
    \genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst_i_2 
       (.I0(phystatus),
        .I1(rxdet_phystatus_rcved),
        .I2(rxdet_on_d),
        .I3(powerdown[1]),
        .I4(powerdown[0]),
        .I5(txdetectrx),
        .O(rxdet_lane_wen));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ltssm_mem_wdata[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ltssm_mem_wdata[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ltssm_mem_wdata[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ltssm_mem_wdata[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ltssm_mem_wr_inferred_i_1
       (.I0(ltssm_mem_wr_inferred_i_2_n_0),
        .I1(ltssm_mem_wdata[11]),
        .I2(ltssm_mem_wdata[3]),
        .I3(ltssm_mem_wdata[10]),
        .I4(ltssm_mem_wdata[2]),
        .I5(ltssm_mem_wr_inferred_i_3_n_0),
        .O(ltssm_mem_wr));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ltssm_mem_wr_inferred_i_2
       (.I0(ltssm_mem_wdata[9]),
        .I1(ltssm_mem_wdata[1]),
        .I2(ltssm_mem_wdata[8]),
        .I3(ltssm_mem_wdata[0]),
        .O(ltssm_mem_wr_inferred_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ltssm_mem_wr_inferred_i_3
       (.I0(ltssm_mem_wdata[13]),
        .I1(ltssm_mem_wdata[5]),
        .I2(ltssm_mem_wdata[12]),
        .I3(ltssm_mem_wdata[4]),
        .O(ltssm_mem_wr_inferred_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ltssm_trace_cnt[0]_i_1 
       (.I0(ltssm_mem_waddr[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ltssm_trace_cnt[1]_i_1 
       (.I0(ltssm_mem_waddr[0]),
        .I1(ltssm_mem_waddr[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ltssm_trace_cnt[2]_i_1 
       (.I0(ltssm_mem_waddr[0]),
        .I1(ltssm_mem_waddr[1]),
        .I2(ltssm_mem_waddr[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ltssm_trace_cnt[3]_i_1 
       (.I0(ltssm_mem_waddr[1]),
        .I1(ltssm_mem_waddr[0]),
        .I2(ltssm_mem_waddr[2]),
        .I3(ltssm_mem_waddr[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ltssm_trace_cnt[4]_i_1 
       (.I0(ltssm_mem_waddr[2]),
        .I1(ltssm_mem_waddr[0]),
        .I2(ltssm_mem_waddr[1]),
        .I3(ltssm_mem_waddr[3]),
        .I4(ltssm_mem_waddr[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ltssm_trace_cnt[5]_i_1 
       (.I0(ltssm_mem_waddr[3]),
        .I1(ltssm_mem_waddr[1]),
        .I2(ltssm_mem_waddr[0]),
        .I3(ltssm_mem_waddr[2]),
        .I4(ltssm_mem_waddr[4]),
        .I5(ltssm_mem_waddr[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \ltssm_trace_cnt[6]_i_1 
       (.I0(\ltssm_trace_cnt[8]_i_4_n_0 ),
        .I1(ltssm_mem_waddr[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ltssm_trace_cnt[7]_i_1 
       (.I0(\ltssm_trace_cnt[8]_i_4_n_0 ),
        .I1(ltssm_mem_waddr[6]),
        .I2(ltssm_mem_waddr[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \ltssm_trace_cnt[8]_i_1 
       (.I0(ltssm_mem_wr),
        .I1(ltssm_mem_waddr[6]),
        .I2(ltssm_mem_waddr[5]),
        .I3(ltssm_mem_waddr[4]),
        .I4(ltssm_mem_waddr[3]),
        .I5(\ltssm_trace_cnt[8]_i_3_n_0 ),
        .O(ltssm_trace_cnt_reg0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ltssm_trace_cnt[8]_i_2 
       (.I0(ltssm_mem_waddr[6]),
        .I1(\ltssm_trace_cnt[8]_i_4_n_0 ),
        .I2(ltssm_mem_waddr[7]),
        .I3(ltssm_mem_waddr[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ltssm_trace_cnt[8]_i_3 
       (.I0(ltssm_mem_waddr[0]),
        .I1(ltssm_mem_waddr[1]),
        .I2(ltssm_mem_waddr[2]),
        .I3(ltssm_mem_waddr[8]),
        .I4(ltssm_mem_waddr[7]),
        .O(\ltssm_trace_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ltssm_trace_cnt[8]_i_4 
       (.I0(ltssm_mem_waddr[5]),
        .I1(ltssm_mem_waddr[3]),
        .I2(ltssm_mem_waddr[1]),
        .I3(ltssm_mem_waddr[0]),
        .I4(ltssm_mem_waddr[2]),
        .I5(ltssm_mem_waddr[4]),
        .O(\ltssm_trace_cnt[8]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[0] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[0]),
        .Q(ltssm_mem_waddr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[1] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[1]),
        .Q(ltssm_mem_waddr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[2] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[2]),
        .Q(ltssm_mem_waddr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[3] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[3]),
        .Q(ltssm_mem_waddr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[4] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[4]),
        .Q(ltssm_mem_waddr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[5] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[5]),
        .Q(ltssm_mem_waddr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[6] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[6]),
        .Q(ltssm_mem_waddr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[7] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[7]),
        .Q(ltssm_mem_waddr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ltssm_trace_cnt_reg[8] 
       (.C(user_clk),
        .CE(ltssm_trace_cnt_reg0),
        .CLR(sys_rst),
        .D(p_0_in[8]),
        .Q(ltssm_mem_waddr[8]));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "blockram" *) 
  (* MEMORY_SIZE = "8192" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "2" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "2" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_MODE_B = "no_change" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_memory_sdpram ltssm_trace_mem_inst
       (.addra(ltssm_mem_waddr),
        .addrb(ltssm_mem_raddr),
        .clka(user_clk),
        .clkb(trc_clk),
        .dbiterrb(NLW_ltssm_trace_mem_inst_dbiterrb_UNCONNECTED),
        .dina(ltssm_mem_wdata),
        .doutb(ltssm_mem_rdata),
        .ena(ltssm_mem_wr),
        .enb(ltssm_mem_rd),
        .injectdbiterra(1'b0),
        .injectsbiterra(1'b0),
        .regceb(1'b1),
        .rstb(\trc_rdt_reg[15]_i_1_n_0 ),
        .sbiterrb(NLW_ltssm_trace_mem_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(ltssm_mem_wr));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_array_single negotiated_width_xpm_cdc_array_single_inst
       (.dest_clk(trc_clk),
        .dest_out(cfg_negotiated_width_sync),
        .src_clk(user_clk),
        .src_in(cfg_negotiated_width));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \pre_ltssm_st[0]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[8]),
        .O(\pre_ltssm_st[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \pre_ltssm_st[1]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[9]),
        .O(\pre_ltssm_st[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \pre_ltssm_st[2]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[10]),
        .O(\pre_ltssm_st[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \pre_ltssm_st[3]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[11]),
        .O(\pre_ltssm_st[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \pre_ltssm_st[4]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[12]),
        .O(\pre_ltssm_st[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \pre_ltssm_st[5]_i_1 
       (.I0(\pre_ltssm_st[5]_i_2_n_0 ),
        .I1(cur_ltssm_st2),
        .I2(ltssm_mem_wdata[13]),
        .O(\pre_ltssm_st[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \pre_ltssm_st[5]_i_2 
       (.I0(ltssm_mem_wdata[10]),
        .I1(ltssm_mem_wdata[11]),
        .I2(ltssm_mem_wdata[8]),
        .I3(ltssm_mem_wdata[9]),
        .I4(ltssm_mem_wdata[13]),
        .I5(ltssm_mem_wdata[12]),
        .O(\pre_ltssm_st[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pre_ltssm_st[5]_i_3 
       (.I0(ltssm[4]),
        .I1(ltssm[1]),
        .I2(ltssm[3]),
        .I3(ltssm[2]),
        .I4(ltssm[0]),
        .I5(ltssm[5]),
        .O(cur_ltssm_st2));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[0]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[1]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[2]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[3]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[4]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_ltssm_st_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(\pre_ltssm_st[5]_i_1_n_0 ),
        .Q(ltssm_mem_wdata[5]));
  FDPE #(
    .INIT(1'b0)) 
    \pre_reset_st_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(cur_reset_st[0]),
        .PRE(sys_rst),
        .Q(pre_reset_st[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_reset_st_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(cur_reset_st[1]),
        .Q(pre_reset_st[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_reset_st_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(cur_reset_st[2]),
        .Q(pre_reset_st[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_reset_st_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(cur_reset_st[3]),
        .Q(pre_reset_st[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pre_reset_st_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(cur_reset_st[4]),
        .Q(pre_reset_st[4]));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* CLOCKING_MODE = "1" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "1" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "16'b0000000000000000" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_memory_dpdistram__parameterized0 reset_state_mem_inst
       (.addra(address_a_reg),
        .addrb(ltssm_mem_raddr[4:0]),
        .clka(sys_clk),
        .clkb(trc_clk),
        .dina({1'b0,1'b0,1'b0,pre_reset_st,1'b0,1'b0,1'b0,cur_reset_st}),
        .douta(NLW_reset_state_mem_inst_douta_UNCONNECTED[15:0]),
        .doutb(reset_st_trc),
        .ena(reset_st_en),
        .enb(ltssm_mem_rd),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(sys_rst),
        .rstb(\trc_rdt_reg[15]_i_1_n_0 ),
        .wea(reset_st_en));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    reset_state_mem_inst_i_1
       (.I0(reset_state_mem_inst_i_3_n_0),
        .I1(pre_reset_st[2]),
        .I2(cur_reset_st[2]),
        .I3(pre_reset_st[3]),
        .I4(cur_reset_st[3]),
        .O(reset_st_en));
  LUT3 #(
    .INIT(8'hFE)) 
    reset_state_mem_inst_i_2
       (.I0(\trc_rd_wdn_reg_n_0_[0] ),
        .I1(\trc_rd_wdn_reg_n_0_[1] ),
        .I2(p_1_in),
        .O(ltssm_mem_rd));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    reset_state_mem_inst_i_3
       (.I0(pre_reset_st[0]),
        .I1(cur_reset_st[0]),
        .I2(pre_reset_st[1]),
        .I3(cur_reset_st[1]),
        .I4(cur_reset_st[4]),
        .I5(pre_reset_st[4]),
        .O(reset_state_mem_inst_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxdet_dur[0]_i_1 
       (.I0(rxdet_dur_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxdet_dur[1]_i_1 
       (.I0(rxdet_dur_reg[0]),
        .I1(rxdet_dur_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxdet_dur[2]_i_1 
       (.I0(rxdet_dur_reg[0]),
        .I1(rxdet_dur_reg[1]),
        .I2(rxdet_dur_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxdet_dur[3]_i_1 
       (.I0(rxdet_dur_reg[1]),
        .I1(rxdet_dur_reg[0]),
        .I2(rxdet_dur_reg[2]),
        .I3(rxdet_dur_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rxdet_dur[4]_i_1 
       (.I0(rxdet_dur_reg[2]),
        .I1(rxdet_dur_reg[0]),
        .I2(rxdet_dur_reg[1]),
        .I3(rxdet_dur_reg[3]),
        .I4(rxdet_dur_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rxdet_dur[5]_i_1 
       (.I0(rxdet_dur_reg[3]),
        .I1(rxdet_dur_reg[1]),
        .I2(rxdet_dur_reg[0]),
        .I3(rxdet_dur_reg[2]),
        .I4(rxdet_dur_reg[4]),
        .I5(rxdet_dur_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxdet_dur[6]_i_1 
       (.I0(\rxdet_dur[7]_i_3_n_0 ),
        .I1(rxdet_dur_reg[6]),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \rxdet_dur[7]_i_1 
       (.I0(rxdet_on_d),
        .I1(txdetectrx),
        .I2(powerdown[0]),
        .I3(powerdown[1]),
        .I4(prst_n),
        .O(\rxdet_dur[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxdet_dur[7]_i_2 
       (.I0(\rxdet_dur[7]_i_3_n_0 ),
        .I1(rxdet_dur_reg[6]),
        .I2(rxdet_dur_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxdet_dur[7]_i_3 
       (.I0(rxdet_dur_reg[5]),
        .I1(rxdet_dur_reg[3]),
        .I2(rxdet_dur_reg[1]),
        .I3(rxdet_dur_reg[0]),
        .I4(rxdet_dur_reg[2]),
        .I5(rxdet_dur_reg[4]),
        .O(\rxdet_dur[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rxdet_dur_reg[0]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rxdet_dur_reg[1]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rxdet_dur_reg[2]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rxdet_dur_reg[3]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(rxdet_dur_reg[4]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(rxdet_dur_reg[5]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(rxdet_dur_reg[6]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_dur_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(rxdet_dur_reg[7]),
        .R(\rxdet_dur[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBBBBBCC0CCCCC)) 
    \rxdet_iter_cnt[0]_i_1 
       (.I0(rxdet_iter_cnt[1]),
        .I1(rxdet_on_d),
        .I2(powerdown[1]),
        .I3(powerdown[0]),
        .I4(txdetectrx),
        .I5(rxdet_iter_cnt[0]),
        .O(\rxdet_iter_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDF00FFFF0000)) 
    \rxdet_iter_cnt[1]_i_1 
       (.I0(txdetectrx),
        .I1(powerdown[0]),
        .I2(powerdown[1]),
        .I3(rxdet_on_d),
        .I4(rxdet_iter_cnt[1]),
        .I5(rxdet_iter_cnt[0]),
        .O(\rxdet_iter_cnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_iter_cnt_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(\rxdet_iter_cnt[0]_i_1_n_0 ),
        .Q(rxdet_iter_cnt[0]),
        .R(rxdet_dur1));
  FDRE #(
    .INIT(1'b0)) 
    \rxdet_iter_cnt_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .D(\rxdet_iter_cnt[1]_i_1_n_0 ),
        .Q(rxdet_iter_cnt[1]),
        .R(rxdet_dur1));
  LUT3 #(
    .INIT(8'h20)) 
    rxdet_on_d_i_1
       (.I0(txdetectrx),
        .I1(powerdown[0]),
        .I2(powerdown[1]),
        .O(p_7_in));
  FDRE #(
    .INIT(1'b0)) 
    rxdet_on_d_reg
       (.C(pclk),
        .CE(1'b1),
        .D(p_7_in),
        .Q(rxdet_on_d),
        .R(1'b0));
  FDRE \rxstatus_d_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(rxstatus[0]),
        .Q(rxstatus_d[0]),
        .R(1'b0));
  FDRE \rxstatus_d_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .D(rxstatus[1]),
        .Q(rxstatus_d[1]),
        .R(1'b0));
  FDRE \rxstatus_d_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .D(rxstatus[2]),
        .Q(rxstatus_d[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \trc_rd_wdn[0]_i_1 
       (.I0(trc_en),
        .I1(p_1_in),
        .I2(trc_rdy),
        .I3(\trc_rd_wdn_reg_n_0_[0] ),
        .I4(\trc_rd_wdn_reg_n_0_[1] ),
        .O(trc_rd_wdn1));
  LUT2 #(
    .INIT(4'h8)) 
    \trc_rd_wdn[1]_i_1 
       (.I0(trc_rst_n),
        .I1(\trc_rd_wdn_reg_n_0_[0] ),
        .O(\trc_rd_wdn[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trc_rd_wdn[2]_i_1 
       (.I0(trc_rst_n),
        .I1(\trc_rd_wdn_reg_n_0_[1] ),
        .O(\trc_rd_wdn[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trc_rd_wdn[3]_i_1 
       (.I0(trc_rst_n),
        .I1(p_1_in),
        .O(\trc_rd_wdn[3]_i_1_n_0 ));
  FDRE \trc_rd_wdn_reg[0] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(trc_rd_wdn1),
        .Q(\trc_rd_wdn_reg_n_0_[0] ),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rd_wdn_reg[1] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\trc_rd_wdn[1]_i_1_n_0 ),
        .Q(\trc_rd_wdn_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \trc_rd_wdn_reg[2] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\trc_rd_wdn[2]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trc_rd_wdn_reg[3] 
       (.C(trc_clk),
        .CE(1'b1),
        .D(\trc_rd_wdn[3]_i_1_n_0 ),
        .Q(trc_rdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0FF3AAAAAAAA)) 
    \trc_rdt_reg[0]_i_1 
       (.I0(data0[0]),
        .I1(ltssm_mem_raddr[2]),
        .I2(ltssm_mem_raddr[1]),
        .I3(ltssm_mem_raddr[0]),
        .I4(ltssm_mem_raddr[3]),
        .I5(trc_rdt_muxed1),
        .O(\trc_rdt_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF00E0)) 
    \trc_rdt_reg[0]_i_2 
       (.I0(trc_rdt_muxed),
        .I1(\^trc_addr [12]),
        .I2(\^trc_addr [14]),
        .I3(\^trc_addr [13]),
        .I4(\trc_rdt_reg[0]_i_4_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(data0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFDAD)) 
    \trc_rdt_reg[0]_i_3 
       (.I0(ltssm_mem_raddr[0]),
        .I1(cfg_negotiated_width_sync[0]),
        .I2(ltssm_mem_raddr[1]),
        .I3(cfg_current_speed_sync[0]),
        .O(trc_rdt_muxed));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[0]_i_4 
       (.I0(ltssm_mem_rdata[0]),
        .I1(reset_st_trc[0]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [0]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[10]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[10]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[10]_i_2 
       (.I0(ltssm_mem_rdata[10]),
        .I1(reset_st_trc[10]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [10]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEBFFFFAAEB0000)) 
    \trc_rdt_reg[11]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(ltssm_mem_raddr[1]),
        .I2(ltssm_mem_raddr[2]),
        .I3(ltssm_mem_raddr[0]),
        .I4(trc_rdt_muxed1),
        .I5(data0[11]),
        .O(\trc_rdt_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB08)) 
    \trc_rdt_reg[11]_i_2 
       (.I0(\trc_rdt_reg[15]_i_5_n_0 ),
        .I1(\^trc_addr [14]),
        .I2(\^trc_addr [13]),
        .I3(\trc_rdt_reg[11]_i_3_n_0 ),
        .I4(\^trc_addr [15]),
        .I5(\^trc_addr [16]),
        .O(data0[11]));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[11]_i_3 
       (.I0(ltssm_mem_rdata[11]),
        .I1(reset_st_trc[11]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [11]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    \trc_rdt_reg[12]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(ltssm_mem_raddr[2]),
        .I2(ltssm_mem_raddr[0]),
        .I3(ltssm_mem_raddr[1]),
        .I4(trc_rdt_muxed1),
        .I5(data0[12]),
        .O(\trc_rdt_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB08)) 
    \trc_rdt_reg[12]_i_2 
       (.I0(\trc_rdt_reg[15]_i_5_n_0 ),
        .I1(\^trc_addr [14]),
        .I2(\^trc_addr [13]),
        .I3(\trc_rdt_reg[12]_i_3_n_0 ),
        .I4(\^trc_addr [15]),
        .I5(\^trc_addr [16]),
        .O(data0[12]));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[12]_i_3 
       (.I0(ltssm_mem_rdata[12]),
        .I1(reset_st_trc[12]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [12]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h888888B8)) 
    \trc_rdt_reg[13]_i_1 
       (.I0(\trc_rdt_reg[13]_i_2_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[13]_i_3_n_0 ),
        .I3(\^trc_addr [15]),
        .I4(\^trc_addr [16]),
        .O(\trc_rdt_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \trc_rdt_reg[13]_i_2 
       (.I0(ltssm_mem_raddr[3]),
        .I1(ltssm_mem_raddr[0]),
        .I2(ltssm_mem_raddr[1]),
        .I3(ltssm_mem_raddr[2]),
        .O(\trc_rdt_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \trc_rdt_reg[13]_i_3 
       (.I0(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [13]),
        .I1(reset_st_trc[13]),
        .I2(\^trc_addr [13]),
        .I3(\^trc_addr [12]),
        .I4(ltssm_mem_rdata[13]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[14]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[14]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[14]_i_2 
       (.I0(ltssm_mem_rdata[14]),
        .I1(reset_st_trc[14]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [14]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trc_rdt_reg[15]_i_1 
       (.I0(trc_rst_n),
        .O(\trc_rdt_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trc_rdt_reg[15]_i_10 
       (.I0(\^trc_addr [14]),
        .I1(\^trc_addr [13]),
        .I2(\^trc_addr [16]),
        .I3(\^trc_addr [15]),
        .O(\trc_rdt_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[15]_i_2 
       (.I0(\trc_rdt_reg[15]_i_3_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[15]_i_7_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \trc_rdt_reg[15]_i_3 
       (.I0(ltssm_mem_raddr[3]),
        .I1(ltssm_mem_raddr[1]),
        .I2(ltssm_mem_raddr[2]),
        .I3(ltssm_mem_raddr[0]),
        .O(\trc_rdt_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \trc_rdt_reg[15]_i_4 
       (.I0(\trc_rdt_reg[15]_i_9_n_0 ),
        .I1(\trc_rdt_reg[15]_i_10_n_0 ),
        .I2(\^trc_addr [10]),
        .I3(\^trc_addr [9]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [11]),
        .O(trc_rdt_muxed1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    \trc_rdt_reg[15]_i_5 
       (.I0(\^trc_addr [13]),
        .I1(\^trc_addr [12]),
        .I2(\^trc_addr [14]),
        .I3(ltssm_mem_raddr[1]),
        .I4(ltssm_mem_raddr[0]),
        .O(\trc_rdt_reg[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trc_rdt_reg[15]_i_6 
       (.I0(\^trc_addr [13]),
        .I1(\^trc_addr [14]),
        .O(\trc_rdt_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[15]_i_7 
       (.I0(ltssm_mem_rdata[15]),
        .I1(reset_st_trc[15]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [15]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trc_rdt_reg[15]_i_8 
       (.I0(\^trc_addr [16]),
        .I1(\^trc_addr [15]),
        .O(\trc_rdt_reg[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \trc_rdt_reg[15]_i_9 
       (.I0(ltssm_mem_raddr[4]),
        .I1(ltssm_mem_raddr[7]),
        .I2(ltssm_mem_raddr[8]),
        .I3(ltssm_mem_raddr[5]),
        .I4(ltssm_mem_raddr[6]),
        .O(\trc_rdt_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045444044)) 
    \trc_rdt_reg[1]_i_1 
       (.I0(\trc_rdt_reg[15]_i_8_n_0 ),
        .I1(\trc_rdt_reg[1]_i_2_n_0 ),
        .I2(\^trc_addr [13]),
        .I3(\^trc_addr [14]),
        .I4(\trc_rdt_reg[1]_i_3_n_0 ),
        .I5(trc_rdt_muxed1),
        .O(\trc_rdt_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \trc_rdt_reg[1]_i_2 
       (.I0(\^trc_addr [14]),
        .I1(ltssm_mem_rdata[1]),
        .I2(\^trc_addr [12]),
        .I3(\^trc_addr [13]),
        .I4(reset_st_trc[1]),
        .I5(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [1]),
        .O(\trc_rdt_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00003808)) 
    \trc_rdt_reg[1]_i_3 
       (.I0(cfg_current_speed_sync[1]),
        .I1(ltssm_mem_raddr[1]),
        .I2(ltssm_mem_raddr[0]),
        .I3(cfg_negotiated_width_sync[1]),
        .I4(\trc_rdt_reg[3]_i_4_n_0 ),
        .O(\trc_rdt_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[2]_i_1 
       (.I0(\trc_rdt_reg[15]_i_3_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[2]_i_2_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[2]_i_3_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFAEEEA)) 
    \trc_rdt_reg[2]_i_2 
       (.I0(\trc_rdt_reg[3]_i_4_n_0 ),
        .I1(ltssm_mem_raddr[0]),
        .I2(ltssm_mem_raddr[1]),
        .I3(cfg_negotiated_width_sync[2]),
        .I4(cfg_current_speed_sync[2]),
        .O(\trc_rdt_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[2]_i_3 
       (.I0(ltssm_mem_rdata[2]),
        .I1(reset_st_trc[2]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [2]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \trc_rdt_reg[3]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(ltssm_mem_raddr[0]),
        .I2(ltssm_mem_raddr[1]),
        .I3(trc_rdt_muxed1),
        .I4(\trc_rdt_reg[3]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8B8B8)) 
    \trc_rdt_reg[3]_i_2 
       (.I0(\trc_rdt_reg[3]_i_3_n_0 ),
        .I1(\trc_rdt_reg[15]_i_6_n_0 ),
        .I2(\trc_rdt_reg[3]_i_4_n_0 ),
        .I3(cfg_negotiated_width_sync[3]),
        .I4(ltssm_mem_raddr[1]),
        .I5(ltssm_mem_raddr[0]),
        .O(\trc_rdt_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[3]_i_3 
       (.I0(ltssm_mem_rdata[3]),
        .I1(reset_st_trc[3]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [3]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \trc_rdt_reg[3]_i_4 
       (.I0(\^trc_addr [14]),
        .I1(\^trc_addr [12]),
        .I2(\^trc_addr [13]),
        .O(\trc_rdt_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \trc_rdt_reg[4]_i_1 
       (.I0(\^trc_addr [16]),
        .I1(\^trc_addr [15]),
        .I2(\trc_rdt_reg[4]_i_2_n_0 ),
        .I3(trc_rdt_muxed1),
        .O(\trc_rdt_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \trc_rdt_reg[4]_i_2 
       (.I0(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [4]),
        .I1(reset_st_trc[4]),
        .I2(\^trc_addr [13]),
        .I3(\^trc_addr [12]),
        .I4(ltssm_mem_rdata[4]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[5]_i_1 
       (.I0(ltssm_mem_raddr[3]),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[5]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[5]_i_2 
       (.I0(ltssm_mem_rdata[5]),
        .I1(reset_st_trc[5]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [5]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h888888B8)) 
    \trc_rdt_reg[6]_i_1 
       (.I0(\trc_rdt_reg[13]_i_2_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[6]_i_2_n_0 ),
        .I3(\^trc_addr [15]),
        .I4(\^trc_addr [16]),
        .O(\trc_rdt_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \trc_rdt_reg[6]_i_2 
       (.I0(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [6]),
        .I1(reset_st_trc[6]),
        .I2(\^trc_addr [13]),
        .I3(\^trc_addr [12]),
        .I4(ltssm_mem_rdata[6]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[7]_i_1 
       (.I0(\trc_rdt_reg[15]_i_3_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[7]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[7]_i_2 
       (.I0(ltssm_mem_rdata[7]),
        .I1(reset_st_trc[7]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [7]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \trc_rdt_reg[8]_i_1 
       (.I0(ltssm_mem_raddr[0]),
        .I1(\trc_rdt_reg[8]_i_2_n_0 ),
        .I2(ltssm_mem_raddr[3]),
        .I3(trc_rdt_muxed1),
        .I4(\trc_rdt_reg[8]_i_3_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trc_rdt_reg[8]_i_2 
       (.I0(ltssm_mem_raddr[1]),
        .I1(ltssm_mem_raddr[2]),
        .O(\trc_rdt_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \trc_rdt_reg[8]_i_3 
       (.I0(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [8]),
        .I1(reset_st_trc[8]),
        .I2(\^trc_addr [13]),
        .I3(\^trc_addr [12]),
        .I4(ltssm_mem_rdata[8]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \trc_rdt_reg[9]_i_1 
       (.I0(\trc_rdt_reg[15]_i_3_n_0 ),
        .I1(trc_rdt_muxed1),
        .I2(\trc_rdt_reg[15]_i_5_n_0 ),
        .I3(\trc_rdt_reg[15]_i_6_n_0 ),
        .I4(\trc_rdt_reg[9]_i_2_n_0 ),
        .I5(\trc_rdt_reg[15]_i_8_n_0 ),
        .O(\trc_rdt_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFFFF0AACCFF)) 
    \trc_rdt_reg[9]_i_2 
       (.I0(ltssm_mem_rdata[9]),
        .I1(reset_st_trc[9]),
        .I2(\genblk1.GEN_RXDET_TRC_MEM[0].rxdet_lane_trace_r_reg[0] [9]),
        .I3(\^trc_addr [13]),
        .I4(\^trc_addr [12]),
        .I5(\^trc_addr [14]),
        .O(\trc_rdt_reg[9]_i_2_n_0 ));
  FDRE \trc_rdt_reg_reg[0] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[0]_i_1_n_0 ),
        .Q(trc_do[0]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[10] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[10]_i_1_n_0 ),
        .Q(trc_do[10]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[11] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[11]_i_1_n_0 ),
        .Q(trc_do[11]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[12] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[12]_i_1_n_0 ),
        .Q(trc_do[12]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[13] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[13]_i_1_n_0 ),
        .Q(trc_do[13]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[14] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[14]_i_1_n_0 ),
        .Q(trc_do[14]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[15] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[15]_i_2_n_0 ),
        .Q(trc_do[15]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[1] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[1]_i_1_n_0 ),
        .Q(trc_do[1]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[2] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[2]_i_1_n_0 ),
        .Q(trc_do[2]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[3] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[3]_i_1_n_0 ),
        .Q(trc_do[3]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[4] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[4]_i_1_n_0 ),
        .Q(trc_do[4]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[5] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[5]_i_1_n_0 ),
        .Q(trc_do[5]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[6] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[6]_i_1_n_0 ),
        .Q(trc_do[6]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[7] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[7]_i_1_n_0 ),
        .Q(trc_do[7]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[8] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[8]_i_1_n_0 ),
        .Q(trc_do[8]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
  FDRE \trc_rdt_reg_reg[9] 
       (.C(trc_clk),
        .CE(p_1_in),
        .D(\trc_rdt_reg[9]_i_1_n_0 ),
        .Q(trc_do[9]),
        .R(\trc_rdt_reg[15]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_debug_wrapper" *) 
module pcie_7x_0_pcie_7x_0_debug_wrapper
   (CLK,
    sys_rst,
    \pre_reset_st_reg[4] ,
    UNCONN_IN,
    Q,
    \cur_ltssm_st_reg[5] ,
    cfg_lstatus,
    \rxdet_dur_reg[0] ,
    prst_n,
    txdetectrx,
    pipe_tx0_powerdown,
    phystatus,
    \rxstatus_d_reg[2] ,
    sys_rst_n);
  input CLK;
  input sys_rst;
  input \pre_reset_st_reg[4] ;
  input UNCONN_IN;
  input [3:0]Q;
  input [5:0]\cur_ltssm_st_reg[5] ;
  input [5:0]cfg_lstatus;
  input \rxdet_dur_reg[0] ;
  input prst_n;
  input txdetectrx;
  input [1:0]pipe_tx0_powerdown;
  input [0:0]phystatus;
  input [2:0]\rxstatus_d_reg[2] ;
  input sys_rst_n;

  (* MARK_DEBUG *) wire [31:0]AXI_araddr;
  (* MARK_DEBUG *) wire [2:0]AXI_arprot;
  (* MARK_DEBUG *) wire AXI_arready;
  (* MARK_DEBUG *) wire AXI_arvalid;
  (* MARK_DEBUG *) wire [31:0]AXI_awaddr;
  (* MARK_DEBUG *) wire [2:0]AXI_awprot;
  (* MARK_DEBUG *) wire AXI_awready;
  (* MARK_DEBUG *) wire AXI_awvalid;
  (* MARK_DEBUG *) wire AXI_bready;
  (* MARK_DEBUG *) wire [1:0]AXI_bresp;
  (* MARK_DEBUG *) wire AXI_bvalid;
  (* MARK_DEBUG *) wire [31:0]AXI_rdata;
  (* MARK_DEBUG *) wire AXI_rready;
  (* MARK_DEBUG *) wire [1:0]AXI_rresp;
  (* MARK_DEBUG *) wire AXI_rvalid;
  (* MARK_DEBUG *) wire [31:0]AXI_wdata;
  (* MARK_DEBUG *) wire AXI_wready;
  (* MARK_DEBUG *) wire [3:0]AXI_wstrb;
  (* MARK_DEBUG *) wire AXI_wvalid;
  wire CLK;
  wire [3:0]Q;
  wire UNCONN_IN;
  wire [5:0]cfg_lstatus;
  wire [5:0]\cur_ltssm_st_reg[5] ;
  wire [0:0]phystatus;
  wire [1:0]pipe_tx0_powerdown;
  wire \pre_reset_st_reg[4] ;
  wire prst_n;
  wire \rxdet_dur_reg[0] ;
  wire [2:0]\rxstatus_d_reg[2] ;
  wire sys_rst;
  wire sys_rst_n;
  (* MARK_DEBUG *) wire [16:0]trc_addr;
  wire trc_clk;
  (* MARK_DEBUG *) wire [15:0]trc_di;
  (* MARK_DEBUG *) wire [15:0]trc_do;
  (* MARK_DEBUG *) wire trc_en;
  (* MARK_DEBUG *) wire trc_rdy;
  (* MARK_DEBUG *) wire trc_rst_n;
  (* MARK_DEBUG *) wire trc_wr;
  wire txdetectrx;

  (* IDLE_ST = "3'b000" *) 
  (* RD_ST = "3'b101" *) 
  (* RD_WT = "3'b110" *) 
  (* S_AXI_ADDR_WIDTH = "32" *) 
  (* S_AXI_DATA_WIDTH = "32" *) 
  (* WR_DATA = "3'b010" *) 
  (* WR_RESP = "3'b100" *) 
  (* WR_ST = "3'b001" *) 
  (* WR_WT = "3'b011" *) 
  pcie_7x_0_pcie_7x_0_debug_axi4l_s debug_axi4l_s_inst
       (.AXI_aclk(\pre_reset_st_reg[4] ),
        .AXI_aresetn(sys_rst_n),
        .S_AXI_araddr(AXI_araddr),
        .S_AXI_arprot(AXI_arprot),
        .S_AXI_arready(AXI_arready),
        .S_AXI_arvalid(AXI_arvalid),
        .S_AXI_awaddr(AXI_awaddr),
        .S_AXI_awprot(AXI_awprot),
        .S_AXI_awready(AXI_awready),
        .S_AXI_awvalid(AXI_awvalid),
        .S_AXI_bready(AXI_bready),
        .S_AXI_bresp(AXI_bresp),
        .S_AXI_bvalid(AXI_bvalid),
        .S_AXI_rdata(AXI_rdata),
        .S_AXI_rready(AXI_rready),
        .S_AXI_rresp(AXI_rresp),
        .S_AXI_rvalid(AXI_rvalid),
        .S_AXI_wdata(AXI_wdata),
        .S_AXI_wready(AXI_wready),
        .S_AXI_wstrb(AXI_wstrb),
        .S_AXI_wvalid(AXI_wvalid),
        .trc_addr(trc_addr),
        .trc_clk(trc_clk),
        .trc_di(trc_di),
        .trc_do(trc_do),
        .trc_en(trc_en),
        .trc_rdy(trc_rdy),
        .trc_rst_n(trc_rst_n),
        .trc_wr(trc_wr));
  (* C_CORE_MAJOR_VER = "1" *) 
  (* C_CORE_MINOR_VER = "0" *) 
  (* C_MAJOR_VERSION = "2016" *) 
  (* C_MINOR_VERSION = "1" *) 
  (* C_XSDB_CG_ALPHA_VER = "16'b0000000000000000" *) 
  (* C_XSDB_CG_VER = "16'b0000000000000000" *) 
  (* C_XSDB_CORE_TYPE = "16'b0000000000001001" *) 
  (* C_XSDB_CSE_DRV_VER = "16'b0000000000000001" *) 
  (* C_XSDB_EDA_VER = "16'b0001000000000001" *) 
  (* C_XSDB_NEXT_SLAVE = "16'b0000000000000000" *) 
  (* C_XSDB_SLAVE_TYPE = "16'b0000100100000001" *) 
  (* LTSSM_ST_WIDTH = "6" *) 
  (* LTSSM_TMEM_AWIDTH = "9" *) 
  (* LTSSM_WDATA_WIDTH = "16" *) 
  (* MAX_NUM_LTSSM_TRACE = "512" *) 
  (* MAX_NUM_RXDET_TRACE = "4" *) 
  (* NUM_RESET_STATE = "32" *) 
  (* PHY_LANE = "1" *) 
  (* RST_ST_TRC_DWIDTH = "16" *) 
  (* RXDET_TRACE_DWIDTH = "16" *) 
  (* RXDET_TRACE_MEM_AWIDTH = "2" *) 
  pcie_7x_0_pcie_7x_0_debug_probes debug_probes_inst
       (.cfg_current_speed({1'b0,cfg_lstatus[1:0]}),
        .cfg_negotiated_width(cfg_lstatus[5:2]),
        .ltssm(\cur_ltssm_st_reg[5] ),
        .pclk(\rxdet_dur_reg[0] ),
        .phystatus(phystatus),
        .powerdown(pipe_tx0_powerdown),
        .prst_n(prst_n),
        .reset_state({1'b0,Q}),
        .rxstatus(\rxstatus_d_reg[2] ),
        .sys_clk(\pre_reset_st_reg[4] ),
        .sys_rst(sys_rst),
        .trc_addr(trc_addr),
        .trc_clk(trc_clk),
        .trc_do(trc_do),
        .trc_en(trc_en),
        .trc_rdy(trc_rdy),
        .trc_rst_n(trc_rst_n),
        .txdetectrx(txdetectrx),
        .user_clk(CLK),
        .user_reset(UNCONN_IN));
  (* CHECK_LICENSE_TYPE = "pcie_7x_0_jtag,jtag_axi_v1_2_9_jtag_axi,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "jtag_axi_v1_2_9_jtag_axi,Vivado 2019.1" *) 
  pcie_7x_0_pcie_7x_0_jtag jtag_axi4l_m_inst
       (.aclk(\pre_reset_st_reg[4] ),
        .aresetn(sys_rst_n),
        .m_axi_araddr(AXI_araddr),
        .m_axi_arprot(AXI_arprot),
        .m_axi_arready(AXI_arready),
        .m_axi_arvalid(AXI_arvalid),
        .m_axi_awaddr(AXI_awaddr),
        .m_axi_awprot(AXI_awprot),
        .m_axi_awready(AXI_awready),
        .m_axi_awvalid(AXI_awvalid),
        .m_axi_bready(AXI_bready),
        .m_axi_bresp(AXI_bresp),
        .m_axi_bvalid(AXI_bvalid),
        .m_axi_rdata(AXI_rdata),
        .m_axi_rready(AXI_rready),
        .m_axi_rresp(AXI_rresp),
        .m_axi_rvalid(AXI_rvalid),
        .m_axi_wdata(AXI_wdata),
        .m_axi_wready(AXI_wready),
        .m_axi_wstrb(AXI_wstrb),
        .m_axi_wvalid(AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gt_rx_valid_filter_7x" *) 
module pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x
   (gt_rxvalid_q_reg_0,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    Q,
    \pl_ltssm_state_q_reg[5] ,
    pipe_rx0_char_is_k,
    \gt_rx_status_q_reg[2]_0 ,
    SR,
    gt_rx_phy_status_q_reg_0,
    gt_rxelecidle_q_reg_0,
    gt_rx_phy_status_q_reg_1,
    gt_rxvalid_q_reg_1,
    \gt_rx_status_q_reg[2]_1 ,
    D,
    \gt_rxdata_q_reg[15]_0 ,
    \gt_rx_status_q_reg[2]_2 );
  output gt_rxvalid_q_reg_0;
  output pipe_rx0_elec_idle;
  output pipe_rx0_phy_status;
  output [15:0]Q;
  output \pl_ltssm_state_q_reg[5] ;
  output [1:0]pipe_rx0_char_is_k;
  output [2:0]\gt_rx_status_q_reg[2]_0 ;
  input [0:0]SR;
  input gt_rx_phy_status_q_reg_0;
  input gt_rxelecidle_q_reg_0;
  input gt_rx_phy_status_q_reg_1;
  input gt_rxvalid_q_reg_1;
  input [5:0]\gt_rx_status_q_reg[2]_1 ;
  input [1:0]D;
  input [15:0]\gt_rxdata_q_reg[15]_0 ;
  input [2:0]\gt_rx_status_q_reg[2]_2 ;

  wire [1:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire gt_rx_phy_status_q_reg_0;
  wire gt_rx_phy_status_q_reg_1;
  wire [2:0]\gt_rx_status_q_reg[2]_0 ;
  wire [5:0]\gt_rx_status_q_reg[2]_1 ;
  wire [2:0]\gt_rx_status_q_reg[2]_2 ;
  wire \gt_rxcharisk_q_reg_n_0_[0] ;
  wire [15:0]\gt_rxdata_q_reg[15]_0 ;
  wire gt_rxelecidle_q_reg_0;
  wire gt_rxvalid_q__0;
  wire gt_rxvalid_q_i_3_n_0;
  wire gt_rxvalid_q_i_4_n_0;
  wire gt_rxvalid_q_n_0;
  wire gt_rxvalid_q_reg_0;
  wire gt_rxvalid_q_reg_1;
  wire p_1_in;
  wire [4:0]p_1_in__0;
  wire [1:0]pipe_rx0_char_is_k;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire \pl_ltssm_state_q_reg[5] ;
  wire \reg_state_eios_det[0]_i_2_n_0 ;
  wire \reg_state_eios_det[0]_i_3_n_0 ;
  wire \reg_state_eios_det[1]_i_2_n_0 ;
  wire \reg_state_eios_det[1]_i_3_n_0 ;
  wire \reg_state_eios_det[1]_i_4_n_0 ;
  wire \reg_state_eios_det[3]_i_1_n_0 ;
  wire \reg_state_eios_det[3]_i_2_n_0 ;
  wire \reg_state_eios_det[4]_i_1_n_0 ;
  wire \reg_state_eios_det[4]_i_3_n_0 ;
  wire \reg_state_eios_det[4]_i_4_n_0 ;
  wire reg_symbol_after_eios;
  wire [4:0]state_eios_det;
  wire symbol_after_eios;

  FDRE gt_rx_phy_status_q_reg
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(gt_rx_phy_status_q_reg_1),
        .Q(pipe_rx0_phy_status),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \gt_rx_status_q[2]_i_2 
       (.I0(\gt_rx_status_q_reg[2]_1 [5]),
        .I1(\gt_rx_status_q_reg[2]_1 [0]),
        .I2(\gt_rx_status_q_reg[2]_1 [3]),
        .I3(\gt_rx_status_q_reg[2]_1 [2]),
        .I4(\gt_rx_status_q_reg[2]_1 [1]),
        .I5(\gt_rx_status_q_reg[2]_1 [4]),
        .O(\pl_ltssm_state_q_reg[5] ));
  FDRE \gt_rx_status_q_reg[0] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rx_status_q_reg[2]_2 [0]),
        .Q(\gt_rx_status_q_reg[2]_0 [0]),
        .R(SR));
  FDRE \gt_rx_status_q_reg[1] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rx_status_q_reg[2]_2 [1]),
        .Q(\gt_rx_status_q_reg[2]_0 [1]),
        .R(SR));
  FDRE \gt_rx_status_q_reg[2] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rx_status_q_reg[2]_2 [2]),
        .Q(\gt_rx_status_q_reg[2]_0 [2]),
        .R(SR));
  FDRE \gt_rxcharisk_q_reg[0] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gt_rxcharisk_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \gt_rxcharisk_q_reg[1] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_1_in),
        .R(SR));
  FDRE \gt_rxdata_q_reg[0] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[10] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[11] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[12] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[13] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[14] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[15] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[1] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[2] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[3] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[4] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[5] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[6] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[7] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[8] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \gt_rxdata_q_reg[9] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(\gt_rxdata_q_reg[15]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE gt_rxelecidle_q_reg
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(gt_rxelecidle_q_reg_0),
        .Q(pipe_rx0_elec_idle),
        .R(SR));
  LUT5 #(
    .INIT(32'h00010116)) 
    gt_rxvalid_q
       (.I0(state_eios_det[0]),
        .I1(state_eios_det[1]),
        .I2(state_eios_det[2]),
        .I3(state_eios_det[3]),
        .I4(state_eios_det[4]),
        .O(gt_rxvalid_q_n_0));
  LUT6 #(
    .INIT(64'h4444444444404444)) 
    gt_rxvalid_q_i_1
       (.I0(gt_rxvalid_q_reg_1),
        .I1(gt_rxvalid_q_i_3_n_0),
        .I2(\reg_state_eios_det[0]_i_3_n_0 ),
        .I3(gt_rxvalid_q_i_4_n_0),
        .I4(gt_rxvalid_q_n_0),
        .I5(state_eios_det[0]),
        .O(gt_rxvalid_q__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    gt_rxvalid_q_i_3
       (.I0(\pl_ltssm_state_q_reg[5] ),
        .I1(state_eios_det[0]),
        .I2(state_eios_det[4]),
        .I3(state_eios_det[2]),
        .I4(state_eios_det[1]),
        .I5(state_eios_det[3]),
        .O(gt_rxvalid_q_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    gt_rxvalid_q_i_4
       (.I0(state_eios_det[1]),
        .I1(\reg_state_eios_det[4]_i_3_n_0 ),
        .O(gt_rxvalid_q_i_4_n_0));
  FDRE gt_rxvalid_q_reg
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(gt_rxvalid_q__0),
        .Q(gt_rxvalid_q_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    pcie_block_i_i_32
       (.I0(p_1_in),
        .I1(gt_rxvalid_q_reg_0),
        .I2(symbol_after_eios),
        .O(pipe_rx0_char_is_k[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pcie_block_i_i_33
       (.I0(gt_rxvalid_q_reg_0),
        .I1(\gt_rxcharisk_q_reg_n_0_[0] ),
        .O(pipe_rx0_char_is_k[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \reg_state_eios_det[0]_i_1 
       (.I0(state_eios_det[0]),
        .I1(\reg_state_eios_det[1]_i_2_n_0 ),
        .I2(\reg_state_eios_det[0]_i_2_n_0 ),
        .I3(state_eios_det[1]),
        .I4(\reg_state_eios_det[4]_i_3_n_0 ),
        .I5(\reg_state_eios_det[0]_i_3_n_0 ),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \reg_state_eios_det[0]_i_2 
       (.I0(\reg_state_eios_det[3]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\reg_state_eios_det[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFECCFE)) 
    \reg_state_eios_det[0]_i_3 
       (.I0(state_eios_det[3]),
        .I1(state_eios_det[4]),
        .I2(state_eios_det[2]),
        .I3(\reg_state_eios_det[4]_i_3_n_0 ),
        .I4(\reg_state_eios_det[1]_i_3_n_0 ),
        .O(\reg_state_eios_det[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_state_eios_det[1]_i_1 
       (.I0(state_eios_det[0]),
        .I1(\reg_state_eios_det[1]_i_2_n_0 ),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \reg_state_eios_det[1]_i_2 
       (.I0(\reg_state_eios_det[1]_i_3_n_0 ),
        .I1(\reg_state_eios_det[1]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\reg_state_eios_det[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \reg_state_eios_det[1]_i_3 
       (.I0(\reg_state_eios_det[3]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\reg_state_eios_det[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \reg_state_eios_det[1]_i_4 
       (.I0(\gt_rxcharisk_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[1]),
        .O(\reg_state_eios_det[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_state_eios_det[2]_i_1 
       (.I0(state_eios_det[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[9]),
        .I4(\reg_state_eios_det[3]_i_2_n_0 ),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_state_eios_det[3]_i_1 
       (.I0(\reg_state_eios_det[3]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\reg_state_eios_det[4]_i_3_n_0 ),
        .I5(state_eios_det[2]),
        .O(\reg_state_eios_det[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \reg_state_eios_det[3]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(p_1_in),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\reg_state_eios_det[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \reg_state_eios_det[4]_i_1 
       (.I0(state_eios_det[2]),
        .I1(state_eios_det[4]),
        .I2(state_eios_det[3]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[1]),
        .O(\reg_state_eios_det[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_state_eios_det[4]_i_2 
       (.I0(state_eios_det[3]),
        .I1(state_eios_det[1]),
        .I2(\reg_state_eios_det[4]_i_3_n_0 ),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \reg_state_eios_det[4]_i_3 
       (.I0(\reg_state_eios_det[4]_i_4_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gt_rxcharisk_q_reg_n_0_[0] ),
        .O(\reg_state_eios_det[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_state_eios_det[4]_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\reg_state_eios_det[4]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000" *) 
  FDSE \reg_state_eios_det_reg[0] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(\reg_state_eios_det[4]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(state_eios_det[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000" *) 
  FDRE \reg_state_eios_det_reg[1] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(\reg_state_eios_det[4]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(state_eios_det[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000" *) 
  FDRE \reg_state_eios_det_reg[2] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(\reg_state_eios_det[4]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(state_eios_det[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000" *) 
  FDRE \reg_state_eios_det_reg[3] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(\reg_state_eios_det[4]_i_1_n_0 ),
        .D(\reg_state_eios_det[3]_i_1_n_0 ),
        .Q(state_eios_det[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "EIOS_DET_NO_STR0:00010,EIOS_DET_STR0:00100,EIOS_DET_STR1:01000,EIOS_DET_IDL:00001,EIOS_DET_DONE:10000" *) 
  FDRE \reg_state_eios_det_reg[4] 
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(\reg_state_eios_det[4]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(state_eios_det[4]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    reg_symbol_after_eios_i_1
       (.I0(\reg_state_eios_det[3]_i_1_n_0 ),
        .I1(state_eios_det[3]),
        .I2(state_eios_det[4]),
        .I3(state_eios_det[0]),
        .I4(state_eios_det[1]),
        .O(reg_symbol_after_eios));
  FDRE reg_symbol_after_eios_reg
       (.C(gt_rx_phy_status_q_reg_0),
        .CE(1'b1),
        .D(reg_symbol_after_eios),
        .Q(symbol_after_eios),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gt_top" *) 
module pcie_7x_0_pcie_7x_0_gt_top
   (pipe_txoutclk_out,
    CLK,
    mmcm_i,
    mmcm_i_0,
    mmcm_i_i_1,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rx0_chanisaligned,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    D,
    pipe_rxdisperr,
    pipe_rxnotintable,
    Q,
    pclk_sel_reg,
    SR,
    \FSM_onehot_fsm_reg[4] ,
    pllreset_reg,
    pipe_rst_idle,
    pipe_sync_fsm_rx,
    pipe_rx0_valid_gt,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    sys_rst_n,
    \gt_rxdata_q_reg[15] ,
    \fsm_reg[3] ,
    \fsm_reg[2] ,
    \FSM_onehot_fsm_reg[7] ,
    \gt_rx_status_q_reg[2] ,
    gt_ch_drp_rdy,
    pipe_rst_fsm,
    pipe_rx0_char_is_k,
    pipe_qrst_fsm,
    pci_exp_rxn,
    pci_exp_rxp,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    pipe_tx_deemph,
    pipe_tx_rcvr_det,
    pipe_tx0_elec_idle,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx0_powerdown,
    pipe_loopback,
    pipe_rxprbssel,
    pipe_tx_margin,
    pipe_txprbssel,
    pipe_tx0_data,
    pipe_tx0_compliance,
    pipe_tx0_char_is_k,
    sys_clk,
    int_pclk_sel_slave,
    qpll_qplllock,
    qpll_drp_done,
    sys_rst,
    pipe_mmcm_rst_n,
    \rate_reg1_reg[1] ,
    \rate_in_reg1_reg[1] ,
    pl_ltssm_state,
    ext_ch_gt_drpen,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe);
  output pipe_txoutclk_out;
  output CLK;
  output mmcm_i;
  output mmcm_i_0;
  output mmcm_i_i_1;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output pipe_rx0_chanisaligned;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output [0:0]pipe_rxsyncdone;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]D;
  output [3:0]pipe_rxdisperr;
  output [3:0]pipe_rxnotintable;
  output [5:0]Q;
  output pclk_sel_reg;
  output [0:0]SR;
  output [0:0]\FSM_onehot_fsm_reg[4] ;
  output pllreset_reg;
  output pipe_rst_idle;
  output [0:0]pipe_sync_fsm_rx;
  output pipe_rx0_valid_gt;
  output pipe_rx0_elec_idle;
  output pipe_rx0_phy_status;
  output sys_rst_n;
  output [15:0]\gt_rxdata_q_reg[15] ;
  output [3:0]\fsm_reg[3] ;
  output [2:0]\fsm_reg[2] ;
  output [1:0]\FSM_onehot_fsm_reg[7] ;
  output [2:0]\gt_rx_status_q_reg[2] ;
  output [0:0]gt_ch_drp_rdy;
  output [3:0]pipe_rst_fsm;
  output [1:0]pipe_rx0_char_is_k;
  output [3:0]pipe_qrst_fsm;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input [0:0]qpll_qplloutclk;
  input [0:0]qpll_qplloutrefclk;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input pipe_tx_deemph;
  input pipe_tx_rcvr_det;
  input pipe_tx0_elec_idle;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input [1:0]pipe_tx0_powerdown;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]pipe_tx_margin;
  input [2:0]pipe_txprbssel;
  input [15:0]pipe_tx0_data;
  input pipe_tx0_compliance;
  input [1:0]pipe_tx0_char_is_k;
  input sys_clk;
  input [0:0]int_pclk_sel_slave;
  input [0:0]qpll_qplllock;
  input [0:0]qpll_drp_done;
  input sys_rst;
  input pipe_mmcm_rst_n;
  input [1:0]\rate_reg1_reg[1] ;
  input [1:0]\rate_in_reg1_reg[1] ;
  input [5:0]pl_ltssm_state;
  input [0:0]ext_ch_gt_drpen;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;

  wire CLK;
  wire [2:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[4] ;
  wire [1:0]\FSM_onehot_fsm_reg[7] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]\fsm_reg[2] ;
  wire [3:0]\fsm_reg[3] ;
  wire [0:0]gt_ch_drp_rdy;
  wire [2:0]\gt_rx_status_q_reg[2] ;
  wire \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19 ;
  wire [15:0]\gt_rxdata_q_reg[15] ;
  wire [0:0]int_pclk_sel_slave;
  wire mmcm_i;
  wire mmcm_i_0;
  wire mmcm_i_i_1;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pclk_sel_reg;
  wire phy_rdy_n;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [3:0]pipe_qrst_fsm;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire pipe_rx0_chanisaligned;
  wire [1:0]pipe_rx0_char_is_k;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid_gt;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [3:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [3:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]pipe_sync_fsm_rx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rcvr_det;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_wrapper_i_n_104;
  wire pipe_wrapper_i_n_105;
  wire pipe_wrapper_i_n_106;
  wire pipe_wrapper_i_n_107;
  wire pipe_wrapper_i_n_108;
  wire pipe_wrapper_i_n_113;
  wire pipe_wrapper_i_n_12;
  wire pipe_wrapper_i_n_58;
  wire pipe_wrapper_i_n_59;
  wire pipe_wrapper_i_n_60;
  wire pipe_wrapper_i_n_61;
  wire pipe_wrapper_i_n_62;
  wire pipe_wrapper_i_n_63;
  wire pipe_wrapper_i_n_64;
  wire pipe_wrapper_i_n_65;
  wire pipe_wrapper_i_n_66;
  wire pipe_wrapper_i_n_67;
  wire pipe_wrapper_i_n_68;
  wire pipe_wrapper_i_n_69;
  wire pipe_wrapper_i_n_70;
  wire pipe_wrapper_i_n_71;
  wire pipe_wrapper_i_n_72;
  wire pipe_wrapper_i_n_73;
  wire pipe_wrapper_i_n_74;
  wire pipe_wrapper_i_n_75;
  wire pipe_wrapper_i_n_96;
  wire [5:0]pl_ltssm_state;
  wire [5:0]pl_ltssm_state_q;
  wire pllreset_reg;
  wire [0:0]qpll_drp_done;
  wire [0:0]qpll_qplllock;
  wire [0:0]qpll_qplloutclk;
  wire [0:0]qpll_qplloutrefclk;
  wire [1:0]\rate_in_reg1_reg[1] ;
  wire [1:0]\rate_reg1_reg[1] ;
  wire reg_clock_locked;
  wire sys_clk;
  wire sys_rst;
  wire sys_rst_n;

  pcie_7x_0_pcie_7x_0_gt_rx_valid_filter_7x \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst 
       (.D({pipe_wrapper_i_n_74,pipe_wrapper_i_n_75}),
        .Q(\gt_rxdata_q_reg[15] ),
        .SR(phy_rdy_n),
        .gt_rx_phy_status_q_reg_0(CLK),
        .gt_rx_phy_status_q_reg_1(pipe_wrapper_i_n_113),
        .\gt_rx_status_q_reg[2]_0 (\gt_rx_status_q_reg[2] ),
        .\gt_rx_status_q_reg[2]_1 (pl_ltssm_state_q),
        .\gt_rx_status_q_reg[2]_2 ({pipe_wrapper_i_n_105,pipe_wrapper_i_n_106,pipe_wrapper_i_n_107}),
        .\gt_rxdata_q_reg[15]_0 ({pipe_wrapper_i_n_58,pipe_wrapper_i_n_59,pipe_wrapper_i_n_60,pipe_wrapper_i_n_61,pipe_wrapper_i_n_62,pipe_wrapper_i_n_63,pipe_wrapper_i_n_64,pipe_wrapper_i_n_65,pipe_wrapper_i_n_66,pipe_wrapper_i_n_67,pipe_wrapper_i_n_68,pipe_wrapper_i_n_69,pipe_wrapper_i_n_70,pipe_wrapper_i_n_71,pipe_wrapper_i_n_72,pipe_wrapper_i_n_73}),
        .gt_rxelecidle_q_reg_0(pipe_wrapper_i_n_12),
        .gt_rxvalid_q_reg_0(pipe_rx0_valid_gt),
        .gt_rxvalid_q_reg_1(pipe_wrapper_i_n_104),
        .pipe_rx0_char_is_k(pipe_rx0_char_is_k),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .\pl_ltssm_state_q_reg[5] (\gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19 ));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_29
       (.I0(phy_rdy_n),
        .O(sys_rst_n));
  FDRE phy_rdy_n_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_wrapper_i_n_108),
        .Q(phy_rdy_n),
        .R(1'b0));
  pcie_7x_0_pcie_7x_0_pipe_wrapper pipe_wrapper_i
       (.CLK(mmcm_i),
        .D(D),
        .\FSM_onehot_fsm_reg[4] (\FSM_onehot_fsm_reg[4] ),
        .\FSM_onehot_fsm_reg[7] (\FSM_onehot_fsm_reg[7] ),
        .Q(Q),
        .SR(SR),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[2] (\fsm_reg[2] ),
        .\fsm_reg[3] (\fsm_reg[3] ),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .\gt_rx_status_q_reg[0] (pipe_rx0_valid_gt),
        .\gt_rx_status_q_reg[2] (\gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst_n_19 ),
        .gt_rxvalid_q_reg({pipe_wrapper_i_n_105,pipe_wrapper_i_n_106,pipe_wrapper_i_n_107}),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .mmcm_i(mmcm_i_0),
        .mmcm_i_0(pipe_wrapper_i_n_96),
        .mmcm_i_i_1(mmcm_i_i_1),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pclk_sel_reg(CLK),
        .pclk_sel_reg_0(pclk_sel_reg),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rst_idle(pipe_rst_idle),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_data(pipe_tx0_data),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_powerdown(pipe_tx0_powerdown),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_margin(pipe_tx_margin),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pllreset_reg(pllreset_reg),
        .qpll_drp_done(qpll_drp_done),
        .qpll_qplllock(qpll_qplllock),
        .qpll_qplloutclk(qpll_qplloutclk),
        .qpll_qplloutrefclk(qpll_qplloutrefclk),
        .rate_idle_reg2_reg(pipe_wrapper_i_n_104),
        .rate_idle_reg2_reg_0(pipe_wrapper_i_n_113),
        .\rate_in_reg1_reg[1] (\rate_in_reg1_reg[1] ),
        .\rate_reg1_reg[1] (\rate_reg1_reg[1] ),
        .reg_clock_locked(reg_clock_locked),
        .reg_clock_locked_reg(pipe_wrapper_i_n_108),
        .\resetovrd.reset_reg[4] (pipe_wrapper_i_n_12),
        .\resetovrd.reset_reg[4]_0 ({pipe_wrapper_i_n_58,pipe_wrapper_i_n_59,pipe_wrapper_i_n_60,pipe_wrapper_i_n_61,pipe_wrapper_i_n_62,pipe_wrapper_i_n_63,pipe_wrapper_i_n_64,pipe_wrapper_i_n_65,pipe_wrapper_i_n_66,pipe_wrapper_i_n_67,pipe_wrapper_i_n_68,pipe_wrapper_i_n_69,pipe_wrapper_i_n_70,pipe_wrapper_i_n_71,pipe_wrapper_i_n_72,pipe_wrapper_i_n_73}),
        .\resetovrd.reset_reg[4]_1 ({pipe_wrapper_i_n_74,pipe_wrapper_i_n_75}),
        .sys_clk(sys_clk),
        .sys_rst(sys_rst));
  FDCE \pl_ltssm_state_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[0]),
        .Q(pl_ltssm_state_q[0]));
  FDCE \pl_ltssm_state_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[1]),
        .Q(pl_ltssm_state_q[1]));
  FDCE \pl_ltssm_state_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[2]),
        .Q(pl_ltssm_state_q[2]));
  FDCE \pl_ltssm_state_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[3]),
        .Q(pl_ltssm_state_q[3]));
  FDCE \pl_ltssm_state_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[4]),
        .Q(pl_ltssm_state_q[4]));
  FDCE \pl_ltssm_state_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(pl_ltssm_state[5]),
        .Q(pl_ltssm_state_q[5]));
  FDCE reg_clock_locked_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(pipe_wrapper_i_n_96),
        .D(1'b1),
        .Q(reg_clock_locked));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gt_wrapper" *) 
module pcie_7x_0_pcie_7x_0_gt_wrapper
   (ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    gt_phystatus,
    gt_rxcdrlock,
    pipe_rx0_chanisaligned,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    \resetovrd.reset_reg[4] ,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    gt_rxratedone,
    gt_rxresetdone,
    pipe_rxsyncdone,
    gt_rxvalid,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    gt_txratedone,
    gt_txresetdone,
    gt_txsyncdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    D,
    \resetovrd.reset_reg[4]_0 ,
    \resetovrd.reset_reg[4]_1 ,
    pipe_rxdisperr,
    pipe_rxnotintable,
    gt_rxvalid_q_reg,
    CLK,
    drp_mux_en,
    drp_mux_we,
    user_eyescanreset,
    pci_exp_rxn,
    pci_exp_rxp,
    rst_gtreset,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    user_resetovrd,
    user_rxbufreset,
    user_rxcdrfreqreset,
    user_rxcdrreset,
    user_rxpcsreset,
    gt_rxpmareset_i,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    rxsyncallin,
    rst_userrdy,
    rdy_reg1_reg,
    oobclk,
    pipe_tx_deemph,
    pipe_tx_rcvr_det,
    sync_txdlyen,
    Q,
    pipe_tx0_elec_idle,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    txsyncallin0,
    DRPDI,
    pipe_tx0_powerdown,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    pipe_tx_margin,
    pipe_txprbssel,
    pipe_tx0_data,
    pipe_tx0_compliance,
    pipe_tx0_char_is_k,
    TXPOSTCURSOR,
    TXPRECURSOR,
    TXMAINCURSOR,
    DRPADDR,
    \gt_rx_status_q_reg[2] ,
    \gt_rx_status_q_reg[0] );
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output gt_phystatus;
  output gt_rxcdrlock;
  output pipe_rx0_chanisaligned;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output \resetovrd.reset_reg[4] ;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output gt_rxratedone;
  output gt_rxresetdone;
  output [0:0]pipe_rxsyncdone;
  output gt_rxvalid;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output gt_txratedone;
  output gt_txresetdone;
  output gt_txsyncdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]D;
  output [15:0]\resetovrd.reset_reg[4]_0 ;
  output [1:0]\resetovrd.reset_reg[4]_1 ;
  output [3:0]pipe_rxdisperr;
  output [3:0]pipe_rxnotintable;
  output [2:0]gt_rxvalid_q_reg;
  input CLK;
  input drp_mux_en;
  input drp_mux_we;
  input user_eyescanreset;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input rst_gtreset;
  input [0:0]qpll_qplloutclk;
  input [0:0]qpll_qplloutrefclk;
  input user_resetovrd;
  input user_rxbufreset;
  input user_rxcdrfreqreset;
  input user_rxcdrreset;
  input user_rxpcsreset;
  input gt_rxpmareset_i;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input rxsyncallin;
  input rst_userrdy;
  input rdy_reg1_reg;
  input oobclk;
  input pipe_tx_deemph;
  input pipe_tx_rcvr_det;
  input sync_txdlyen;
  input [2:0]Q;
  input pipe_tx0_elec_idle;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input txsyncallin0;
  input [15:0]DRPDI;
  input [1:0]pipe_tx0_powerdown;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]pipe_tx_margin;
  input [2:0]pipe_txprbssel;
  input [15:0]pipe_tx0_data;
  input pipe_tx0_compliance;
  input [1:0]pipe_tx0_char_is_k;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [6:0]TXMAINCURSOR;
  input [8:0]DRPADDR;
  input \gt_rx_status_q_reg[2] ;
  input \gt_rx_status_q_reg[0] ;

  wire CLK;
  wire [2:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire [2:0]Q;
  wire [0:0]RXRATE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_phystatus;
  wire \gt_rx_status_q_reg[0] ;
  wire \gt_rx_status_q_reg[2] ;
  wire gt_rxcdrlock;
  wire gt_rxpmareset_i;
  wire gt_rxratedone;
  wire gt_rxresetdone;
  wire gt_rxsyncout;
  wire gt_rxvalid;
  wire [2:0]gt_rxvalid_q_reg;
  wire gt_txratedone;
  wire gt_txresetdone;
  wire gt_txsyncdone;
  wire gt_txsyncout;
  wire \gtp_channel.gtpe2_channel_i_n_112 ;
  wire \gtp_channel.gtpe2_channel_i_n_113 ;
  wire \gtp_channel.gtpe2_channel_i_n_114 ;
  wire \gtp_channel.gtpe2_channel_i_n_115 ;
  wire \gtp_channel.gtpe2_channel_i_n_116 ;
  wire \gtp_channel.gtpe2_channel_i_n_117 ;
  wire \gtp_channel.gtpe2_channel_i_n_118 ;
  wire \gtp_channel.gtpe2_channel_i_n_119 ;
  wire \gtp_channel.gtpe2_channel_i_n_120 ;
  wire \gtp_channel.gtpe2_channel_i_n_121 ;
  wire \gtp_channel.gtpe2_channel_i_n_122 ;
  wire \gtp_channel.gtpe2_channel_i_n_123 ;
  wire \gtp_channel.gtpe2_channel_i_n_124 ;
  wire \gtp_channel.gtpe2_channel_i_n_125 ;
  wire \gtp_channel.gtpe2_channel_i_n_126 ;
  wire \gtp_channel.gtpe2_channel_i_n_127 ;
  wire \gtp_channel.gtpe2_channel_i_n_144 ;
  wire \gtp_channel.gtpe2_channel_i_n_145 ;
  wire \gtp_channel.gtpe2_channel_i_n_146 ;
  wire \gtp_channel.gtpe2_channel_i_n_147 ;
  wire \gtp_channel.gtpe2_channel_i_n_148 ;
  wire \gtp_channel.gtpe2_channel_i_n_149 ;
  wire \gtp_channel.gtpe2_channel_i_n_152 ;
  wire \gtp_channel.gtpe2_channel_i_n_153 ;
  wire \gtp_channel.gtpe2_channel_i_n_154 ;
  wire \gtp_channel.gtpe2_channel_i_n_155 ;
  wire \gtp_channel.gtpe2_channel_i_n_7 ;
  wire \gtp_channel.gtpe2_channel_i_n_8 ;
  wire oobclk;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [3:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [3:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [0:0]pipe_rxsyncdone;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rcvr_det;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire [0:0]qpll_qplloutclk;
  wire [0:0]qpll_qplloutrefclk;
  wire rdy_reg1_reg;
  wire \resetovrd.reset_reg[4] ;
  wire [15:0]\resetovrd.reset_reg[4]_0 ;
  wire [1:0]\resetovrd.reset_reg[4]_1 ;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sync_txdlyen;
  wire txsyncallin0;
  wire user_eyescanreset;
  wire user_resetovrd;
  wire user_rxbufreset;
  wire user_rxcdrfreqreset;
  wire user_rxcdrreset;
  wire user_rxpcsreset;
  wire \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire [15:0]\NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [1:0]\NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [2:0]\NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [4:0]\NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gt_rx_status_q[0]_i_1 
       (.I0(D[0]),
        .I1(\gt_rx_status_q_reg[2] ),
        .I2(\gt_rx_status_q_reg[0] ),
        .O(gt_rxvalid_q_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gt_rx_status_q[1]_i_1 
       (.I0(D[1]),
        .I1(\gt_rx_status_q_reg[2] ),
        .I2(\gt_rx_status_q_reg[0] ),
        .O(gt_rxvalid_q_reg[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \gt_rx_status_q[2]_i_1 
       (.I0(D[2]),
        .I1(\gt_rx_status_q_reg[2] ),
        .I2(\gt_rx_status_q_reg[0] ),
        .O(gt_rxvalid_q_reg[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000B01),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000100),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE406001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b1),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("1.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b010),
    .TX_EIDLE_DEASSERT_DELAY(3'b010),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gtp_channel.gtpe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(CLK),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(drp_mux_en),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(drp_mux_we),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(user_eyescanreset),
        .EYESCANTRIGGER(1'b0),
        .GTPRXN(pci_exp_rxn),
        .GTPRXP(pci_exp_rxp),
        .GTPTXN(pci_exp_txn),
        .GTPTXP(pci_exp_txp),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(rst_gtreset),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(gt_phystatus),
        .PLL0CLK(qpll_qplloutclk),
        .PLL0REFCLK(qpll_qplloutrefclk),
        .PLL1CLK(1'b0),
        .PLL1REFCLK(1'b0),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(\NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED ),
        .PMARSVDOUT1(\NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED ),
        .RESETOVRD(user_resetovrd),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(user_rxbufreset),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gtp_channel.gtpe2_channel_i_n_7 ),
        .RXBYTEREALIGN(\gtp_channel.gtpe2_channel_i_n_8 ),
        .RXCDRFREQRESET(user_rxcdrfreqreset),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(gt_rxcdrlock),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(user_rxcdrreset),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(pipe_rx0_chanisaligned),
        .RXCHANREALIGN(\NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\gtp_channel.gtpe2_channel_i_n_144 ,\gtp_channel.gtpe2_channel_i_n_145 ,\gtp_channel.gtpe2_channel_i_n_146 ,\gtp_channel.gtpe2_channel_i_n_147 }),
        .RXCHARISK({\gtp_channel.gtpe2_channel_i_n_148 ,\gtp_channel.gtpe2_channel_i_n_149 ,\resetovrd.reset_reg[4]_1 }),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b1),
        .RXCHBONDO({\gtp_channel.gtpe2_channel_i_n_152 ,\gtp_channel.gtpe2_channel_i_n_153 ,\gtp_channel.gtpe2_channel_i_n_154 ,\gtp_channel.gtpe2_channel_i_n_155 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\gtp_channel.gtpe2_channel_i_n_112 ,\gtp_channel.gtpe2_channel_i_n_113 ,\gtp_channel.gtpe2_channel_i_n_114 ,\gtp_channel.gtpe2_channel_i_n_115 ,\gtp_channel.gtpe2_channel_i_n_116 ,\gtp_channel.gtpe2_channel_i_n_117 ,\gtp_channel.gtpe2_channel_i_n_118 ,\gtp_channel.gtpe2_channel_i_n_119 ,\gtp_channel.gtpe2_channel_i_n_120 ,\gtp_channel.gtpe2_channel_i_n_121 ,\gtp_channel.gtpe2_channel_i_n_122 ,\gtp_channel.gtpe2_channel_i_n_123 ,\gtp_channel.gtpe2_channel_i_n_124 ,\gtp_channel.gtpe2_channel_i_n_125 ,\gtp_channel.gtpe2_channel_i_n_126 ,\gtp_channel.gtpe2_channel_i_n_127 ,\resetovrd.reset_reg[4]_0 }),
        .RXDATAVALID(\NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(\resetovrd.reset_reg[4] ),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED [2:0]),
        .RXHEADERVALID(\NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED ),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(1'b0),
        .RXMCOMMAALIGNEN(1'b1),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(\NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(\NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(1'b1),
        .RXPCSRESET(user_rxpcsreset),
        .RXPD(pipe_tx0_powerdown),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(gt_rxpmareset_i),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx0_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(gt_rxratedone),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt_rxresetdone),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(\NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(D),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(gt_rxsyncout),
        .RXSYNCMODE(1'b1),
        .RXSYNCOUT(gt_rxsyncout),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(rdy_reg1_reg),
        .RXUSRCLK2(rdy_reg1_reg),
        .RXVALID(gt_rxvalid),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(oobclk),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,pipe_tx0_compliance}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,pipe_tx0_char_is_k}),
        .TXCOMFINISH(\NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pipe_tx0_data}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(sync_txdlyen),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(Q[0]),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(pipe_tx0_elec_idle),
        .TXGEARBOXREADY(\NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(pipe_tx_margin),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(pipe_tx0_powerdown),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(Q[2]),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(Q[1]),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(\NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(gt_txratedone),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt_txresetdone),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(txsyncallin0),
        .TXSYNCDONE(gt_txsyncdone),
        .TXSYNCIN(gt_txsyncout),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(gt_txsyncout),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(rdy_reg1_reg),
        .TXUSRCLK2(rdy_reg1_reg));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gtp_pipe_drp" *) 
module pcie_7x_0_pcie_7x_0_gtp_pipe_drp
   (done,
    Q,
    drp_mux_en,
    DRPADDR,
    DRPDI,
    gt_ch_drp_rdy,
    drp_mux_we,
    SR,
    CLK,
    DRP_START0,
    ext_ch_gt_drprdy,
    DRP_X160,
    ext_ch_gt_drpdo,
    ext_ch_gt_drpen,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe);
  output done;
  output [2:0]Q;
  output drp_mux_en;
  output [8:0]DRPADDR;
  output [15:0]DRPDI;
  output [0:0]gt_ch_drp_rdy;
  output drp_mux_we;
  input [0:0]SR;
  input CLK;
  input DRP_START0;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_X160;
  input [15:0]ext_ch_gt_drpdo;
  input [0:0]ext_ch_gt_drpen;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;

  wire CLK;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_START0;
  wire DRP_X160;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \addr_reg_reg_n_0_[4] ;
  wire [15:0]di_reg;
  wire \di_reg[11]_i_1_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg2;
  wire done;
  wire done0;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]fsm;
  wire [0:0]gt_ch_drp_rdy;
  wire [0:0]load_cnt;
  wire \load_cnt[0]_i_1_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16_reg2;

  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \di_reg[11]_i_1 
       (.I0(x16_reg2),
        .O(\di_reg[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[0]),
        .Q(di_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[10]),
        .Q(di_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\di_reg[11]_i_1_n_0 ),
        .Q(di_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[12]),
        .Q(di_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[13]),
        .Q(di_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[14]),
        .Q(di_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[15]),
        .Q(di_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[1]),
        .Q(di_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[2]),
        .Q(di_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[3]),
        .Q(di_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[4]),
        .Q(di_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[5]),
        .Q(di_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[6]),
        .Q(di_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[7]),
        .Q(di_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[8]),
        .Q(di_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg2[9]),
        .Q(di_reg[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF001)) 
    done_i_1
       (.I0(start_reg2),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(done0));
  FDSE #(
    .INIT(1'b0)) 
    done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(done0),
        .Q(done),
        .S(SR));
  LUT6 #(
    .INIT(64'h152F157F152A157A)) 
    \fsm[0]_i_1 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(load_cnt),
        .I5(start_reg2),
        .O(fsm[0]));
  LUT5 #(
    .INIT(32'h0333E020)) 
    \fsm[1]_i_1 
       (.I0(load_cnt),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rdy_reg2),
        .I4(Q[1]),
        .O(fsm[1]));
  LUT4 #(
    .INIT(16'h40AA)) 
    \fsm[2]_i_1__0 
       (.I0(Q[2]),
        .I1(rdy_reg2),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fsm[2]));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gt_ch_drp_rdy[0]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(gt_ch_drp_rdy));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h003E)) 
    \gtp_channel.gtpe2_channel_i_i_1 
       (.I0(ext_ch_gt_drpen),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(drp_mux_en));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_10 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[11]),
        .O(DRPDI[11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_11 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[10]),
        .O(DRPDI[10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_12 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[9]),
        .O(DRPDI[9]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_13 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[8]),
        .O(DRPDI[8]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_14 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[7]),
        .O(DRPDI[7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[6]),
        .O(DRPDI[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[5]),
        .O(DRPDI[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[4]),
        .O(DRPDI[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[3]),
        .O(DRPDI[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[2]),
        .O(DRPDI[2]));
  LUT4 #(
    .INIT(16'h1110)) 
    \gtp_channel.gtpe2_channel_i_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ext_ch_gt_drpwe),
        .O(drp_mux_we));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[1]),
        .O(DRPDI[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[0]),
        .O(DRPDI[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_39 
       (.I0(ext_ch_gt_drpaddr[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_40 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_41 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_42 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_43 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\addr_reg_reg_n_0_[4] ),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_44 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_45 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gtp_channel.gtpe2_channel_i_i_46 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(DRPADDR[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_47 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\addr_reg_reg_n_0_[4] ),
        .O(DRPADDR[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[15]),
        .O(DRPDI[15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_7 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[14]),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_8 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[13]),
        .O(DRPDI[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \gtp_channel.gtpe2_channel_i_i_9 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(di_reg[12]),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \load_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\load_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1_n_0 ),
        .Q(load_cnt),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DRP_START0),
        .Q(start_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DRP_X160),
        .Q(x16_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gtp_pipe_rate" *) 
module pcie_7x_0_pcie_7x_0_gtp_pipe_rate
   (pclk_sel_reg_0,
    RXRATE,
    Q,
    DRP_X160,
    DRP_START0,
    \FSM_onehot_fsm_reg[7]_0 ,
    \fsm_reg[0]_0 ,
    done,
    CLK,
    pipe_rxpmaresetdone,
    gt_txratedone,
    gt_phystatus,
    gt_rxratedone,
    txsync_done,
    p_3_in,
    p_1_in,
    \rate_in_reg1_reg[1]_0 );
  output pclk_sel_reg_0;
  output [0:0]RXRATE;
  output [3:0]Q;
  output DRP_X160;
  output DRP_START0;
  output [2:0]\FSM_onehot_fsm_reg[7]_0 ;
  input \fsm_reg[0]_0 ;
  input done;
  input CLK;
  input [0:0]pipe_rxpmaresetdone;
  input gt_txratedone;
  input gt_phystatus;
  input gt_rxratedone;
  input txsync_done;
  input p_3_in;
  input p_1_in;
  input [1:0]\rate_in_reg1_reg[1]_0 ;

  wire CLK;
  wire DRP_START0;
  wire DRP_X160;
  wire \FSM_onehot_fsm[0]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[10]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[11]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[12]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1_n_0 ;
  wire \FSM_onehot_fsm[6]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[8]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_2_n_0 ;
  wire \FSM_onehot_fsm[9]_i_1__0_n_0 ;
  wire [2:0]\FSM_onehot_fsm_reg[7]_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[11] ;
  wire \FSM_onehot_fsm_reg_n_0_[12] ;
  wire \FSM_onehot_fsm_reg_n_0_[6] ;
  wire \FSM_onehot_fsm_reg_n_0_[8] ;
  wire [3:0]Q;
  wire [0:0]RXRATE;
  wire done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  wire [3:0]fsm;
  wire \fsm[0]_i_2_n_0 ;
  wire \fsm[0]_i_3_n_0 ;
  wire \fsm[0]_i_4_n_0 ;
  wire \fsm[0]_i_5_n_0 ;
  wire \fsm[1]_i_2_n_0 ;
  wire \fsm[1]_i_3_n_0 ;
  wire \fsm[1]_i_4_n_0 ;
  wire \fsm_reg[0]_0 ;
  wire gt_phystatus;
  wire gt_rxratedone;
  wire gt_txratedone;
  wire p_0_in1_in;
  wire [3:0]p_0_in__0;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_3_in_1;
  wire pclk_sel;
  wire pclk_sel_i_1_n_0;
  wire pclk_sel_reg_0;
  wire phystatus_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg2;
  wire phystatus_reg_n_0;
  wire [0:0]pipe_rxpmaresetdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_in_reg1;
  wire [1:0]\rate_in_reg1_reg[1]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_in_reg2;
  wire rate_out;
  wire \rate_out[0]_i_1_n_0 ;
  wire ratedone_i_1_n_0;
  wire ratedone_i_2_n_0;
  wire ratedone_reg_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg2;
  wire rxratedone_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxratedone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxratedone_reg2;
  wire rxratedone_reg_n_0;
  wire [3:0]txdata_wait_cnt_reg;
  wire txratedone_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txratedone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txratedone_reg2;
  wire txratedone_reg_n_0;
  wire txsync_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg2;

  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[0]_i_1__0 
       (.I0(pclk_sel),
        .I1(drp_done_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .O(\FSM_onehot_fsm[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[10]_i_1__0 
       (.I0(drp_done_reg2),
        .I1(p_3_in_1),
        .I2(p_2_in),
        .O(\FSM_onehot_fsm[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[11]_i_1__0 
       (.I0(ratedone_reg_n_0),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I2(p_3_in_1),
        .I3(drp_done_reg2),
        .O(\FSM_onehot_fsm[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[12]_i_1__0 
       (.I0(rate_out),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(rxpmaresetdone_reg2),
        .O(\FSM_onehot_fsm[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[1]_i_1__1 
       (.I0(drp_done_reg2),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .O(\FSM_onehot_fsm[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[2]_i_1__1 
       (.I0(p_0_in1_in),
        .I1(drp_done_reg2),
        .O(\FSM_onehot_fsm[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_fsm[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(txdata_wait_cnt_reg[3]),
        .O(\FSM_onehot_fsm[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEBAAAAEBAAAAAAAA)) 
    \FSM_onehot_fsm[4]_i_1__1 
       (.I0(\FSM_onehot_fsm_reg[7]_0 [1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[0]),
        .I5(\FSM_onehot_fsm_reg[7]_0 [0]),
        .O(\FSM_onehot_fsm[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[5]_i_1 
       (.I0(txsync_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[6]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_reg[7]_0 [2]),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_fsm[7]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I1(ratedone_reg_n_0),
        .I2(\FSM_onehot_fsm_reg[7]_0 [2]),
        .I3(txsync_done_reg2),
        .O(\FSM_onehot_fsm[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBEFFFFBEAAAAAAAA)) 
    \FSM_onehot_fsm[8]_i_1 
       (.I0(\FSM_onehot_fsm[8]_i_2_n_0 ),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg1[0]),
        .I4(rate_in_reg2[0]),
        .I5(\FSM_onehot_fsm_reg[7]_0 [0]),
        .O(\FSM_onehot_fsm[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \FSM_onehot_fsm[8]_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(txdata_wait_cnt_reg[3]),
        .O(\FSM_onehot_fsm[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[9]_i_1__0 
       (.I0(rxpmaresetdone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(drp_done_reg2),
        .I3(p_2_in),
        .O(\FSM_onehot_fsm[9]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[10]_i_1__0_n_0 ),
        .Q(p_3_in_1),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[11]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[11] ),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[12]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[12] ),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1__1_n_0 ),
        .Q(p_0_in1_in),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__1_n_0 ),
        .Q(rate_out),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1_n_0 ),
        .Q(pclk_sel),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[7]_0 [0]),
        .S(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[7]_0 [1]),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[6] ),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg[7]_0 [2]),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[8]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[8] ),
        .R(\fsm_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_X16_DONE:0000000000010,FSM_DRP_X16_START:0000000000001,FSM_PCLK_SEL:0000000001000,FSM_TXSYNC_DONE:0000001000000,FSM_DONE:0000000100000,FSM_TXSYNC_START:0000010000000,FSM_TXDATA_WAIT:0000100000000,FSM_IDLE:0000000010000,FSM_RATE_DONE:0100000000000,FSM_DRP_X20_START:0001000000000,FSM_DRP_X20_DONE:0010000000000,FSM_RXPMARESETDONE:1000000000000,FSM_RATE_SEL:0000000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[9]_i_1__0_n_0 ),
        .Q(p_2_in),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE drp_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(done),
        .Q(drp_done_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE drp_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(\fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC7040000)) 
    \fsm[0]_i_2 
       (.I0(rxpmaresetdone_reg2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(drp_done_reg2),
        .I4(Q[2]),
        .I5(\fsm[0]_i_4_n_0 ),
        .O(\fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000150455551504)) 
    \fsm[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ratedone_reg_n_0),
        .I3(drp_done_reg2),
        .I4(Q[1]),
        .I5(txsync_done_reg2),
        .O(\fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF5300000F53)) 
    \fsm[0]_i_4 
       (.I0(\fsm[1]_i_4_n_0 ),
        .I1(\fsm[0]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(drp_done_reg2),
        .O(\fsm[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fsm[0]_i_5 
       (.I0(rate_in_reg1[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .O(\fsm[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFE00FE0)) 
    \fsm[1]_i_2 
       (.I0(\fsm[1]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(drp_done_reg2),
        .O(\fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11405540)) 
    \fsm[1]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ratedone_reg_n_0),
        .I3(Q[1]),
        .I4(txsync_done_reg2),
        .O(\fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fsm[1]_i_4 
       (.I0(txdata_wait_cnt_reg[3]),
        .I1(txdata_wait_cnt_reg[2]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[1]),
        .O(\fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h380B303030303030)) 
    \fsm[2]_i_1 
       (.I0(txsync_done_reg2),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(drp_done_reg2),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fsm[2]));
  LUT5 #(
    .INIT(32'h1000AAAA)) 
    \fsm[3]_i_1 
       (.I0(Q[3]),
        .I1(drp_done_reg2),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(fsm[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[0]),
        .Q(Q[0]),
        .R(\fsm_reg[0]_0 ));
  MUXF7 \fsm_reg[0]_i_1 
       (.I0(\fsm[0]_i_2_n_0 ),
        .I1(\fsm[0]_i_3_n_0 ),
        .O(fsm[0]),
        .S(Q[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[1]),
        .Q(Q[1]),
        .R(\fsm_reg[0]_0 ));
  MUXF7 \fsm_reg[1]_i_1 
       (.I0(\fsm[1]_i_2_n_0 ),
        .I1(\fsm[1]_i_3_n_0 ),
        .O(fsm[1]),
        .S(Q[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[2]),
        .Q(Q[2]),
        .R(\fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(fsm[3]),
        .Q(Q[3]),
        .R(\fsm_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    pclk_sel_i_1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(pclk_sel),
        .I3(pclk_sel_reg_0),
        .O(pclk_sel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_i_1_n_0),
        .Q(pclk_sel_reg_0),
        .R(\fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAA8)) 
    phystatus_i_1
       (.I0(phystatus_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(p_2_in),
        .I4(p_3_in_1),
        .I5(phystatus_reg_n_0),
        .O(phystatus_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phystatus_i_1_n_0),
        .Q(phystatus_reg_n_0),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE phystatus_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_phystatus),
        .Q(phystatus_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE phystatus_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rate_in_reg1_reg[1]_0 [0]),
        .Q(rate_in_reg1[0]),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rate_in_reg1_reg[1]_0 [1]),
        .Q(rate_in_reg1[1]),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(\fsm_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \rate_out[0]_i_1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_out),
        .I3(RXRATE),
        .O(\rate_out[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rate_out[0]_i_1_n_0 ),
        .Q(RXRATE),
        .R(\fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h55554000)) 
    ratedone_i_1
       (.I0(ratedone_i_2_n_0),
        .I1(txratedone_reg_n_0),
        .I2(phystatus_reg_n_0),
        .I3(rxratedone_reg_n_0),
        .I4(ratedone_reg_n_0),
        .O(ratedone_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ratedone_i_2
       (.I0(p_3_in_1),
        .I1(p_2_in),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[12] ),
        .O(ratedone_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ratedone_i_1_n_0),
        .Q(ratedone_reg_n_0),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(\fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAA8)) 
    rxratedone_i_1
       (.I0(rxratedone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(p_2_in),
        .I4(p_3_in_1),
        .I5(rxratedone_reg_n_0),
        .O(rxratedone_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxratedone_i_1_n_0),
        .Q(rxratedone_reg_n_0),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxratedone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rxratedone),
        .Q(rxratedone_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxratedone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(\fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    start_reg1_i_1
       (.I0(p_1_in),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(p_2_in),
        .O(DRP_START0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80AA00AA)) 
    \txdata_wait_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[3]),
        .I2(txdata_wait_cnt_reg[2]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[1]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hE0606060)) 
    \txdata_wait_cnt[1]_i_1 
       (.I0(txdata_wait_cnt_reg[0]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hEA006A00)) 
    \txdata_wait_cnt[2]_i_1 
       (.I0(txdata_wait_cnt_reg[2]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I4(txdata_wait_cnt_reg[3]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    \txdata_wait_cnt[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[3]),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(\fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(\fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(\fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(\fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCAAAAAAA8)) 
    txratedone_i_1
       (.I0(txratedone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I3(p_2_in),
        .I4(p_3_in_1),
        .I5(txratedone_reg_n_0),
        .O(txratedone_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txratedone_i_1_n_0),
        .Q(txratedone_reg_n_0),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txratedone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_txratedone),
        .Q(txratedone_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txratedone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_done),
        .Q(txsync_done_reg1),
        .R(\fsm_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(\fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    x16_reg1_i_1
       (.I0(p_3_in),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .O(DRP_X160));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_gtp_pipe_reset" *) 
module pcie_7x_0_pcie_7x_0_gtp_pipe_reset
   (reset_n_reg2_reg,
    SR,
    p_1_in,
    p_3_in,
    pllreset_reg_0,
    rxusrclk_rst_reg2_reg_0,
    rst_gtreset,
    rst_userrdy,
    SYNC_TXSYNC_START0,
    pipe_rst_fsm,
    pipe_rst_idle,
    mmcm_lock_reg1_reg_0,
    CLK,
    qpll_qplllock,
    user_resetdone,
    dclk_rst_reg1_reg_0,
    done,
    pipe_rxpmaresetdone,
    gt_phystatus,
    txsync_done,
    Q,
    user_rxcdrlock,
    out);
  output reset_n_reg2_reg;
  output [0:0]SR;
  output p_1_in;
  output p_3_in;
  output pllreset_reg_0;
  output [0:0]rxusrclk_rst_reg2_reg_0;
  output rst_gtreset;
  output rst_userrdy;
  output SYNC_TXSYNC_START0;
  output [3:0]pipe_rst_fsm;
  output pipe_rst_idle;
  input mmcm_lock_reg1_reg_0;
  input CLK;
  input [0:0]qpll_qplllock;
  input user_resetdone;
  input dclk_rst_reg1_reg_0;
  input done;
  input [0:0]pipe_rxpmaresetdone;
  input gt_phystatus;
  input txsync_done;
  input [1:0]Q;
  input user_rxcdrlock;
  input out;

  wire CLK;
  wire \FSM_onehot_fsm[0]_i_1_n_0 ;
  wire \FSM_onehot_fsm[10]_i_1_n_0 ;
  wire \FSM_onehot_fsm[11]_i_1_n_0 ;
  wire \FSM_onehot_fsm[12]_i_1_n_0 ;
  wire \FSM_onehot_fsm[12]_i_2_n_0 ;
  wire \FSM_onehot_fsm[13]_i_1_n_0 ;
  wire \FSM_onehot_fsm[14]_i_1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[6]_i_1_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[9]_i_1_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[10] ;
  wire \FSM_onehot_fsm_reg_n_0_[12] ;
  wire \FSM_onehot_fsm_reg_n_0_[13] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[3] ;
  wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_onehot_fsm_reg_n_0_[6] ;
  wire \FSM_onehot_fsm_reg_n_0_[7] ;
  wire \FSM_onehot_fsm_reg_n_0_[8] ;
  wire \FSM_onehot_fsm_reg_n_0_[9] ;
  wire [1:0]Q;
  wire RST_DRP_START0;
  wire RST_DRP_X160;
  wire [0:0]SR;
  wire SYNC_TXSYNC_START0;
  wire \cfg_wait_cnt[5]_i_2_n_0 ;
  wire [5:0]cfg_wait_cnt_reg;
  wire dclk_rst_reg1;
  wire dclk_rst_reg1_2;
  wire dclk_rst_reg1_reg_0;
  wire done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  wire gt_phystatus;
  wire gtreset_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  wire mmcm_lock_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire out;
  wire [5:0]p_0_in;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg2;
  wire [3:0]pipe_rst_fsm;
  wire \pipe_rst_fsm[1]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[2]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[3]_INST_0_i_1_n_0 ;
  wire pipe_rst_idle;
  wire [0:0]pipe_rxpmaresetdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire plllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire plllock_reg2;
  wire pllreset_i_2_n_0;
  wire pllreset_reg_0;
  wire [0:0]qpll_qplllock;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  wire reset_n_reg2_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetdone_reg2;
  wire rst_gtreset;
  wire rst_userrdy;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire [0:0]rxusrclk_rst_reg2_reg_0;
  wire txsync_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg2;
  wire user_resetdone;
  wire user_rxcdrlock;
  wire userrdy;
  wire userrdy_i_1_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[0]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .O(\FSM_onehot_fsm[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[10]_i_1 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \FSM_onehot_fsm[11]_i_1 
       (.I0(resetdone_reg2),
        .I1(phystatus_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I3(txsync_done_reg2),
        .I4(p_2_in),
        .O(\FSM_onehot_fsm[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_fsm[12]_i_1 
       (.I0(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .I1(dclk_rst_reg1_2),
        .I2(plllock_reg2),
        .I3(resetdone_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[12] ),
        .O(\FSM_onehot_fsm[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_onehot_fsm[12]_i_2 
       (.I0(cfg_wait_cnt_reg[4]),
        .I1(cfg_wait_cnt_reg[3]),
        .I2(cfg_wait_cnt_reg[5]),
        .I3(cfg_wait_cnt_reg[0]),
        .I4(cfg_wait_cnt_reg[1]),
        .I5(cfg_wait_cnt_reg[2]),
        .O(\FSM_onehot_fsm[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \FSM_onehot_fsm[13]_i_1 
       (.I0(userrdy),
        .I1(mmcm_lock_reg2),
        .I2(resetdone_reg2),
        .I3(phystatus_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[13] ),
        .O(\FSM_onehot_fsm[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[14]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(userrdy),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I3(drp_done_reg2),
        .O(\FSM_onehot_fsm[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[1]_i_1__0 
       (.I0(pipe_rst_idle),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_fsm[2]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(rxpmaresetdone_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[3]_i_1__1 
       (.I0(rxpmaresetdone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_fsm[4]_i_1__0 
       (.I0(drp_done_reg2),
        .I1(p_0_in0_in),
        .I2(rxpmaresetdone_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[5]_i_1__0 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(p_0_in0_in),
        .O(\FSM_onehot_fsm[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[6]_i_1 
       (.I0(plllock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[7]_i_1 
       (.I0(txsync_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I2(p_2_in),
        .O(\FSM_onehot_fsm[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_fsm[8]_i_1__0 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I2(plllock_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \FSM_onehot_fsm[9]_i_1 
       (.I0(plllock_reg2),
        .I1(resetdone_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I3(drp_done_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1_n_0 ),
        .Q(dclk_rst_reg1_2),
        .S(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[10]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[10] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[11]_i_1_n_0 ),
        .Q(p_2_in),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[12]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[12] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[13]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[13] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[14]_i_1_n_0 ),
        .Q(userrdy),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1__0_n_0 ),
        .Q(pipe_rst_idle),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__0_n_0 ),
        .Q(p_0_in0_in),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[6]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[6] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[7] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[8]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[8] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_IDLE:000000000000010,FSM_DRP_X20_START:000000000010000,FSM_RXPMARESETDONE_1:000000000000100,FSM_RXPMARESETDONE_2:000000000001000,FSM_GTRESET:000000001000000,FSM_TXSYNC_DONE:000000010000000,FSM_PLLLOCK:000000100000000,FSM_DRP_X16_START:000001000000000,FSM_DRP_X16_DONE:000010000000000,FSM_TXSYNC_START:000100000000000,FSM_PLLRESET:001000000000000,FSM_MMCM_LOCK:100000000000000,FSM_RESETDONE:010000000000000,FSM_DRP_X20_DONE:000000000100000,FSM_CFG_WAIT:000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[9]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[9] ),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_START_i_1
       (.I0(p_0_in0_in),
        .I1(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(RST_DRP_START0));
  FDRE RST_DRP_START_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RST_DRP_START0),
        .Q(p_1_in),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_X16_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(RST_DRP_X160));
  FDRE RST_DRP_X16_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RST_DRP_X160),
        .Q(p_3_in),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \cfg_wait_cnt[0]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .I2(cfg_wait_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \cfg_wait_cnt[1]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(cfg_wait_cnt_reg[0]),
        .I2(cfg_wait_cnt_reg[1]),
        .I3(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h2888AAAA)) 
    \cfg_wait_cnt[2]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(cfg_wait_cnt_reg[2]),
        .I2(cfg_wait_cnt_reg[1]),
        .I3(cfg_wait_cnt_reg[0]),
        .I4(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h28888888AAAAAAAA)) 
    \cfg_wait_cnt[3]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(cfg_wait_cnt_reg[3]),
        .I2(cfg_wait_cnt_reg[0]),
        .I3(cfg_wait_cnt_reg[1]),
        .I4(cfg_wait_cnt_reg[2]),
        .I5(\FSM_onehot_fsm[12]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hEA006A00)) 
    \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg[4]),
        .I1(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I2(cfg_wait_cnt_reg[3]),
        .I3(dclk_rst_reg1_2),
        .I4(cfg_wait_cnt_reg[5]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    \cfg_wait_cnt[5]_i_1 
       (.I0(dclk_rst_reg1_2),
        .I1(cfg_wait_cnt_reg[5]),
        .I2(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I3(cfg_wait_cnt_reg[3]),
        .I4(cfg_wait_cnt_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg[2]),
        .I1(cfg_wait_cnt_reg[1]),
        .I2(cfg_wait_cnt_reg[0]),
        .O(\cfg_wait_cnt[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(cfg_wait_cnt_reg[0]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(cfg_wait_cnt_reg[1]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(cfg_wait_cnt_reg[2]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(cfg_wait_cnt_reg[3]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(cfg_wait_cnt_reg[4]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(cfg_wait_cnt_reg[5]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg1_reg
       (.C(dclk_rst_reg1_reg_0),
        .CE(1'b1),
        .D(dclk_rst_reg1_2),
        .Q(dclk_rst_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg2_reg
       (.C(dclk_rst_reg1_reg_0),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(SR),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(done),
        .Q(drp_done_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    gtreset_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I2(rst_gtreset),
        .O(gtreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtreset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gtreset_i_1_n_0),
        .Q(rst_gtreset),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1_reg_0),
        .Q(mmcm_lock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \phystatus_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(gt_phystatus),
        .Q(phystatus_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \phystatus_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(reset_n_reg2_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[0]_INST_0 
       (.I0(p_2_in),
        .I1(dclk_rst_reg1_2),
        .I2(p_0_in0_in),
        .I3(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(pipe_rst_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[1]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I3(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(pipe_rst_fsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I1(userrdy),
        .O(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[2]_INST_0 
       (.I0(p_2_in),
        .I1(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I3(\pipe_rst_fsm[2]_INST_0_i_1_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[2] ),
        .O(pipe_rst_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(\pipe_rst_fsm[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \pipe_rst_fsm[3]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[13] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(userrdy),
        .I3(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(pipe_rst_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \pipe_rst_fsm[3]_INST_0_i_1 
       (.I0(p_2_in),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE plllock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(qpll_qplllock),
        .Q(plllock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE plllock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(plllock_reg1),
        .Q(plllock_reg2),
        .R(reset_n_reg2_reg));
  LUT1 #(
    .INIT(2'h1)) 
    pllreset_i_1
       (.I0(out),
        .O(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    pllreset_i_2
       (.I0(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I2(pllreset_reg_0),
        .O(pllreset_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pllreset_i_2_n_0),
        .Q(pllreset_reg_0),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_idle_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(Q[0]),
        .Q(rate_idle_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_idle_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \resetdone_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(user_resetdone),
        .Q(resetdone_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \resetdone_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(resetdone_reg1),
        .Q(resetdone_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxcdrlock_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(user_rxcdrlock),
        .Q(rxcdrlock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxcdrlock_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pllreset_reg_0),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2_reg_0),
        .S(pllreset_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txsync_done_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_done),
        .Q(txsync_done_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txsync_done_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(reset_n_reg2_reg));
  LUT2 #(
    .INIT(4'hE)) 
    txsync_start_reg1_i_1
       (.I0(p_2_in),
        .I1(Q[1]),
        .O(SYNC_TXSYNC_START0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_i_1
       (.I0(mmcm_lock_reg2),
        .I1(userrdy),
        .I2(rst_userrdy),
        .O(userrdy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    userrdy_reg
       (.C(CLK),
        .CE(1'b1),
        .D(userrdy_i_1_n_0),
        .Q(rst_userrdy),
        .R(reset_n_reg2_reg));
endmodule

(* CHECK_LICENSE_TYPE = "pcie_7x_0_jtag,jtag_axi_v1_2_9_jtag_axi,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "pcie_7x_0_jtag" *) 
(* X_CORE_INFO = "jtag_axi_v1_2_9_jtag_axi,Vivado 2019.1" *) 
module pcie_7x_0_pcie_7x_0_jtag
   (aclk,
    aresetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 signal_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME signal_clock, ASSOCIATED_BUSIF M_AXI, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 signal_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, BUSER_WIDTH 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire NLW_inst_m_axi_arlock_UNCONNECTED;
  wire NLW_inst_m_axi_awlock_UNCONNECTED;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [16:0]NLW_inst_sl_oport0_UNCONNECTED;

  (* AXI_64BIT_ADDR = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* FAMILY = "artix7" *) 
  (* GC_XSDB_S_IPORT_WIDTH = "37" *) 
  (* GC_XSDB_S_OPORT_WIDTH = "17" *) 
  (* M_AXI_ADDR_WIDTH = "32" *) 
  (* M_AXI_DATA_WIDTH = "32" *) 
  (* M_AXI_ID_WIDTH = "1" *) 
  (* M_HAS_BURST = "1" *) 
  (* PROTOCOL = "2" *) 
  (* RD_CMDFIFO_DATA_WIDTH = "64" *) 
  (* RD_TXN_QUEUE_LENGTH = "1" *) 
  (* WR_CMDFIFO_DATA_WIDTH = "64" *) 
  (* WR_TXN_QUEUE_LENGTH = "1" *) 
  pcie_7x_0_jtag_axi_v1_2_9_jtag_axi inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(1'b0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .sl_iport0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sl_oport0(NLW_inst_sl_oport0_UNCONNECTED[16:0]));
endmodule

(* CFG_CTL_IF = "FALSE" *) (* CFG_FC_IF = "FALSE" *) (* CFG_MGMT_IF = "FALSE" *) 
(* CFG_STATUS_IF = "FALSE" *) (* C_DATA_WIDTH = "64" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* ENABLE_JTAG_DBG = "TRUE" *) (* ERR_REPORTING_IF = "FALSE" *) (* EXT_CH_GT_DRP = "FALSE" *) 
(* EXT_PIPE_INTERFACE = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) (* KEEP_WIDTH = "8" *) 
(* LINK_CAP_MAX_LINK_WIDTH = "1" *) (* ORIG_REF_NAME = "pcie_7x_0_pcie2_top" *) (* PCIE_ASYNC_EN = "FALSE" *) 
(* PCIE_EXT_CLK = "FALSE" *) (* PCIE_EXT_GT_COMMON = "TRUE" *) (* PIPE_SIM = "FALSE" *) 
(* PL_INTERFACE = "FALSE" *) (* RCV_MSG_IF = "FALSE" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
(* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* bar_0 = "FFE00004" *) (* bar_1 = "FFFFFFFF" *) 
(* bar_2 = "00000000" *) (* bar_3 = "00000000" *) (* bar_4 = "00000000" *) 
(* bar_5 = "00000000" *) (* bram_lat = "0" *) (* c_aer_base_ptr = "000" *) 
(* c_aer_cap_ecrc_check_capable = "FALSE" *) (* c_aer_cap_ecrc_gen_capable = "FALSE" *) (* c_aer_cap_multiheader = "FALSE" *) 
(* c_aer_cap_nextptr = "000" *) (* c_aer_cap_on = "FALSE" *) (* c_aer_cap_optional_err_support = "002000" *) 
(* c_aer_cap_permit_rooterr_update = "FALSE" *) (* c_buf_opt_bma = "TRUE" *) (* c_component_name = "pcie_7x_0" *) 
(* c_cpl_inf = "TRUE" *) (* c_cpl_infinite = "TRUE" *) (* c_cpl_timeout_disable_sup = "FALSE" *) 
(* c_cpl_timeout_range = "0010" *) (* c_cpl_timeout_ranges_sup = "2" *) (* c_d1_support = "FALSE" *) 
(* c_d2_support = "FALSE" *) (* c_de_emph = "FALSE" *) (* c_dev_cap2_ari_forwarding_supported = "FALSE" *) 
(* c_dev_cap2_atomicop32_completer_supported = "FALSE" *) (* c_dev_cap2_atomicop64_completer_supported = "FALSE" *) (* c_dev_cap2_atomicop_routing_supported = "FALSE" *) 
(* c_dev_cap2_cas128_completer_supported = "FALSE" *) (* c_dev_cap2_tph_completer_supported = "00" *) (* c_dev_control_ext_tag_default = "FALSE" *) 
(* c_dev_port_type = "0" *) (* c_dis_lane_reverse = "TRUE" *) (* c_disable_rx_poisoned_resp = "FALSE" *) 
(* c_disable_scrambling = "FALSE" *) (* c_disable_tx_aspm_l0s = "FALSE" *) (* c_dll_lnk_actv_cap = "FALSE" *) 
(* c_dsi_bool = "FALSE" *) (* c_dsn_base_ptr = "100" *) (* c_dsn_cap_enabled = "TRUE" *) 
(* c_dsn_next_ptr = "000" *) (* c_enable_msg_route = "00000000000" *) (* c_ep_l0s_accpt_lat = "0" *) 
(* c_ep_l1_accpt_lat = "7" *) (* c_ext_pci_cfg_space_addr = "3FF" *) (* c_external_clocking = "TRUE" *) 
(* c_fc_cpld = "461" *) (* c_fc_cplh = "36" *) (* c_fc_npd = "24" *) 
(* c_fc_nph = "12" *) (* c_fc_pd = "437" *) (* c_fc_ph = "32" *) 
(* c_gen1 = "1'b0" *) (* c_header_type = "00" *) (* c_hw_auton_spd_disable = "FALSE" *) 
(* c_int_width = "64" *) (* c_last_cfg_dw = "10C" *) (* c_link_cap_aspm_optionality = "FALSE" *) 
(* c_ll_ack_timeout = "0000" *) (* c_ll_ack_timeout_enable = "FALSE" *) (* c_ll_ack_timeout_function = "0" *) 
(* c_ll_replay_timeout = "0000" *) (* c_ll_replay_timeout_enable = "FALSE" *) (* c_ll_replay_timeout_func = "1" *) 
(* c_lnk_bndwdt_notif = "FALSE" *) (* c_msi = "0" *) (* c_msi_64b_addr = "TRUE" *) 
(* c_msi_cap_on = "FALSE" *) (* c_msi_mult_msg_extn = "0" *) (* c_msi_per_vctr_mask_cap = "FALSE" *) 
(* c_msix_cap_on = "TRUE" *) (* c_msix_next_ptr = "00" *) (* c_msix_pba_bir = "0" *) 
(* c_msix_pba_offset = "0" *) (* c_msix_table_bir = "0" *) (* c_msix_table_offset = "0" *) 
(* c_msix_table_size = "000" *) (* c_pci_cfg_space_addr = "3F" *) (* c_pcie_blk_locn = "0" *) 
(* c_pcie_cap_next_ptr = "9C" *) (* c_pcie_cap_slot_implemented = "FALSE" *) (* c_pcie_dbg_ports = "FALSE" *) 
(* c_pcie_fast_config = "0" *) (* c_perf_level_high = "TRUE" *) (* c_phantom_functions = "0" *) 
(* c_pm_cap_next_ptr = "60" *) (* c_pme_support = "0F" *) (* c_rbar_base_ptr = "000" *) 
(* c_rbar_cap_control_encodedbar0 = "00" *) (* c_rbar_cap_control_encodedbar1 = "00" *) (* c_rbar_cap_control_encodedbar2 = "00" *) 
(* c_rbar_cap_control_encodedbar3 = "00" *) (* c_rbar_cap_control_encodedbar4 = "00" *) (* c_rbar_cap_control_encodedbar5 = "00" *) 
(* c_rbar_cap_index0 = "0" *) (* c_rbar_cap_index1 = "0" *) (* c_rbar_cap_index2 = "0" *) 
(* c_rbar_cap_index3 = "0" *) (* c_rbar_cap_index4 = "0" *) (* c_rbar_cap_index5 = "0" *) 
(* c_rbar_cap_nextptr = "000" *) (* c_rbar_cap_on = "FALSE" *) (* c_rbar_cap_sup0 = "00001" *) 
(* c_rbar_cap_sup1 = "00001" *) (* c_rbar_cap_sup2 = "00001" *) (* c_rbar_cap_sup3 = "00001" *) 
(* c_rbar_cap_sup4 = "00001" *) (* c_rbar_cap_sup5 = "00001" *) (* c_rbar_num = "0" *) 
(* c_rcb = "0" *) (* c_recrc_check = "0" *) (* c_recrc_check_trim = "FALSE" *) 
(* c_rev_gt_order = "FALSE" *) (* c_root_cap_crs = "FALSE" *) (* c_rx_raddr_lat = "0" *) 
(* c_rx_ram_limit = "7FF" *) (* c_rx_rdata_lat = "2" *) (* c_rx_write_lat = "0" *) 
(* c_silicon_rev = "2" *) (* c_slot_cap_attn_butn = "FALSE" *) (* c_slot_cap_attn_ind = "FALSE" *) 
(* c_slot_cap_elec_interlock = "FALSE" *) (* c_slot_cap_hotplug_cap = "FALSE" *) (* c_slot_cap_hotplug_surprise = "FALSE" *) 
(* c_slot_cap_mrl = "FALSE" *) (* c_slot_cap_no_cmd_comp_sup = "FALSE" *) (* c_slot_cap_physical_slot_num = "0" *) 
(* c_slot_cap_pwr_ctrl = "FALSE" *) (* c_slot_cap_pwr_ind = "FALSE" *) (* c_slot_cap_pwr_limit_scale = "0" *) 
(* c_slot_cap_pwr_limit_value = "0" *) (* c_surprise_dn_err_cap = "FALSE" *) (* c_trgt_lnk_spd = "0" *) 
(* c_trn_np_fc = "TRUE" *) (* c_tx_last_tlp = "29" *) (* c_tx_raddr_lat = "0" *) 
(* c_tx_rdata_lat = "2" *) (* c_tx_write_lat = "0" *) (* c_upconfig_capable = "TRUE" *) 
(* c_upstream_facing = "TRUE" *) (* c_ur_atomic = "FALSE" *) (* c_ur_inv_req = "TRUE" *) 
(* c_ur_prs_response = "TRUE" *) (* c_vc_base_ptr = "000" *) (* c_vc_cap_enabled = "FALSE" *) 
(* c_vc_cap_reject_snoop = "FALSE" *) (* c_vc_next_ptr = "000" *) (* c_vsec_base_ptr = "000" *) 
(* c_vsec_cap_enabled = "FALSE" *) (* c_vsec_next_ptr = "000" *) (* c_xlnx_ref_board = "NONE" *) 
(* cap_ver = "2" *) (* cardbus_cis_ptr = "00000000" *) (* class_code = "058000" *) 
(* cmps = "2" *) (* con_scl_fctr_d0_state = "0" *) (* con_scl_fctr_d1_state = "0" *) 
(* con_scl_fctr_d2_state = "0" *) (* con_scl_fctr_d3_state = "0" *) (* cost_table = "1" *) 
(* d1_sup = "0" *) (* d2_sup = "0" *) (* dev_id = "7011" *) 
(* dev_port_type = "0000" *) (* dis_scl_fctr_d0_state = "0" *) (* dis_scl_fctr_d1_state = "0" *) 
(* dis_scl_fctr_d2_state = "0" *) (* dis_scl_fctr_d3_state = "0" *) (* dsi = "0" *) 
(* ep_l0s_accpt_lat = "000" *) (* ep_l1_accpt_lat = "111" *) (* ext_tag_fld_sup = "FALSE" *) 
(* int_pin = "0" *) (* intx = "FALSE" *) (* max_lnk_spd = "1" *) 
(* max_lnk_wdt = "000001" *) (* mps = "010" *) (* no_soft_rst = "TRUE" *) 
(* pci_exp_int_freq = "1" *) (* pci_exp_ref_freq = "0" *) (* phantm_func_sup = "00" *) 
(* pme_sup = "0F" *) (* pwr_con_d0_state = "00" *) (* pwr_con_d1_state = "00" *) 
(* pwr_con_d2_state = "00" *) (* pwr_con_d3_state = "00" *) (* pwr_dis_d0_state = "00" *) 
(* pwr_dis_d1_state = "00" *) (* pwr_dis_d2_state = "00" *) (* pwr_dis_d3_state = "00" *) 
(* rev_id = "00" *) (* slot_clk = "TRUE" *) (* subsys_id = "0007" *) 
(* subsys_ven_id = "10EE" *) (* ven_id = "10EE" *) (* xrom_bar = "00000000" *) 
module pcie_7x_0_pcie_7x_0_pcie2_top
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_mmcm_lock_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    user_clk_out,
    user_reset_out,
    user_lnk_up,
    user_app_rdy,
    tx_buf_av,
    tx_err_drop,
    tx_cfg_req,
    s_axis_tx_tdata,
    s_axis_tx_tvalid,
    s_axis_tx_tready,
    s_axis_tx_tkeep,
    s_axis_tx_tlast,
    s_axis_tx_tuser,
    tx_cfg_gnt,
    m_axis_rx_tdata,
    m_axis_rx_tvalid,
    m_axis_rx_tready,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    m_axis_rx_tuser,
    rx_np_ok,
    rx_np_req,
    fc_cpld,
    fc_cplh,
    fc_npd,
    fc_nph,
    fc_pd,
    fc_ph,
    fc_sel,
    cfg_mgmt_do,
    cfg_mgmt_rd_wr_done,
    cfg_status,
    cfg_command,
    cfg_dstatus,
    cfg_dcommand,
    cfg_lstatus,
    cfg_lcommand,
    cfg_dcommand2,
    cfg_pcie_link_state,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_powerstate,
    cfg_pmcsr_pme_status,
    cfg_received_func_lvl_rst,
    cfg_mgmt_di,
    cfg_mgmt_byte_en,
    cfg_mgmt_dwaddr,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_mgmt_wr_readonly,
    cfg_err_ecrc,
    cfg_err_ur,
    cfg_err_cpl_timeout,
    cfg_err_cpl_unexpect,
    cfg_err_cpl_abort,
    cfg_err_posted,
    cfg_err_cor,
    cfg_err_atomic_egress_blocked,
    cfg_err_internal_cor,
    cfg_err_malformed,
    cfg_err_mc_blocked,
    cfg_err_poisoned,
    cfg_err_norecovery,
    cfg_err_tlp_cpl_header,
    cfg_err_cpl_rdy,
    cfg_err_locked,
    cfg_err_acs,
    cfg_err_internal_uncor,
    cfg_trn_pending,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_force_state,
    cfg_dsn,
    cfg_msg_received,
    cfg_msg_data,
    cfg_interrupt,
    cfg_interrupt_rdy,
    cfg_interrupt_assert,
    cfg_interrupt_di,
    cfg_interrupt_do,
    cfg_interrupt_mmenable,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_interrupt_stat,
    cfg_pciecap_interrupt_msgnum,
    cfg_to_turnoff,
    cfg_turnoff_ok,
    cfg_bus_number,
    cfg_device_number,
    cfg_function_number,
    cfg_pm_wake,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_setslotpowerlimit,
    cfg_pm_send_pme_to,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_bridge_serr_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_pme_int_en,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_fatal_err_received,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_err_fatal,
    cfg_msg_received_pm_pme,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    pl_directed_link_change,
    pl_directed_link_width,
    pl_directed_link_speed,
    pl_directed_link_auton,
    pl_upstream_prefer_deemph,
    pl_sel_lnk_rate,
    pl_sel_lnk_width,
    pl_ltssm_state,
    pl_lane_reversal_mode,
    pl_phy_lnk_up,
    pl_tx_pm_state,
    pl_rx_pm_state,
    pl_link_upcfg_cap,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_initial_link_width,
    pl_directed_change_done,
    pl_received_hot_rst,
    pl_transmit_hot_rst,
    pl_downstream_deemph_source,
    cfg_err_aer_headerlog,
    cfg_aer_interrupt_msgnum,
    cfg_err_aer_headerlog_set,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_vc_tcvc_map,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    pcie_drp_rdy,
    pcie_drp_do,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_txinhibit,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    pipe_mmcm_rst_n,
    sys_clk,
    sys_rst_n);
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [0:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output int_mmcm_lock_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [0:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output user_clk_out;
  output user_reset_out;
  output user_lnk_up;
  output user_app_rdy;
  output [5:0]tx_buf_av;
  output tx_err_drop;
  output tx_cfg_req;
  input [63:0]s_axis_tx_tdata;
  input s_axis_tx_tvalid;
  output s_axis_tx_tready;
  input [7:0]s_axis_tx_tkeep;
  input s_axis_tx_tlast;
  input [3:0]s_axis_tx_tuser;
  input tx_cfg_gnt;
  output [63:0]m_axis_rx_tdata;
  output m_axis_rx_tvalid;
  input m_axis_rx_tready;
  output [7:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output [21:0]m_axis_rx_tuser;
  input rx_np_ok;
  input rx_np_req;
  output [11:0]fc_cpld;
  output [7:0]fc_cplh;
  output [11:0]fc_npd;
  output [7:0]fc_nph;
  output [11:0]fc_pd;
  output [7:0]fc_ph;
  input [2:0]fc_sel;
  output [31:0]cfg_mgmt_do;
  output cfg_mgmt_rd_wr_done;
  output [15:0]cfg_status;
  output [15:0]cfg_command;
  output [15:0]cfg_dstatus;
  output [15:0]cfg_dcommand;
  output [15:0]cfg_lstatus;
  output [15:0]cfg_lcommand;
  output [15:0]cfg_dcommand2;
  output [2:0]cfg_pcie_link_state;
  output cfg_pmcsr_pme_en;
  output [1:0]cfg_pmcsr_powerstate;
  output cfg_pmcsr_pme_status;
  output cfg_received_func_lvl_rst;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en;
  input [9:0]cfg_mgmt_dwaddr;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_mgmt_wr_readonly;
  input cfg_err_ecrc;
  input cfg_err_ur;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_unexpect;
  input cfg_err_cpl_abort;
  input cfg_err_posted;
  input cfg_err_cor;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_internal_cor;
  input cfg_err_malformed;
  input cfg_err_mc_blocked;
  input cfg_err_poisoned;
  input cfg_err_norecovery;
  input [47:0]cfg_err_tlp_cpl_header;
  output cfg_err_cpl_rdy;
  input cfg_err_locked;
  input cfg_err_acs;
  input cfg_err_internal_uncor;
  input cfg_trn_pending;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input [1:0]cfg_pm_force_state;
  input [63:0]cfg_dsn;
  output cfg_msg_received;
  output [15:0]cfg_msg_data;
  input cfg_interrupt;
  output cfg_interrupt_rdy;
  input cfg_interrupt_assert;
  input [7:0]cfg_interrupt_di;
  output [7:0]cfg_interrupt_do;
  output [2:0]cfg_interrupt_mmenable;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  input cfg_interrupt_stat;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  output cfg_to_turnoff;
  input cfg_turnoff_ok;
  output [7:0]cfg_bus_number;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  input cfg_pm_wake;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_setslotpowerlimit;
  input cfg_pm_send_pme_to;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input cfg_mgmt_wr_rw1c_as_rw;
  output cfg_bridge_serr_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_pme_int_en;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input pl_directed_link_speed;
  input pl_directed_link_auton;
  input pl_upstream_prefer_deemph;
  output pl_sel_lnk_rate;
  output [1:0]pl_sel_lnk_width;
  output [5:0]pl_ltssm_state;
  output [1:0]pl_lane_reversal_mode;
  output pl_phy_lnk_up;
  output [2:0]pl_tx_pm_state;
  output [1:0]pl_rx_pm_state;
  output pl_link_upcfg_cap;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output [2:0]pl_initial_link_width;
  output pl_directed_change_done;
  output pl_received_hot_rst;
  input pl_transmit_hot_rst;
  input pl_downstream_deemph_source;
  input [127:0]cfg_err_aer_headerlog;
  input [4:0]cfg_aer_interrupt_msgnum;
  output cfg_err_aer_headerlog_set;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output [6:0]cfg_vc_tcvc_map;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [8:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [0:0]pipe_rxprbserr;
  input [0:0]pipe_txinhibit;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [4:0]pipe_rate_fsm;
  output [5:0]pipe_sync_fsm_tx;
  output [6:0]pipe_sync_fsm_rx;
  output [6:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [0:0]pipe_eyescandataerror;
  output [2:0]pipe_rxstatus;
  output [14:0]pipe_dmonitorout;
  output [0:0]pipe_cpll_lock;
  output [0:0]pipe_qpll_lock;
  output [0:0]pipe_rxpmaresetdone;
  output [2:0]pipe_rxbufstatus;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]pipe_rxsyncdone;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [0:0]pipe_rxcommadet;
  output [0:0]gt_ch_drp_rdy;
  output [0:0]pipe_debug_0;
  output [0:0]pipe_debug_1;
  output [0:0]pipe_debug_2;
  output [0:0]pipe_debug_3;
  output [0:0]pipe_debug_4;
  output [0:0]pipe_debug_5;
  output [0:0]pipe_debug_6;
  output [0:0]pipe_debug_7;
  output [0:0]pipe_debug_8;
  output [0:0]pipe_debug_9;
  output [31:0]pipe_debug;
  output ext_ch_gt_drpclk;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;
  output [15:0]ext_ch_gt_drpdo;
  output [0:0]ext_ch_gt_drprdy;
  input [11:0]common_commands_in;
  input [24:0]pipe_rx_0_sigs;
  input [24:0]pipe_rx_1_sigs;
  input [24:0]pipe_rx_2_sigs;
  input [24:0]pipe_rx_3_sigs;
  input [24:0]pipe_rx_4_sigs;
  input [24:0]pipe_rx_5_sigs;
  input [24:0]pipe_rx_6_sigs;
  input [24:0]pipe_rx_7_sigs;
  output [11:0]common_commands_out;
  output [24:0]pipe_tx_0_sigs;
  output [24:0]pipe_tx_1_sigs;
  output [24:0]pipe_tx_2_sigs;
  output [24:0]pipe_tx_3_sigs;
  output [24:0]pipe_tx_4_sigs;
  output [24:0]pipe_tx_5_sigs;
  output [24:0]pipe_tx_6_sigs;
  output [24:0]pipe_tx_7_sigs;
  input pipe_mmcm_rst_n;
  input sys_clk;
  input sys_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [10:0]\^cfg_command ;
  wire [14:0]\^cfg_dcommand ;
  wire [11:0]\^cfg_dcommand2 ;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]\^cfg_dstatus ;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [11:0]\^cfg_lcommand ;
  wire [15:0]\^cfg_lstatus ;
  wire [3:0]cfg_mgmt_byte_en;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire [6:0]cfg_vc_tcvc_map;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [0:0]gt_ch_drp_rdy;
  wire int_dclk_out;
  wire int_mmcm_lock_out;
  wire int_oobclk_out;
  wire [0:0]int_pclk_sel_slave;
  wire int_userclk1_out;
  wire [63:0]m_axis_rx_tdata;
  wire [6:6]\^m_axis_rx_tkeep ;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [21:0]\^m_axis_rx_tuser ;
  wire m_axis_rx_tvalid;
  wire n_0_0;
  wire n_0_1;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [14:0]pipe_dmonitorout;
  wire [2:0]\^pipe_drp_fsm ;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [0:0]pipe_pclk_sel_out;
  wire [3:0]\^pipe_qrst_fsm ;
  wire pipe_qrst_idle;
  wire [3:0]\^pipe_rate_fsm ;
  wire pipe_rate_idle;
  wire [3:0]\^pipe_rst_fsm ;
  wire pipe_rst_idle;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [3:0]\^pipe_rxdisperr ;
  wire [0:0]pipe_rxdlysresetdone;
  wire [3:0]\^pipe_rxnotintable ;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]\^pipe_sync_fsm_rx ;
  wire [5:0]pipe_sync_fsm_tx;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire [1:0]qpll_drp_done;
  wire qpll_drp_rst_n;
  wire qpll_drp_start;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire [0:0]\^qpll_qpllreset ;
  wire rate_in_reg1_reg0;
  wire rate_reg1_reg0;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [7:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire s_axis_tx_tready;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire sys_clk;
  wire sys_rst_n;
  wire [5:0]tx_buf_av;
  wire tx_cfg_gnt;
  wire tx_cfg_req;
  wire tx_err_drop;
  wire user_lnk_up;
  wire user_reset_out;

  assign cfg_command[15] = \<const0> ;
  assign cfg_command[14] = \<const0> ;
  assign cfg_command[13] = \<const0> ;
  assign cfg_command[12] = \<const0> ;
  assign cfg_command[11] = \<const0> ;
  assign cfg_command[10] = \^cfg_command [10];
  assign cfg_command[9] = \<const0> ;
  assign cfg_command[8] = \^cfg_command [8];
  assign cfg_command[7] = \<const0> ;
  assign cfg_command[6] = \<const0> ;
  assign cfg_command[5] = \<const0> ;
  assign cfg_command[4] = \<const0> ;
  assign cfg_command[3] = \<const0> ;
  assign cfg_command[2:0] = \^cfg_command [2:0];
  assign cfg_dcommand[15] = \<const0> ;
  assign cfg_dcommand[14:0] = \^cfg_dcommand [14:0];
  assign cfg_dcommand2[15] = \<const0> ;
  assign cfg_dcommand2[14] = \<const0> ;
  assign cfg_dcommand2[13] = \<const0> ;
  assign cfg_dcommand2[12] = \<const0> ;
  assign cfg_dcommand2[11:0] = \^cfg_dcommand2 [11:0];
  assign cfg_dstatus[15] = \<const0> ;
  assign cfg_dstatus[14] = \<const0> ;
  assign cfg_dstatus[13] = \<const0> ;
  assign cfg_dstatus[12] = \<const0> ;
  assign cfg_dstatus[11] = \<const0> ;
  assign cfg_dstatus[10] = \<const0> ;
  assign cfg_dstatus[9] = \<const0> ;
  assign cfg_dstatus[8] = \<const0> ;
  assign cfg_dstatus[7] = \<const0> ;
  assign cfg_dstatus[6] = \<const0> ;
  assign cfg_dstatus[5] = cfg_trn_pending;
  assign cfg_dstatus[4] = \<const0> ;
  assign cfg_dstatus[3:0] = \^cfg_dstatus [3:0];
  assign cfg_lcommand[15] = \<const0> ;
  assign cfg_lcommand[14] = \<const0> ;
  assign cfg_lcommand[13] = \<const0> ;
  assign cfg_lcommand[12] = \<const0> ;
  assign cfg_lcommand[11:3] = \^cfg_lcommand [11:3];
  assign cfg_lcommand[2] = \<const0> ;
  assign cfg_lcommand[1:0] = \^cfg_lcommand [1:0];
  assign cfg_lstatus[15:13] = \^cfg_lstatus [15:13];
  assign cfg_lstatus[12] = \<const1> ;
  assign cfg_lstatus[11] = \^cfg_lstatus [11];
  assign cfg_lstatus[10] = \<const0> ;
  assign cfg_lstatus[9] = \<const0> ;
  assign cfg_lstatus[8] = \<const0> ;
  assign cfg_lstatus[7:4] = \^cfg_lstatus [7:4];
  assign cfg_lstatus[3] = \<const0> ;
  assign cfg_lstatus[2] = \<const0> ;
  assign cfg_lstatus[1:0] = \^cfg_lstatus [1:0];
  assign cfg_status[15] = \<const0> ;
  assign cfg_status[14] = \<const0> ;
  assign cfg_status[13] = \<const0> ;
  assign cfg_status[12] = \<const0> ;
  assign cfg_status[11] = \<const0> ;
  assign cfg_status[10] = \<const0> ;
  assign cfg_status[9] = \<const0> ;
  assign cfg_status[8] = \<const0> ;
  assign cfg_status[7] = \<const0> ;
  assign cfg_status[6] = \<const0> ;
  assign cfg_status[5] = \<const0> ;
  assign cfg_status[4] = \<const0> ;
  assign cfg_status[3] = \<const0> ;
  assign cfg_status[2] = \<const0> ;
  assign cfg_status[1] = \<const0> ;
  assign cfg_status[0] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign ext_ch_gt_drpclk = int_dclk_out;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = int_oobclk_out;
  assign int_qplllock_out[1] = \<const0> ;
  assign int_qplllock_out[0] = \<const0> ;
  assign int_qplloutclk_out[1] = \<const0> ;
  assign int_qplloutclk_out[0] = \<const0> ;
  assign int_qplloutrefclk_out[1] = \<const0> ;
  assign int_qplloutrefclk_out[0] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign int_userclk2_out = int_userclk1_out;
  assign m_axis_rx_tkeep[7] = \^m_axis_rx_tkeep [6];
  assign m_axis_rx_tkeep[6] = \^m_axis_rx_tkeep [6];
  assign m_axis_rx_tkeep[5] = \^m_axis_rx_tkeep [6];
  assign m_axis_rx_tkeep[4] = \^m_axis_rx_tkeep [6];
  assign m_axis_rx_tkeep[3] = \<const1> ;
  assign m_axis_rx_tkeep[2] = \<const1> ;
  assign m_axis_rx_tkeep[1] = \<const1> ;
  assign m_axis_rx_tkeep[0] = \<const1> ;
  assign m_axis_rx_tuser[21] = \^m_axis_rx_tuser [21];
  assign m_axis_rx_tuser[20] = \<const0> ;
  assign m_axis_rx_tuser[19] = \^m_axis_rx_tuser [19];
  assign m_axis_rx_tuser[18] = \^m_axis_rx_tuser [17];
  assign m_axis_rx_tuser[17] = \^m_axis_rx_tuser [17];
  assign m_axis_rx_tuser[16] = \<const0> ;
  assign m_axis_rx_tuser[15] = \<const0> ;
  assign m_axis_rx_tuser[14] = \^m_axis_rx_tuser [14];
  assign m_axis_rx_tuser[13] = \<const0> ;
  assign m_axis_rx_tuser[12] = \<const0> ;
  assign m_axis_rx_tuser[11] = \<const0> ;
  assign m_axis_rx_tuser[10] = \<const0> ;
  assign m_axis_rx_tuser[9] = \<const0> ;
  assign m_axis_rx_tuser[8:0] = \^m_axis_rx_tuser [8:0];
  assign pipe_cpll_lock[0] = \<const0> ;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_drp_fsm[6] = \<const0> ;
  assign pipe_drp_fsm[5] = \<const0> ;
  assign pipe_drp_fsm[4] = \<const0> ;
  assign pipe_drp_fsm[3] = \<const0> ;
  assign pipe_drp_fsm[2:0] = \^pipe_drp_fsm [2:0];
  assign pipe_gen3_out = \<const0> ;
  assign pipe_qpll_lock[0] = qpll_qplllock[0];
  assign pipe_qrst_fsm[11] = \<const0> ;
  assign pipe_qrst_fsm[10] = \<const0> ;
  assign pipe_qrst_fsm[9] = \<const0> ;
  assign pipe_qrst_fsm[8] = \<const0> ;
  assign pipe_qrst_fsm[7] = \<const0> ;
  assign pipe_qrst_fsm[6] = \<const0> ;
  assign pipe_qrst_fsm[5] = \<const0> ;
  assign pipe_qrst_fsm[4] = \<const0> ;
  assign pipe_qrst_fsm[3:0] = \^pipe_qrst_fsm [3:0];
  assign pipe_rate_fsm[4] = \<const0> ;
  assign pipe_rate_fsm[3:0] = \^pipe_rate_fsm [3:0];
  assign pipe_rst_fsm[4] = \<const0> ;
  assign pipe_rst_fsm[3:0] = \^pipe_rst_fsm [3:0];
  assign pipe_rxdisperr[7] = \<const0> ;
  assign pipe_rxdisperr[6] = \<const0> ;
  assign pipe_rxdisperr[5] = \<const0> ;
  assign pipe_rxdisperr[4] = \<const0> ;
  assign pipe_rxdisperr[3:0] = \^pipe_rxdisperr [3:0];
  assign pipe_rxnotintable[7] = \<const0> ;
  assign pipe_rxnotintable[6] = \<const0> ;
  assign pipe_rxnotintable[5] = \<const0> ;
  assign pipe_rxnotintable[4] = \<const0> ;
  assign pipe_rxnotintable[3:0] = \^pipe_rxnotintable [3:0];
  assign pipe_sync_fsm_rx[6] = \<const0> ;
  assign pipe_sync_fsm_rx[5] = \<const0> ;
  assign pipe_sync_fsm_rx[4] = \<const0> ;
  assign pipe_sync_fsm_rx[3] = \<const0> ;
  assign pipe_sync_fsm_rx[2] = \<const0> ;
  assign pipe_sync_fsm_rx[1] = \<const0> ;
  assign pipe_sync_fsm_rx[0] = \^pipe_sync_fsm_rx [0];
  assign pipe_tx_0_sigs[24] = \<const0> ;
  assign pipe_tx_0_sigs[23] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[24] = \<const0> ;
  assign pipe_tx_1_sigs[23] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[24] = \<const0> ;
  assign pipe_tx_2_sigs[23] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[24] = \<const0> ;
  assign pipe_tx_3_sigs[23] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[24] = \<const0> ;
  assign pipe_tx_4_sigs[23] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[24] = \<const0> ;
  assign pipe_tx_5_sigs[23] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[24] = \<const0> ;
  assign pipe_tx_6_sigs[23] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[24] = \<const0> ;
  assign pipe_tx_7_sigs[23] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = int_dclk_out;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \^qpll_qpllreset [0];
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk_out = int_userclk1_out;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  pcie_7x_0_pcie_7x_0_core_top inst
       (.CLK(int_dclk_out),
        .D({n_0_0,rate_reg1_reg0}),
        .\FSM_onehot_fsm_reg[4] (pipe_rate_idle),
        .\FSM_onehot_fsm_reg[7] ({pipe_qrst_idle,qpll_drp_start}),
        .Q(pipe_sync_fsm_tx),
        .SR(qpll_drp_rst_n),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_bus_number(cfg_bus_number),
        .cfg_command({\^cfg_command [10],\^cfg_command [8],\^cfg_command [2:0]}),
        .cfg_dcommand(\^cfg_dcommand ),
        .cfg_dcommand2(\^cfg_dcommand2 ),
        .cfg_device_number(cfg_device_number),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(\^cfg_dstatus ),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_function_number(cfg_function_number),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand({\^cfg_lcommand [11:3],\^cfg_lcommand [1:0]}),
        .cfg_lstatus({\^cfg_lstatus [15:13],\^cfg_lstatus [11],\^cfg_lstatus [7:4],\^cfg_lstatus [1:0]}),
        .cfg_mgmt_byte_en(cfg_mgmt_byte_en),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .\fsm_reg[2] (\^pipe_drp_fsm ),
        .\fsm_reg[3] (\^pipe_rate_fsm ),
        .gt_ch_drp_rdy(gt_ch_drp_rdy),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .m_axis_rx_tdata(m_axis_rx_tdata),
        .m_axis_rx_tkeep(\^m_axis_rx_tkeep ),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser({\^m_axis_rx_tuser [21],\^m_axis_rx_tuser [19],\^m_axis_rx_tuser [17],\^m_axis_rx_tuser [14],\^m_axis_rx_tuser [8:0]}),
        .m_axis_rx_tvalid_reg(m_axis_rx_tvalid),
        .mmcm_i(int_userclk1_out),
        .mmcm_i_i_1(int_mmcm_lock_out),
        .out(user_lnk_up),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pclk_sel_reg(int_oobclk_out),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(\^pipe_qrst_fsm ),
        .pipe_rst_fsm(\^pipe_rst_fsm ),
        .pipe_rst_idle(pipe_rst_idle),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(\^pipe_rxdisperr ),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(\^pipe_rxnotintable ),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(\^pipe_sync_fsm_rx ),
        .pipe_tx_rate(rate_in_reg1_reg0),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .pllreset_reg(\^qpll_qpllreset ),
        .qpll_drp_done(qpll_drp_done[0]),
        .qpll_qplllock(qpll_qplllock[0]),
        .qpll_qplloutclk(qpll_qplloutclk[0]),
        .qpll_qplloutrefclk(qpll_qplloutrefclk[0]),
        .\rate_in_reg1_reg[1] ({n_0_1,rate_in_reg1_reg0}),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep[7]),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .sys_clk(sys_clk),
        .sys_rst_n(sys_rst_n),
        .tready_thrtl_reg(s_axis_tx_tready),
        .trn_tbuf_av(tx_buf_av),
        .trn_tcfg_req(tx_cfg_req),
        .tx_cfg_gnt(tx_cfg_gnt),
        .tx_err_drop(tx_err_drop),
        .user_reset_out_reg_0(user_reset_out));
  LUT1 #(
    .INIT(2'h2)) 
    rate_reg1_reg0_inst
       (.I0(rate_in_reg1_reg0),
        .O(rate_reg1_reg0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_7x
   (src_in,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    E,
    cfg_msg_received,
    cfg_received_func_lvl_rst,
    trn_in_packet_reg,
    trn_reof,
    trn_rsof,
    trn_rsrc_dsc,
    ppm_L1_thrtl_reg,
    cfg_pcie_link_state,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ,
    cfg_to_turnoff,
    user_reset_int_reg,
    dsc_detect,
    rsrc_rdy_filtered,
    trn_rsrc_dsc_prev0,
    tcfg_req_trig,
    trn_tcfg_req,
    gt_rxelecidle_q_reg,
    trn_tbuf_av,
    tbuf_av_min_trig,
    lnk_up_thrtl_reg,
    trn_tdst_rdy,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pipe_rx0_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx_deemph,
    pipe_tx_rate,
    pipe_tx_rcvr_det,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_received_hot_rst,
    pl_sel_lnk_rate,
    trn_lnk_up,
    trn_recrc_err,
    trn_rerrfwd,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    gt_rxelecidle_q_reg_0,
    cfg_msg_data,
    pcie_drp_do,
    pipe_tx0_data,
    cfg_pmcsr_powerstate,
    pipe_tx0_char_is_k,
    pipe_tx0_powerdown,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    gt_rxelecidle_q_reg_1,
    cfg_interrupt_mmenable,
    pipe_tx_margin,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    trn_rbar_hit,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    trn_in_packet,
    trn_rdst_rdy,
    ppm_L1_trig,
    ppm_L1_thrtl,
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ,
    bridge_reset_int,
    pl_phy_lnk_up,
    trn_rsrc_dsc_d,
    reg_dsc_detect,
    reg_tcfg_gnt,
    lnk_up_thrtl,
    out,
    CLK,
    cfg_pm_turnoff_ok_n,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    cfg_interrupt_msienable_0,
    pipe_rx0_chanisaligned,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    sys_rst_n,
    rx_np_ok,
    rx_np_req,
    trn_tcfg_gnt,
    cfg_interrupt_msienable_1,
    trn_teof,
    trn_tsof,
    trn_tsrc_rdy,
    cfg_err_aer_headerlog,
    trn_td,
    pcie_drp_di,
    pipe_rx0_data,
    cfg_pm_force_state,
    pipe_rx0_char_is_k,
    pl_directed_link_change,
    pl_directed_link_width,
    trn_trem,
    cfg_ds_function_number,
    pipe_rx0_status,
    fc_sel,
    cfg_mgmt_di,
    cfg_mgmt_byte_en_n,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr);
  output src_in;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output [0:0]E;
  output cfg_msg_received;
  output cfg_received_func_lvl_rst;
  output trn_in_packet_reg;
  output trn_reof;
  output trn_rsof;
  output trn_rsrc_dsc;
  output ppm_L1_thrtl_reg;
  output [2:0]cfg_pcie_link_state;
  output \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  output cfg_to_turnoff;
  output user_reset_int_reg;
  output dsc_detect;
  output rsrc_rdy_filtered;
  output trn_rsrc_dsc_prev0;
  output tcfg_req_trig;
  output trn_tcfg_req;
  output gt_rxelecidle_q_reg;
  output [5:0]trn_tbuf_av;
  output tbuf_av_min_trig;
  output lnk_up_thrtl_reg;
  output trn_tdst_rdy;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pipe_rx0_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_rate;
  output pipe_tx_rcvr_det;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_received_hot_rst;
  output pl_sel_lnk_rate;
  output trn_lnk_up;
  output trn_recrc_err;
  output trn_rerrfwd;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [63:0]gt_rxelecidle_q_reg_0;
  output [15:0]cfg_msg_data;
  output [15:0]pcie_drp_do;
  output [15:0]pipe_tx0_data;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pipe_tx0_char_is_k;
  output [1:0]pipe_tx0_powerdown;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [0:0]gt_rxelecidle_q_reg_1;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]pipe_tx_margin;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  output [6:0]trn_rbar_hit;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input trn_in_packet;
  input trn_rdst_rdy;
  input ppm_L1_trig;
  input ppm_L1_thrtl;
  input \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input trn_rsrc_dsc_d;
  input reg_dsc_detect;
  input reg_tcfg_gnt;
  input lnk_up_thrtl;
  input out;
  input CLK;
  input cfg_pm_turnoff_ok_n;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input cfg_interrupt_msienable_0;
  input pipe_rx0_chanisaligned;
  input pipe_rx0_elec_idle;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input sys_rst_n;
  input rx_np_ok;
  input rx_np_req;
  input trn_tcfg_gnt;
  input [3:0]cfg_interrupt_msienable_1;
  input trn_teof;
  input trn_tsof;
  input trn_tsrc_rdy;
  input [127:0]cfg_err_aer_headerlog;
  input [63:0]trn_td;
  input [15:0]pcie_drp_di;
  input [15:0]pipe_rx0_data;
  input [1:0]cfg_pm_force_state;
  input [1:0]pipe_rx0_char_is_k;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [0:0]trn_trem;
  input [2:0]cfg_ds_function_number;
  input [2:0]pipe_rx0_status;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en_n;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;

  wire CLK;
  wire [0:0]E;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ;
  wire \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_aer_headerlog_set_n;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_rdy_n;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msienable_0;
  wire [3:0]cfg_interrupt_msienable_1;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_rdy_n;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en_n;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_rd_wr_done_n;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_turnoff_ok_n;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_received_func_lvl_rst_n;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire [6:0]cfg_vc_tcvc_map;
  wire dsc_detect;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire gt_rxelecidle_q_reg;
  wire [63:0]gt_rxelecidle_q_reg_0;
  wire [0:0]gt_rxelecidle_q_reg_1;
  wire lnk_up_thrtl;
  wire lnk_up_thrtl_reg;
  wire [12:0]mim_rx_raddr;
  wire [67:0]mim_rx_rdata;
  wire mim_rx_ren;
  wire [12:0]mim_rx_waddr;
  wire [67:0]mim_rx_wdata;
  wire mim_rx_wen;
  wire [12:0]mim_tx_raddr;
  wire [68:0]mim_tx_rdata;
  wire mim_tx_ren;
  wire [12:0]mim_tx_waddr;
  wire [68:0]mim_tx_wdata;
  wire mim_tx_wen;
  wire out;
  wire pcie_block_i_i_10_n_0;
  wire pcie_block_i_i_11_n_0;
  wire pcie_block_i_i_12_n_0;
  wire pcie_block_i_i_13_n_0;
  wire pcie_block_i_i_14_n_0;
  wire pcie_block_i_i_15_n_0;
  wire pcie_block_i_i_16_n_0;
  wire pcie_block_i_i_17_n_0;
  wire pcie_block_i_i_18_n_0;
  wire pcie_block_i_i_19_n_0;
  wire pcie_block_i_i_1_n_0;
  wire pcie_block_i_i_20_n_0;
  wire pcie_block_i_i_21_n_0;
  wire pcie_block_i_i_22_n_0;
  wire pcie_block_i_i_23_n_0;
  wire pcie_block_i_i_24_n_0;
  wire pcie_block_i_i_25_n_0;
  wire pcie_block_i_i_27_n_0;
  wire pcie_block_i_i_28_n_0;
  wire pcie_block_i_i_2_n_0;
  wire pcie_block_i_i_3_n_0;
  wire pcie_block_i_i_4_n_0;
  wire pcie_block_i_i_5_n_0;
  wire pcie_block_i_i_6_n_0;
  wire pcie_block_i_i_7_n_0;
  wire pcie_block_i_i_8_n_0;
  wire pcie_block_i_i_9_n_0;
  wire pcie_block_i_n_100;
  wire pcie_block_i_n_101;
  wire pcie_block_i_n_102;
  wire pcie_block_i_n_103;
  wire pcie_block_i_n_104;
  wire pcie_block_i_n_105;
  wire pcie_block_i_n_106;
  wire pcie_block_i_n_107;
  wire pcie_block_i_n_108;
  wire pcie_block_i_n_1097;
  wire pcie_block_i_n_1098;
  wire pcie_block_i_n_1099;
  wire pcie_block_i_n_1100;
  wire pcie_block_i_n_1101;
  wire pcie_block_i_n_1102;
  wire pcie_block_i_n_1103;
  wire pcie_block_i_n_1143;
  wire pcie_block_i_n_140;
  wire pcie_block_i_n_141;
  wire pcie_block_i_n_142;
  wire pcie_block_i_n_143;
  wire pcie_block_i_n_144;
  wire pcie_block_i_n_145;
  wire pcie_block_i_n_146;
  wire pcie_block_i_n_155;
  wire pcie_block_i_n_156;
  wire pcie_block_i_n_157;
  wire pcie_block_i_n_158;
  wire pcie_block_i_n_159;
  wire pcie_block_i_n_160;
  wire pcie_block_i_n_169;
  wire pcie_block_i_n_172;
  wire pcie_block_i_n_173;
  wire pcie_block_i_n_174;
  wire pcie_block_i_n_175;
  wire pcie_block_i_n_176;
  wire pcie_block_i_n_177;
  wire pcie_block_i_n_178;
  wire pcie_block_i_n_179;
  wire pcie_block_i_n_180;
  wire pcie_block_i_n_181;
  wire pcie_block_i_n_182;
  wire pcie_block_i_n_183;
  wire pcie_block_i_n_184;
  wire pcie_block_i_n_185;
  wire pcie_block_i_n_186;
  wire pcie_block_i_n_187;
  wire pcie_block_i_n_188;
  wire pcie_block_i_n_189;
  wire pcie_block_i_n_190;
  wire pcie_block_i_n_191;
  wire pcie_block_i_n_192;
  wire pcie_block_i_n_193;
  wire pcie_block_i_n_194;
  wire pcie_block_i_n_195;
  wire pcie_block_i_n_610;
  wire pcie_block_i_n_611;
  wire pcie_block_i_n_618;
  wire pcie_block_i_n_619;
  wire pcie_block_i_n_687;
  wire pcie_block_i_n_688;
  wire pcie_block_i_n_689;
  wire pcie_block_i_n_690;
  wire pcie_block_i_n_691;
  wire pcie_block_i_n_704;
  wire pcie_block_i_n_705;
  wire pcie_block_i_n_706;
  wire pcie_block_i_n_707;
  wire pcie_block_i_n_708;
  wire pcie_block_i_n_709;
  wire pcie_block_i_n_710;
  wire pcie_block_i_n_711;
  wire pcie_block_i_n_712;
  wire pcie_block_i_n_713;
  wire pcie_block_i_n_714;
  wire pcie_block_i_n_715;
  wire pcie_block_i_n_716;
  wire pcie_block_i_n_717;
  wire pcie_block_i_n_718;
  wire pcie_block_i_n_719;
  wire pcie_block_i_n_72;
  wire pcie_block_i_n_720;
  wire pcie_block_i_n_721;
  wire pcie_block_i_n_722;
  wire pcie_block_i_n_723;
  wire pcie_block_i_n_724;
  wire pcie_block_i_n_725;
  wire pcie_block_i_n_726;
  wire pcie_block_i_n_727;
  wire pcie_block_i_n_728;
  wire pcie_block_i_n_729;
  wire pcie_block_i_n_730;
  wire pcie_block_i_n_731;
  wire pcie_block_i_n_732;
  wire pcie_block_i_n_733;
  wire pcie_block_i_n_734;
  wire pcie_block_i_n_735;
  wire pcie_block_i_n_736;
  wire pcie_block_i_n_737;
  wire pcie_block_i_n_738;
  wire pcie_block_i_n_739;
  wire pcie_block_i_n_740;
  wire pcie_block_i_n_741;
  wire pcie_block_i_n_742;
  wire pcie_block_i_n_743;
  wire pcie_block_i_n_744;
  wire pcie_block_i_n_745;
  wire pcie_block_i_n_746;
  wire pcie_block_i_n_747;
  wire pcie_block_i_n_748;
  wire pcie_block_i_n_749;
  wire pcie_block_i_n_75;
  wire pcie_block_i_n_750;
  wire pcie_block_i_n_751;
  wire pcie_block_i_n_752;
  wire pcie_block_i_n_753;
  wire pcie_block_i_n_754;
  wire pcie_block_i_n_755;
  wire pcie_block_i_n_756;
  wire pcie_block_i_n_757;
  wire pcie_block_i_n_758;
  wire pcie_block_i_n_759;
  wire pcie_block_i_n_76;
  wire pcie_block_i_n_760;
  wire pcie_block_i_n_761;
  wire pcie_block_i_n_762;
  wire pcie_block_i_n_763;
  wire pcie_block_i_n_764;
  wire pcie_block_i_n_765;
  wire pcie_block_i_n_766;
  wire pcie_block_i_n_767;
  wire pcie_block_i_n_768;
  wire pcie_block_i_n_769;
  wire pcie_block_i_n_77;
  wire pcie_block_i_n_770;
  wire pcie_block_i_n_771;
  wire pcie_block_i_n_772;
  wire pcie_block_i_n_773;
  wire pcie_block_i_n_774;
  wire pcie_block_i_n_775;
  wire pcie_block_i_n_776;
  wire pcie_block_i_n_777;
  wire pcie_block_i_n_778;
  wire pcie_block_i_n_779;
  wire pcie_block_i_n_78;
  wire pcie_block_i_n_780;
  wire pcie_block_i_n_781;
  wire pcie_block_i_n_782;
  wire pcie_block_i_n_783;
  wire pcie_block_i_n_784;
  wire pcie_block_i_n_785;
  wire pcie_block_i_n_786;
  wire pcie_block_i_n_787;
  wire pcie_block_i_n_788;
  wire pcie_block_i_n_789;
  wire pcie_block_i_n_790;
  wire pcie_block_i_n_791;
  wire pcie_block_i_n_792;
  wire pcie_block_i_n_793;
  wire pcie_block_i_n_794;
  wire pcie_block_i_n_795;
  wire pcie_block_i_n_796;
  wire pcie_block_i_n_797;
  wire pcie_block_i_n_798;
  wire pcie_block_i_n_799;
  wire pcie_block_i_n_800;
  wire pcie_block_i_n_801;
  wire pcie_block_i_n_802;
  wire pcie_block_i_n_803;
  wire pcie_block_i_n_804;
  wire pcie_block_i_n_805;
  wire pcie_block_i_n_806;
  wire pcie_block_i_n_807;
  wire pcie_block_i_n_808;
  wire pcie_block_i_n_809;
  wire pcie_block_i_n_810;
  wire pcie_block_i_n_811;
  wire pcie_block_i_n_812;
  wire pcie_block_i_n_813;
  wire pcie_block_i_n_814;
  wire pcie_block_i_n_815;
  wire pcie_block_i_n_816;
  wire pcie_block_i_n_817;
  wire pcie_block_i_n_818;
  wire pcie_block_i_n_819;
  wire pcie_block_i_n_820;
  wire pcie_block_i_n_821;
  wire pcie_block_i_n_822;
  wire pcie_block_i_n_823;
  wire pcie_block_i_n_824;
  wire pcie_block_i_n_825;
  wire pcie_block_i_n_826;
  wire pcie_block_i_n_827;
  wire pcie_block_i_n_828;
  wire pcie_block_i_n_829;
  wire pcie_block_i_n_830;
  wire pcie_block_i_n_831;
  wire pcie_block_i_n_832;
  wire pcie_block_i_n_833;
  wire pcie_block_i_n_834;
  wire pcie_block_i_n_835;
  wire pcie_block_i_n_836;
  wire pcie_block_i_n_837;
  wire pcie_block_i_n_838;
  wire pcie_block_i_n_839;
  wire pcie_block_i_n_84;
  wire pcie_block_i_n_840;
  wire pcie_block_i_n_841;
  wire pcie_block_i_n_842;
  wire pcie_block_i_n_843;
  wire pcie_block_i_n_844;
  wire pcie_block_i_n_845;
  wire pcie_block_i_n_846;
  wire pcie_block_i_n_847;
  wire pcie_block_i_n_848;
  wire pcie_block_i_n_849;
  wire pcie_block_i_n_85;
  wire pcie_block_i_n_850;
  wire pcie_block_i_n_851;
  wire pcie_block_i_n_852;
  wire pcie_block_i_n_853;
  wire pcie_block_i_n_854;
  wire pcie_block_i_n_855;
  wire pcie_block_i_n_856;
  wire pcie_block_i_n_857;
  wire pcie_block_i_n_858;
  wire pcie_block_i_n_859;
  wire pcie_block_i_n_86;
  wire pcie_block_i_n_860;
  wire pcie_block_i_n_861;
  wire pcie_block_i_n_862;
  wire pcie_block_i_n_863;
  wire pcie_block_i_n_864;
  wire pcie_block_i_n_865;
  wire pcie_block_i_n_866;
  wire pcie_block_i_n_867;
  wire pcie_block_i_n_868;
  wire pcie_block_i_n_869;
  wire pcie_block_i_n_87;
  wire pcie_block_i_n_870;
  wire pcie_block_i_n_871;
  wire pcie_block_i_n_872;
  wire pcie_block_i_n_873;
  wire pcie_block_i_n_874;
  wire pcie_block_i_n_875;
  wire pcie_block_i_n_876;
  wire pcie_block_i_n_877;
  wire pcie_block_i_n_878;
  wire pcie_block_i_n_879;
  wire pcie_block_i_n_88;
  wire pcie_block_i_n_880;
  wire pcie_block_i_n_881;
  wire pcie_block_i_n_882;
  wire pcie_block_i_n_883;
  wire pcie_block_i_n_884;
  wire pcie_block_i_n_885;
  wire pcie_block_i_n_886;
  wire pcie_block_i_n_887;
  wire pcie_block_i_n_888;
  wire pcie_block_i_n_889;
  wire pcie_block_i_n_89;
  wire pcie_block_i_n_890;
  wire pcie_block_i_n_891;
  wire pcie_block_i_n_892;
  wire pcie_block_i_n_893;
  wire pcie_block_i_n_894;
  wire pcie_block_i_n_895;
  wire pcie_block_i_n_896;
  wire pcie_block_i_n_897;
  wire pcie_block_i_n_898;
  wire pcie_block_i_n_899;
  wire pcie_block_i_n_90;
  wire pcie_block_i_n_900;
  wire pcie_block_i_n_901;
  wire pcie_block_i_n_902;
  wire pcie_block_i_n_903;
  wire pcie_block_i_n_904;
  wire pcie_block_i_n_905;
  wire pcie_block_i_n_906;
  wire pcie_block_i_n_907;
  wire pcie_block_i_n_908;
  wire pcie_block_i_n_909;
  wire pcie_block_i_n_91;
  wire pcie_block_i_n_910;
  wire pcie_block_i_n_911;
  wire pcie_block_i_n_912;
  wire pcie_block_i_n_913;
  wire pcie_block_i_n_914;
  wire pcie_block_i_n_915;
  wire pcie_block_i_n_916;
  wire pcie_block_i_n_917;
  wire pcie_block_i_n_918;
  wire pcie_block_i_n_919;
  wire pcie_block_i_n_92;
  wire pcie_block_i_n_920;
  wire pcie_block_i_n_921;
  wire pcie_block_i_n_922;
  wire pcie_block_i_n_923;
  wire pcie_block_i_n_924;
  wire pcie_block_i_n_925;
  wire pcie_block_i_n_926;
  wire pcie_block_i_n_927;
  wire pcie_block_i_n_928;
  wire pcie_block_i_n_929;
  wire pcie_block_i_n_93;
  wire pcie_block_i_n_930;
  wire pcie_block_i_n_931;
  wire pcie_block_i_n_932;
  wire pcie_block_i_n_933;
  wire pcie_block_i_n_934;
  wire pcie_block_i_n_935;
  wire pcie_block_i_n_936;
  wire pcie_block_i_n_937;
  wire pcie_block_i_n_938;
  wire pcie_block_i_n_939;
  wire pcie_block_i_n_94;
  wire pcie_block_i_n_940;
  wire pcie_block_i_n_941;
  wire pcie_block_i_n_942;
  wire pcie_block_i_n_943;
  wire pcie_block_i_n_944;
  wire pcie_block_i_n_945;
  wire pcie_block_i_n_946;
  wire pcie_block_i_n_947;
  wire pcie_block_i_n_948;
  wire pcie_block_i_n_949;
  wire pcie_block_i_n_95;
  wire pcie_block_i_n_950;
  wire pcie_block_i_n_951;
  wire pcie_block_i_n_952;
  wire pcie_block_i_n_953;
  wire pcie_block_i_n_954;
  wire pcie_block_i_n_955;
  wire pcie_block_i_n_956;
  wire pcie_block_i_n_957;
  wire pcie_block_i_n_958;
  wire pcie_block_i_n_959;
  wire pcie_block_i_n_96;
  wire pcie_block_i_n_98;
  wire pcie_block_i_n_99;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pipe_rx0_chanisaligned;
  wire [1:0]pipe_rx0_char_is_k;
  wire [15:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rx0_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_polarity;
  wire pipe_rx2_polarity;
  wire pipe_rx3_polarity;
  wire pipe_rx4_polarity;
  wire pipe_rx5_polarity;
  wire pipe_rx6_polarity;
  wire pipe_rx7_polarity;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [15:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [15:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [15:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [1:0]pipe_tx3_powerdown;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [15:0]pipe_tx4_data;
  wire pipe_tx4_elec_idle;
  wire [1:0]pipe_tx4_powerdown;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [15:0]pipe_tx5_data;
  wire pipe_tx5_elec_idle;
  wire [1:0]pipe_tx5_powerdown;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [15:0]pipe_tx6_data;
  wire pipe_tx6_elec_idle;
  wire [1:0]pipe_tx6_powerdown;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [15:0]pipe_tx7_data;
  wire pipe_tx7_elec_idle;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_phy_lnk_up_n;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire ppm_L1_thrtl;
  wire ppm_L1_thrtl_reg;
  wire ppm_L1_trig;
  wire reg_dsc_detect;
  wire reg_tcfg_gnt;
  wire rsrc_rdy_filtered;
  wire rx_np_ok;
  wire rx_np_req;
  wire src_in;
  wire sys_rst_n;
  wire tbuf_av_min_trig;
  wire tcfg_req_trig;
  wire trn_in_packet;
  wire trn_in_packet_reg;
  wire trn_lnk_up;
  wire [6:0]trn_rbar_hit;
  wire [127:64]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [1:1]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire trn_rsrc_dsc_d;
  wire trn_rsrc_dsc_prev0;
  wire trn_rsrc_rdy;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire [63:0]trn_td;
  wire trn_tdst_rdy;
  wire trn_teof;
  wire [0:0]trn_trem;
  wire trn_tsof;
  wire trn_tsrc_rdy;
  wire tx_err_drop;
  wire user_reset_int_reg;
  wire user_rst_n;
  wire [3:1]NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1 
       (.I0(cfg_to_turnoff),
        .I1(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ),
        .O(\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \cfg_bus_number_d[7]_i_2 
       (.I0(cfg_msg_received),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    cfg_err_aer_headerlog_set_INST_0
       (.I0(cfg_err_aer_headerlog_set_n),
        .O(cfg_err_aer_headerlog_set));
  LUT1 #(
    .INIT(2'h1)) 
    cfg_err_cpl_rdy_INST_0
       (.I0(cfg_err_cpl_rdy_n),
        .O(cfg_err_cpl_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    cfg_interrupt_rdy_INST_0
       (.I0(cfg_interrupt_rdy_n),
        .O(cfg_interrupt_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    cfg_mgmt_rd_wr_done_INST_0
       (.I0(cfg_mgmt_rd_wr_done_n),
        .O(cfg_mgmt_rd_wr_done));
  LUT1 #(
    .INIT(2'h1)) 
    cfg_received_func_lvl_rst_INST_0
       (.I0(cfg_received_func_lvl_rst_n),
        .O(cfg_received_func_lvl_rst));
  LUT3 #(
    .INIT(8'h4F)) 
    lnk_up_thrtl_i_1
       (.I0(trn_tdst_rdy),
        .I1(lnk_up_thrtl),
        .I2(out),
        .O(lnk_up_thrtl_reg));
  LUT6 #(
    .INIT(64'h0000000027000000)) 
    m_axis_rx_tvalid_i_2
       (.I0(trn_reof),
        .I1(trn_rdst_rdy),
        .I2(trn_rsof),
        .I3(trn_rsrc_dsc),
        .I4(trn_in_packet),
        .I5(trn_rsrc_dsc_d),
        .O(dsc_detect));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PCIE_2_1 #(
    .AER_BASE_PTR(12'h000),
    .AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .AER_CAP_ID(16'h0001),
    .AER_CAP_MULTIHEADER("FALSE"),
    .AER_CAP_NEXTPTR(12'h000),
    .AER_CAP_ON("FALSE"),
    .AER_CAP_OPTIONAL_ERR_SUPPORT(24'h002000),
    .AER_CAP_PERMIT_ROOTERR_UPDATE("FALSE"),
    .AER_CAP_VERSION(4'h1),
    .ALLOW_X8_GEN2("FALSE"),
    .BAR0(32'hFFE00004),
    .BAR1(32'hFFFFFFFF),
    .BAR2(32'h00000000),
    .BAR3(32'h00000000),
    .BAR4(32'h00000000),
    .BAR5(32'h00000000),
    .CAPABILITIES_PTR(8'h40),
    .CARDBUS_CIS_POINTER(32'h00000000),
    .CFG_ECRC_ERR_CPLSTAT(0),
    .CLASS_CODE(24'h058000),
    .CMD_INTX_IMPLEMENTED("FALSE"),
    .CPL_TIMEOUT_DISABLE_SUPPORTED("FALSE"),
    .CPL_TIMEOUT_RANGES_SUPPORTED(4'h2),
    .CRM_MODULE_RSTS(7'h00),
    .DEV_CAP2_ARI_FORWARDING_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED("FALSE"),
    .DEV_CAP2_CAS128_COMPLETER_SUPPORTED("FALSE"),
    .DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED("FALSE"),
    .DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED("FALSE"),
    .DEV_CAP2_LTR_MECHANISM_SUPPORTED("FALSE"),
    .DEV_CAP2_MAX_ENDEND_TLP_PREFIXES(2'h0),
    .DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING("FALSE"),
    .DEV_CAP2_TPH_COMPLETER_SUPPORTED(2'h0),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE("TRUE"),
    .DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE("TRUE"),
    .DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .DEV_CAP_ENDPOINT_L1_LATENCY(7),
    .DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .DEV_CAP_MAX_PAYLOAD_SUPPORTED(2),
    .DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT(0),
    .DEV_CAP_ROLE_BASED_ERROR("TRUE"),
    .DEV_CAP_RSVD_14_12(0),
    .DEV_CAP_RSVD_17_16(0),
    .DEV_CAP_RSVD_31_29(0),
    .DEV_CONTROL_AUX_POWER_SUPPORTED("FALSE"),
    .DEV_CONTROL_EXT_TAG_DEFAULT("FALSE"),
    .DISABLE_ASPM_L1_TIMER("FALSE"),
    .DISABLE_BAR_FILTERING("FALSE"),
    .DISABLE_ERR_MSG("FALSE"),
    .DISABLE_ID_CHECK("FALSE"),
    .DISABLE_LANE_REVERSAL("TRUE"),
    .DISABLE_LOCKED_FILTER("FALSE"),
    .DISABLE_PPM_FILTER("FALSE"),
    .DISABLE_RX_POISONED_RESP("FALSE"),
    .DISABLE_RX_TC_FILTER("FALSE"),
    .DISABLE_SCRAMBLING("FALSE"),
    .DNSTREAM_LINK_NUM(8'h00),
    .DSN_BASE_PTR(12'h100),
    .DSN_CAP_ID(16'h0003),
    .DSN_CAP_NEXTPTR(12'h000),
    .DSN_CAP_ON("TRUE"),
    .DSN_CAP_VERSION(4'h1),
    .ENABLE_MSG_ROUTE(11'h000),
    .ENABLE_RX_TD_ECRC_TRIM("FALSE"),
    .ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED("FALSE"),
    .ENTER_RVRY_EI_L0("TRUE"),
    .EXIT_LOOPBACK_ON_EI("TRUE"),
    .EXPANSION_ROM(32'h00000000),
    .EXT_CFG_CAP_PTR(6'h3F),
    .EXT_CFG_XP_CAP_PTR(10'h3FF),
    .HEADER_TYPE(8'h00),
    .INFER_EI(5'h00),
    .INTERRUPT_PIN(8'h00),
    .INTERRUPT_STAT_AUTO("TRUE"),
    .IS_SWITCH("FALSE"),
    .LAST_CONFIG_DWORD(10'h3FF),
    .LINK_CAP_ASPM_OPTIONALITY("FALSE"),
    .LINK_CAP_ASPM_SUPPORT(1),
    .LINK_CAP_CLOCK_POWER_MANAGEMENT("FALSE"),
    .LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP("FALSE"),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP("FALSE"),
    .LINK_CAP_MAX_LINK_SPEED(4'h1),
    .LINK_CAP_MAX_LINK_WIDTH(6'h01),
    .LINK_CAP_RSVD_23(0),
    .LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE("FALSE"),
    .LINK_CONTROL_RCB(0),
    .LINK_CTRL2_DEEMPHASIS("FALSE"),
    .LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE("FALSE"),
    .LINK_CTRL2_TARGET_LINK_SPEED(4'h0),
    .LINK_STATUS_SLOT_CLOCK_CONFIG("TRUE"),
    .LL_ACK_TIMEOUT(15'h0000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_REPLAY_TIMEOUT(15'h0000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(1),
    .LTSSM_MAX_LINK_WIDTH(6'h01),
    .MPS_FORCE("FALSE"),
    .MSIX_BASE_PTR(8'h9C),
    .MSIX_CAP_ID(8'h11),
    .MSIX_CAP_NEXTPTR(8'h00),
    .MSIX_CAP_ON("TRUE"),
    .MSIX_CAP_PBA_BIR(0),
    .MSIX_CAP_PBA_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_BIR(0),
    .MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .MSIX_CAP_TABLE_SIZE(11'h000),
    .MSI_BASE_PTR(8'h48),
    .MSI_CAP_64_BIT_ADDR_CAPABLE("TRUE"),
    .MSI_CAP_ID(8'h05),
    .MSI_CAP_MULTIMSGCAP(0),
    .MSI_CAP_MULTIMSG_EXTENSION(0),
    .MSI_CAP_NEXTPTR(8'h60),
    .MSI_CAP_ON("FALSE"),
    .MSI_CAP_PER_VECTOR_MASKING_CAPABLE("FALSE"),
    .N_FTS_COMCLK_GEN1(255),
    .N_FTS_COMCLK_GEN2(255),
    .N_FTS_GEN1(255),
    .N_FTS_GEN2(255),
    .PCIE_BASE_PTR(8'h60),
    .PCIE_CAP_CAPABILITY_ID(8'h10),
    .PCIE_CAP_CAPABILITY_VERSION(4'h2),
    .PCIE_CAP_DEVICE_PORT_TYPE(4'h0),
    .PCIE_CAP_NEXTPTR(8'h9C),
    .PCIE_CAP_ON("TRUE"),
    .PCIE_CAP_RSVD_15_14(0),
    .PCIE_CAP_SLOT_IMPLEMENTED("FALSE"),
    .PCIE_REVISION(2),
    .PL_AUTO_CONFIG(0),
    .PL_FAST_TRAIN("TRUE"),
    .PM_ASPML0S_TIMEOUT(15'h0000),
    .PM_ASPML0S_TIMEOUT_EN("FALSE"),
    .PM_ASPML0S_TIMEOUT_FUNC(0),
    .PM_ASPM_FASTEXIT("FALSE"),
    .PM_BASE_PTR(8'h40),
    .PM_CAP_AUXCURRENT(0),
    .PM_CAP_D1SUPPORT("FALSE"),
    .PM_CAP_D2SUPPORT("FALSE"),
    .PM_CAP_DSI("FALSE"),
    .PM_CAP_ID(8'h01),
    .PM_CAP_NEXTPTR(8'h60),
    .PM_CAP_ON("TRUE"),
    .PM_CAP_PMESUPPORT(5'h0F),
    .PM_CAP_PME_CLOCK("FALSE"),
    .PM_CAP_RSVD_04(0),
    .PM_CAP_VERSION(3),
    .PM_CSR_B2B3("FALSE"),
    .PM_CSR_BPCCEN("FALSE"),
    .PM_CSR_NOSOFTRST("TRUE"),
    .PM_DATA0(8'h00),
    .PM_DATA1(8'h00),
    .PM_DATA2(8'h00),
    .PM_DATA3(8'h00),
    .PM_DATA4(8'h00),
    .PM_DATA5(8'h00),
    .PM_DATA6(8'h00),
    .PM_DATA7(8'h00),
    .PM_DATA_SCALE0(2'h0),
    .PM_DATA_SCALE1(2'h0),
    .PM_DATA_SCALE2(2'h0),
    .PM_DATA_SCALE3(2'h0),
    .PM_DATA_SCALE4(2'h0),
    .PM_DATA_SCALE5(2'h0),
    .PM_DATA_SCALE6(2'h0),
    .PM_DATA_SCALE7(2'h0),
    .PM_MF("FALSE"),
    .RBAR_BASE_PTR(12'h000),
    .RBAR_CAP_CONTROL_ENCODEDBAR0(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR1(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR2(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR3(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR4(5'h00),
    .RBAR_CAP_CONTROL_ENCODEDBAR5(5'h00),
    .RBAR_CAP_ID(16'h0015),
    .RBAR_CAP_INDEX0(3'h0),
    .RBAR_CAP_INDEX1(3'h0),
    .RBAR_CAP_INDEX2(3'h0),
    .RBAR_CAP_INDEX3(3'h0),
    .RBAR_CAP_INDEX4(3'h0),
    .RBAR_CAP_INDEX5(3'h0),
    .RBAR_CAP_NEXTPTR(12'h000),
    .RBAR_CAP_ON("FALSE"),
    .RBAR_CAP_SUP0(32'h00000001),
    .RBAR_CAP_SUP1(32'h00000001),
    .RBAR_CAP_SUP2(32'h00000001),
    .RBAR_CAP_SUP3(32'h00000001),
    .RBAR_CAP_SUP4(32'h00000001),
    .RBAR_CAP_SUP5(32'h00000001),
    .RBAR_CAP_VERSION(4'h1),
    .RBAR_NUM(3'h0),
    .RECRC_CHK(0),
    .RECRC_CHK_TRIM("FALSE"),
    .ROOT_CAP_CRS_SW_VISIBILITY("FALSE"),
    .RP_AUTO_SPD(2'h1),
    .RP_AUTO_SPD_LOOPCNT(5'h1F),
    .SELECT_DLL_IF("FALSE"),
    .SIM_VERSION("1.0"),
    .SLOT_CAP_ATT_BUTTON_PRESENT("FALSE"),
    .SLOT_CAP_ATT_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_ELEC_INTERLOCK_PRESENT("FALSE"),
    .SLOT_CAP_HOTPLUG_CAPABLE("FALSE"),
    .SLOT_CAP_HOTPLUG_SURPRISE("FALSE"),
    .SLOT_CAP_MRL_SENSOR_PRESENT("FALSE"),
    .SLOT_CAP_NO_CMD_COMPLETED_SUPPORT("FALSE"),
    .SLOT_CAP_PHYSICAL_SLOT_NUM(13'h0000),
    .SLOT_CAP_POWER_CONTROLLER_PRESENT("FALSE"),
    .SLOT_CAP_POWER_INDICATOR_PRESENT("FALSE"),
    .SLOT_CAP_SLOT_POWER_LIMIT_SCALE(0),
    .SLOT_CAP_SLOT_POWER_LIMIT_VALUE(8'h00),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SSL_MESSAGE_AUTO("FALSE"),
    .TECRC_EP_INV("FALSE"),
    .TL_RBYPASS("FALSE"),
    .TL_RX_RAM_RADDR_LATENCY(0),
    .TL_RX_RAM_RDATA_LATENCY(2),
    .TL_RX_RAM_WRITE_LATENCY(0),
    .TL_TFC_DISABLE("FALSE"),
    .TL_TX_CHECKS_DISABLE("FALSE"),
    .TL_TX_RAM_RADDR_LATENCY(0),
    .TL_TX_RAM_RDATA_LATENCY(2),
    .TL_TX_RAM_WRITE_LATENCY(0),
    .TRN_DW("FALSE"),
    .TRN_NP_FC("TRUE"),
    .UPCONFIG_CAPABLE("TRUE"),
    .UPSTREAM_FACING("TRUE"),
    .UR_ATOMIC("FALSE"),
    .UR_CFG1("TRUE"),
    .UR_INV_REQ("TRUE"),
    .UR_PRS_RESPONSE("TRUE"),
    .USER_CLK2_DIV2("FALSE"),
    .USER_CLK_FREQ(1),
    .USE_RID_PINS("FALSE"),
    .VC0_CPL_INFINITE("TRUE"),
    .VC0_RX_RAM_LIMIT(13'h07FF),
    .VC0_TOTAL_CREDITS_CD(461),
    .VC0_TOTAL_CREDITS_CH(36),
    .VC0_TOTAL_CREDITS_NPD(24),
    .VC0_TOTAL_CREDITS_NPH(12),
    .VC0_TOTAL_CREDITS_PD(437),
    .VC0_TOTAL_CREDITS_PH(32),
    .VC0_TX_LASTPACKET(29),
    .VC_BASE_PTR(12'h000),
    .VC_CAP_ID(16'h0002),
    .VC_CAP_NEXTPTR(12'h000),
    .VC_CAP_ON("FALSE"),
    .VC_CAP_REJECT_SNOOP_TRANSACTIONS("FALSE"),
    .VC_CAP_VERSION(4'h1),
    .VSEC_BASE_PTR(12'h000),
    .VSEC_CAP_HDR_ID(16'h1234),
    .VSEC_CAP_HDR_LENGTH(12'h018),
    .VSEC_CAP_HDR_REVISION(4'h1),
    .VSEC_CAP_ID(16'h000B),
    .VSEC_CAP_IS_LINK_VISIBLE("TRUE"),
    .VSEC_CAP_NEXTPTR(12'h000),
    .VSEC_CAP_ON("FALSE"),
    .VSEC_CAP_VERSION(4'h1)) 
    pcie_block_i
       (.CFGAERECRCCHECKEN(cfg_aer_ecrc_check_en),
        .CFGAERECRCGENEN(cfg_aer_ecrc_gen_en),
        .CFGAERINTERRUPTMSGNUM(cfg_aer_interrupt_msgnum),
        .CFGAERROOTERRCORRERRRECEIVED(cfg_aer_rooterr_corr_err_received),
        .CFGAERROOTERRCORRERRREPORTINGEN(cfg_aer_rooterr_corr_err_reporting_en),
        .CFGAERROOTERRFATALERRRECEIVED(cfg_aer_rooterr_fatal_err_received),
        .CFGAERROOTERRFATALERRREPORTINGEN(cfg_aer_rooterr_fatal_err_reporting_en),
        .CFGAERROOTERRNONFATALERRRECEIVED(cfg_aer_rooterr_non_fatal_err_received),
        .CFGAERROOTERRNONFATALERRREPORTINGEN(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .CFGBRIDGESERREN(cfg_bridge_serr_en),
        .CFGCOMMANDBUSMASTERENABLE(cfg_command[2]),
        .CFGCOMMANDINTERRUPTDISABLE(cfg_command[4]),
        .CFGCOMMANDIOENABLE(cfg_command[0]),
        .CFGCOMMANDMEMENABLE(cfg_command[1]),
        .CFGCOMMANDSERREN(cfg_command[3]),
        .CFGDEVCONTROL2ARIFORWARDEN(cfg_dcommand2[5]),
        .CFGDEVCONTROL2ATOMICEGRESSBLOCK(cfg_dcommand2[7]),
        .CFGDEVCONTROL2ATOMICREQUESTEREN(cfg_dcommand2[6]),
        .CFGDEVCONTROL2CPLTIMEOUTDIS(cfg_dcommand2[4]),
        .CFGDEVCONTROL2CPLTIMEOUTVAL(cfg_dcommand2[3:0]),
        .CFGDEVCONTROL2IDOCPLEN(cfg_dcommand2[9]),
        .CFGDEVCONTROL2IDOREQEN(cfg_dcommand2[8]),
        .CFGDEVCONTROL2LTREN(cfg_dcommand2[10]),
        .CFGDEVCONTROL2TLPPREFIXBLOCK(cfg_dcommand2[11]),
        .CFGDEVCONTROLAUXPOWEREN(cfg_dcommand[10]),
        .CFGDEVCONTROLCORRERRREPORTINGEN(cfg_dcommand[0]),
        .CFGDEVCONTROLENABLERO(cfg_dcommand[4]),
        .CFGDEVCONTROLEXTTAGEN(cfg_dcommand[8]),
        .CFGDEVCONTROLFATALERRREPORTINGEN(cfg_dcommand[2]),
        .CFGDEVCONTROLMAXPAYLOAD(cfg_dcommand[7:5]),
        .CFGDEVCONTROLMAXREADREQ(cfg_dcommand[14:12]),
        .CFGDEVCONTROLNONFATALREPORTINGEN(cfg_dcommand[1]),
        .CFGDEVCONTROLNOSNOOPEN(cfg_dcommand[11]),
        .CFGDEVCONTROLPHANTOMEN(cfg_dcommand[9]),
        .CFGDEVCONTROLURERRREPORTINGEN(cfg_dcommand[3]),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CFGDEVSTATUSCORRERRDETECTED(cfg_dstatus[0]),
        .CFGDEVSTATUSFATALERRDETECTED(cfg_dstatus[2]),
        .CFGDEVSTATUSNONFATALERRDETECTED(cfg_dstatus[1]),
        .CFGDEVSTATUSURDETECTED(cfg_dstatus[3]),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGERRACSN(1'b1),
        .CFGERRAERHEADERLOG(cfg_err_aer_headerlog),
        .CFGERRAERHEADERLOGSETN(cfg_err_aer_headerlog_set_n),
        .CFGERRATOMICEGRESSBLOCKEDN(pcie_block_i_i_1_n_0),
        .CFGERRCORN(pcie_block_i_i_2_n_0),
        .CFGERRCPLABORTN(pcie_block_i_i_3_n_0),
        .CFGERRCPLRDYN(cfg_err_cpl_rdy_n),
        .CFGERRCPLTIMEOUTN(pcie_block_i_i_4_n_0),
        .CFGERRCPLUNEXPECTN(pcie_block_i_i_5_n_0),
        .CFGERRECRCN(pcie_block_i_i_6_n_0),
        .CFGERRINTERNALCORN(pcie_block_i_i_7_n_0),
        .CFGERRINTERNALUNCORN(pcie_block_i_i_8_n_0),
        .CFGERRLOCKEDN(pcie_block_i_i_9_n_0),
        .CFGERRMALFORMEDN(pcie_block_i_i_10_n_0),
        .CFGERRMCBLOCKEDN(pcie_block_i_i_11_n_0),
        .CFGERRNORECOVERYN(pcie_block_i_i_12_n_0),
        .CFGERRPOISONEDN(pcie_block_i_i_13_n_0),
        .CFGERRPOSTEDN(pcie_block_i_i_14_n_0),
        .CFGERRTLPCPLHEADER(cfg_err_tlp_cpl_header),
        .CFGERRURN(pcie_block_i_i_15_n_0),
        .CFGFORCECOMMONCLOCKOFF(1'b0),
        .CFGFORCEEXTENDEDSYNCON(1'b0),
        .CFGFORCEMPS({1'b0,1'b0,1'b0}),
        .CFGINTERRUPTASSERTN(pcie_block_i_i_16_n_0),
        .CFGINTERRUPTDI(cfg_interrupt_di),
        .CFGINTERRUPTDO(cfg_interrupt_do),
        .CFGINTERRUPTMMENABLE(cfg_interrupt_mmenable),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msienable),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msixenable),
        .CFGINTERRUPTMSIXFM(cfg_interrupt_msixfm),
        .CFGINTERRUPTN(pcie_block_i_i_17_n_0),
        .CFGINTERRUPTRDYN(cfg_interrupt_rdy_n),
        .CFGINTERRUPTSTATN(pcie_block_i_i_18_n_0),
        .CFGLINKCONTROLASPMCONTROL(cfg_lcommand[1:0]),
        .CFGLINKCONTROLAUTOBANDWIDTHINTEN(cfg_lcommand[10]),
        .CFGLINKCONTROLBANDWIDTHINTEN(cfg_lcommand[9]),
        .CFGLINKCONTROLCLOCKPMEN(cfg_lcommand[7]),
        .CFGLINKCONTROLCOMMONCLOCK(cfg_lcommand[5]),
        .CFGLINKCONTROLEXTENDEDSYNC(cfg_lcommand[6]),
        .CFGLINKCONTROLHWAUTOWIDTHDIS(cfg_lcommand[8]),
        .CFGLINKCONTROLLINKDISABLE(cfg_lcommand[3]),
        .CFGLINKCONTROLRCB(cfg_lcommand[2]),
        .CFGLINKCONTROLRETRAINLINK(cfg_lcommand[4]),
        .CFGLINKSTATUSAUTOBANDWIDTHSTATUS(cfg_lstatus[9]),
        .CFGLINKSTATUSBANDWIDTHSTATUS(cfg_lstatus[8]),
        .CFGLINKSTATUSCURRENTSPEED(cfg_lstatus[1:0]),
        .CFGLINKSTATUSDLLACTIVE(cfg_lstatus[7]),
        .CFGLINKSTATUSLINKTRAINING(cfg_lstatus[6]),
        .CFGLINKSTATUSNEGOTIATEDWIDTH(cfg_lstatus[5:2]),
        .CFGMGMTBYTEENN(cfg_mgmt_byte_en_n),
        .CFGMGMTDI(cfg_mgmt_di),
        .CFGMGMTDO(cfg_mgmt_do),
        .CFGMGMTDWADDR(cfg_mgmt_dwaddr),
        .CFGMGMTRDENN(pcie_block_i_i_19_n_0),
        .CFGMGMTRDWRDONEN(cfg_mgmt_rd_wr_done_n),
        .CFGMGMTWRENN(pcie_block_i_i_20_n_0),
        .CFGMGMTWRREADONLYN(pcie_block_i_i_21_n_0),
        .CFGMGMTWRRW1CASRWN(pcie_block_i_i_22_n_0),
        .CFGMSGDATA(cfg_msg_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDASSERTINTA(cfg_msg_received_assert_int_a),
        .CFGMSGRECEIVEDASSERTINTB(cfg_msg_received_assert_int_b),
        .CFGMSGRECEIVEDASSERTINTC(cfg_msg_received_assert_int_c),
        .CFGMSGRECEIVEDASSERTINTD(cfg_msg_received_assert_int_d),
        .CFGMSGRECEIVEDDEASSERTINTA(cfg_msg_received_deassert_int_a),
        .CFGMSGRECEIVEDDEASSERTINTB(cfg_msg_received_deassert_int_b),
        .CFGMSGRECEIVEDDEASSERTINTC(cfg_msg_received_deassert_int_c),
        .CFGMSGRECEIVEDDEASSERTINTD(cfg_msg_received_deassert_int_d),
        .CFGMSGRECEIVEDERRCOR(cfg_msg_received_err_cor),
        .CFGMSGRECEIVEDERRFATAL(cfg_msg_received_err_fatal),
        .CFGMSGRECEIVEDERRNONFATAL(cfg_msg_received_err_non_fatal),
        .CFGMSGRECEIVEDPMASNAK(cfg_msg_received_pm_as_nak),
        .CFGMSGRECEIVEDPMETO(cfg_to_turnoff),
        .CFGMSGRECEIVEDPMETOACK(cfg_msg_received_pme_to_ack),
        .CFGMSGRECEIVEDPMPME(cfg_msg_received_pm_pme),
        .CFGMSGRECEIVEDSETSLOTPOWERLIMIT(cfg_msg_received_setslotpowerlimit),
        .CFGMSGRECEIVEDUNLOCK(pcie_block_i_n_72),
        .CFGPCIECAPINTERRUPTMSGNUM(cfg_pciecap_interrupt_msgnum),
        .CFGPCIELINKSTATE(cfg_pcie_link_state),
        .CFGPMCSRPMEEN(cfg_pmcsr_pme_en),
        .CFGPMCSRPMESTATUS(cfg_pmcsr_pme_status),
        .CFGPMCSRPOWERSTATE(cfg_pmcsr_powerstate),
        .CFGPMFORCESTATE(cfg_pm_force_state),
        .CFGPMFORCESTATEENN(pcie_block_i_i_23_n_0),
        .CFGPMHALTASPML0SN(pcie_block_i_i_24_n_0),
        .CFGPMHALTASPML1N(pcie_block_i_i_25_n_0),
        .CFGPMRCVASREQL1N(pcie_block_i_n_75),
        .CFGPMRCVENTERL1N(pcie_block_i_n_76),
        .CFGPMRCVENTERL23N(pcie_block_i_n_77),
        .CFGPMRCVREQACKN(pcie_block_i_n_78),
        .CFGPMSENDPMETON(1'b1),
        .CFGPMTURNOFFOKN(cfg_pm_turnoff_ok_n),
        .CFGPMWAKEN(pcie_block_i_i_27_n_0),
        .CFGPORTNUMBER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGROOTCONTROLPMEINTEN(cfg_root_control_pme_int_en),
        .CFGROOTCONTROLSYSERRCORRERREN(cfg_root_control_syserr_corr_err_en),
        .CFGROOTCONTROLSYSERRFATALERREN(cfg_root_control_syserr_fatal_err_en),
        .CFGROOTCONTROLSYSERRNONFATALERREN(cfg_root_control_syserr_non_fatal_err_en),
        .CFGSLOTCONTROLELECTROMECHILCTLPULSE(cfg_slot_control_electromech_il_ctl_pulse),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGTRANSACTION(pcie_block_i_n_84),
        .CFGTRANSACTIONADDR({pcie_block_i_n_1097,pcie_block_i_n_1098,pcie_block_i_n_1099,pcie_block_i_n_1100,pcie_block_i_n_1101,pcie_block_i_n_1102,pcie_block_i_n_1103}),
        .CFGTRANSACTIONTYPE(pcie_block_i_n_85),
        .CFGTRNPENDINGN(pcie_block_i_i_28_n_0),
        .CFGVCTCVCMAP(cfg_vc_tcvc_map),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CMRSTN(1'b1),
        .CMSTICKYRSTN(1'b1),
        .DBGMODE({1'b0,1'b0}),
        .DBGSCLRA(pcie_block_i_n_86),
        .DBGSCLRB(pcie_block_i_n_87),
        .DBGSCLRC(pcie_block_i_n_88),
        .DBGSCLRD(pcie_block_i_n_89),
        .DBGSCLRE(pcie_block_i_n_90),
        .DBGSCLRF(pcie_block_i_n_91),
        .DBGSCLRG(pcie_block_i_n_92),
        .DBGSCLRH(pcie_block_i_n_93),
        .DBGSCLRI(pcie_block_i_n_94),
        .DBGSCLRJ(pcie_block_i_n_95),
        .DBGSCLRK(pcie_block_i_n_96),
        .DBGSUBMODE(1'b0),
        .DBGVECA({pcie_block_i_n_704,pcie_block_i_n_705,pcie_block_i_n_706,pcie_block_i_n_707,pcie_block_i_n_708,pcie_block_i_n_709,pcie_block_i_n_710,pcie_block_i_n_711,pcie_block_i_n_712,pcie_block_i_n_713,pcie_block_i_n_714,pcie_block_i_n_715,pcie_block_i_n_716,pcie_block_i_n_717,pcie_block_i_n_718,pcie_block_i_n_719,pcie_block_i_n_720,pcie_block_i_n_721,pcie_block_i_n_722,pcie_block_i_n_723,pcie_block_i_n_724,pcie_block_i_n_725,pcie_block_i_n_726,pcie_block_i_n_727,pcie_block_i_n_728,pcie_block_i_n_729,pcie_block_i_n_730,pcie_block_i_n_731,pcie_block_i_n_732,pcie_block_i_n_733,pcie_block_i_n_734,pcie_block_i_n_735,pcie_block_i_n_736,pcie_block_i_n_737,pcie_block_i_n_738,pcie_block_i_n_739,pcie_block_i_n_740,pcie_block_i_n_741,pcie_block_i_n_742,pcie_block_i_n_743,pcie_block_i_n_744,pcie_block_i_n_745,pcie_block_i_n_746,pcie_block_i_n_747,pcie_block_i_n_748,pcie_block_i_n_749,pcie_block_i_n_750,pcie_block_i_n_751,pcie_block_i_n_752,pcie_block_i_n_753,pcie_block_i_n_754,pcie_block_i_n_755,pcie_block_i_n_756,pcie_block_i_n_757,pcie_block_i_n_758,pcie_block_i_n_759,pcie_block_i_n_760,pcie_block_i_n_761,pcie_block_i_n_762,pcie_block_i_n_763,pcie_block_i_n_764,pcie_block_i_n_765,pcie_block_i_n_766,pcie_block_i_n_767}),
        .DBGVECB({pcie_block_i_n_768,pcie_block_i_n_769,pcie_block_i_n_770,pcie_block_i_n_771,pcie_block_i_n_772,pcie_block_i_n_773,pcie_block_i_n_774,pcie_block_i_n_775,pcie_block_i_n_776,pcie_block_i_n_777,pcie_block_i_n_778,pcie_block_i_n_779,pcie_block_i_n_780,pcie_block_i_n_781,pcie_block_i_n_782,pcie_block_i_n_783,pcie_block_i_n_784,pcie_block_i_n_785,pcie_block_i_n_786,pcie_block_i_n_787,pcie_block_i_n_788,pcie_block_i_n_789,pcie_block_i_n_790,pcie_block_i_n_791,pcie_block_i_n_792,pcie_block_i_n_793,pcie_block_i_n_794,pcie_block_i_n_795,pcie_block_i_n_796,pcie_block_i_n_797,pcie_block_i_n_798,pcie_block_i_n_799,pcie_block_i_n_800,pcie_block_i_n_801,pcie_block_i_n_802,pcie_block_i_n_803,pcie_block_i_n_804,pcie_block_i_n_805,pcie_block_i_n_806,pcie_block_i_n_807,pcie_block_i_n_808,pcie_block_i_n_809,pcie_block_i_n_810,pcie_block_i_n_811,pcie_block_i_n_812,pcie_block_i_n_813,pcie_block_i_n_814,pcie_block_i_n_815,pcie_block_i_n_816,pcie_block_i_n_817,pcie_block_i_n_818,pcie_block_i_n_819,pcie_block_i_n_820,pcie_block_i_n_821,pcie_block_i_n_822,pcie_block_i_n_823,pcie_block_i_n_824,pcie_block_i_n_825,pcie_block_i_n_826,pcie_block_i_n_827,pcie_block_i_n_828,pcie_block_i_n_829,pcie_block_i_n_830,pcie_block_i_n_831}),
        .DBGVECC({pcie_block_i_n_172,pcie_block_i_n_173,pcie_block_i_n_174,pcie_block_i_n_175,pcie_block_i_n_176,pcie_block_i_n_177,pcie_block_i_n_178,pcie_block_i_n_179,pcie_block_i_n_180,pcie_block_i_n_181,pcie_block_i_n_182,pcie_block_i_n_183}),
        .DLRSTN(1'b1),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .FUNCLVLRSTN(1'b1),
        .LL2BADDLLPERR(pcie_block_i_n_98),
        .LL2BADTLPERR(pcie_block_i_n_99),
        .LL2LINKSTATUS({pcie_block_i_n_687,pcie_block_i_n_688,pcie_block_i_n_689,pcie_block_i_n_690,pcie_block_i_n_691}),
        .LL2PROTOCOLERR(pcie_block_i_n_100),
        .LL2RECEIVERERR(pcie_block_i_n_101),
        .LL2REPLAYROERR(pcie_block_i_n_102),
        .LL2REPLAYTOERR(pcie_block_i_n_103),
        .LL2SENDASREQL1(1'b0),
        .LL2SENDENTERL1(1'b0),
        .LL2SENDENTERL23(1'b0),
        .LL2SENDPMACK(1'b0),
        .LL2SUSPENDNOW(1'b0),
        .LL2SUSPENDOK(pcie_block_i_n_104),
        .LL2TFCINIT1SEQ(pcie_block_i_n_105),
        .LL2TFCINIT2SEQ(pcie_block_i_n_106),
        .LL2TLPRCV(1'b0),
        .LL2TXIDLE(pcie_block_i_n_107),
        .LNKCLKEN(pcie_block_i_n_108),
        .MIMRXRADDR(mim_rx_raddr),
        .MIMRXRDATA(mim_rx_rdata),
        .MIMRXREN(mim_rx_ren),
        .MIMRXWADDR(mim_rx_waddr),
        .MIMRXWDATA(mim_rx_wdata),
        .MIMRXWEN(mim_rx_wen),
        .MIMTXRADDR(mim_tx_raddr),
        .MIMTXRDATA(mim_tx_rdata),
        .MIMTXREN(mim_tx_ren),
        .MIMTXWADDR(mim_tx_waddr),
        .MIMTXWDATA(mim_tx_wdata),
        .MIMTXWEN(mim_tx_wen),
        .PIPECLK(cfg_interrupt_msienable_0),
        .PIPERX0CHANISALIGNED(pipe_rx0_chanisaligned),
        .PIPERX0CHARISK(pipe_rx0_char_is_k),
        .PIPERX0DATA(pipe_rx0_data),
        .PIPERX0ELECIDLE(pipe_rx0_elec_idle),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(pipe_rx0_polarity),
        .PIPERX0STATUS(pipe_rx0_status),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHANISALIGNED(1'b0),
        .PIPERX1CHARISK({1'b0,1'b0}),
        .PIPERX1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX1ELECIDLE(1'b1),
        .PIPERX1PHYSTATUS(1'b0),
        .PIPERX1POLARITY(pipe_rx1_polarity),
        .PIPERX1STATUS({1'b0,1'b0,1'b0}),
        .PIPERX1VALID(1'b0),
        .PIPERX2CHANISALIGNED(1'b0),
        .PIPERX2CHARISK({1'b0,1'b0}),
        .PIPERX2DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX2ELECIDLE(1'b1),
        .PIPERX2PHYSTATUS(1'b0),
        .PIPERX2POLARITY(pipe_rx2_polarity),
        .PIPERX2STATUS({1'b0,1'b0,1'b0}),
        .PIPERX2VALID(1'b0),
        .PIPERX3CHANISALIGNED(1'b0),
        .PIPERX3CHARISK({1'b0,1'b0}),
        .PIPERX3DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX3ELECIDLE(1'b1),
        .PIPERX3PHYSTATUS(1'b0),
        .PIPERX3POLARITY(pipe_rx3_polarity),
        .PIPERX3STATUS({1'b0,1'b0,1'b0}),
        .PIPERX3VALID(1'b0),
        .PIPERX4CHANISALIGNED(1'b0),
        .PIPERX4CHARISK({1'b0,1'b0}),
        .PIPERX4DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX4ELECIDLE(1'b1),
        .PIPERX4PHYSTATUS(1'b0),
        .PIPERX4POLARITY(pipe_rx4_polarity),
        .PIPERX4STATUS({1'b0,1'b0,1'b0}),
        .PIPERX4VALID(1'b0),
        .PIPERX5CHANISALIGNED(1'b0),
        .PIPERX5CHARISK({1'b0,1'b0}),
        .PIPERX5DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX5ELECIDLE(1'b1),
        .PIPERX5PHYSTATUS(1'b0),
        .PIPERX5POLARITY(pipe_rx5_polarity),
        .PIPERX5STATUS({1'b0,1'b0,1'b0}),
        .PIPERX5VALID(1'b0),
        .PIPERX6CHANISALIGNED(1'b0),
        .PIPERX6CHARISK({1'b0,1'b0}),
        .PIPERX6DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX6ELECIDLE(1'b1),
        .PIPERX6PHYSTATUS(1'b0),
        .PIPERX6POLARITY(pipe_rx6_polarity),
        .PIPERX6STATUS({1'b0,1'b0,1'b0}),
        .PIPERX6VALID(1'b0),
        .PIPERX7CHANISALIGNED(1'b0),
        .PIPERX7CHARISK({1'b0,1'b0}),
        .PIPERX7DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX7ELECIDLE(1'b1),
        .PIPERX7PHYSTATUS(1'b0),
        .PIPERX7POLARITY(pipe_rx7_polarity),
        .PIPERX7STATUS({1'b0,1'b0,1'b0}),
        .PIPERX7VALID(1'b0),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0COMPLIANCE(pipe_tx0_compliance),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX0ELECIDLE(pipe_tx0_elec_idle),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETX1CHARISK(pipe_tx1_char_is_k),
        .PIPETX1COMPLIANCE(pipe_tx1_compliance),
        .PIPETX1DATA(pipe_tx1_data),
        .PIPETX1ELECIDLE(pipe_tx1_elec_idle),
        .PIPETX1POWERDOWN(pipe_tx1_powerdown),
        .PIPETX2CHARISK(pipe_tx2_char_is_k),
        .PIPETX2COMPLIANCE(pipe_tx2_compliance),
        .PIPETX2DATA(pipe_tx2_data),
        .PIPETX2ELECIDLE(pipe_tx2_elec_idle),
        .PIPETX2POWERDOWN(pipe_tx2_powerdown),
        .PIPETX3CHARISK(pipe_tx3_char_is_k),
        .PIPETX3COMPLIANCE(pipe_tx3_compliance),
        .PIPETX3DATA(pipe_tx3_data),
        .PIPETX3ELECIDLE(pipe_tx3_elec_idle),
        .PIPETX3POWERDOWN(pipe_tx3_powerdown),
        .PIPETX4CHARISK(pipe_tx4_char_is_k),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance),
        .PIPETX4DATA(pipe_tx4_data),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle),
        .PIPETX4POWERDOWN(pipe_tx4_powerdown),
        .PIPETX5CHARISK(pipe_tx5_char_is_k),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance),
        .PIPETX5DATA(pipe_tx5_data),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle),
        .PIPETX5POWERDOWN(pipe_tx5_powerdown),
        .PIPETX6CHARISK(pipe_tx6_char_is_k),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance),
        .PIPETX6DATA(pipe_tx6_data),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle),
        .PIPETX6POWERDOWN(pipe_tx6_powerdown),
        .PIPETX7CHARISK(pipe_tx7_char_is_k),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance),
        .PIPETX7DATA(pipe_tx7_data),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle),
        .PIPETX7POWERDOWN(pipe_tx7_powerdown),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(pcie_block_i_n_140),
        .PL2DIRECTEDLSTATE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2L0REQ(pcie_block_i_n_141),
        .PL2LINKUP(pcie_block_i_n_142),
        .PL2RECEIVERERR(pcie_block_i_n_143),
        .PL2RECOVERY(pcie_block_i_n_144),
        .PL2RXELECIDLE(pcie_block_i_n_145),
        .PL2RXPMSTATE({pcie_block_i_n_610,pcie_block_i_n_611}),
        .PL2SUSPENDOK(pcie_block_i_n_146),
        .PLDBGMODE({1'b0,1'b0,1'b0}),
        .PLDBGVEC({pcie_block_i_n_184,pcie_block_i_n_185,pcie_block_i_n_186,pcie_block_i_n_187,pcie_block_i_n_188,pcie_block_i_n_189,pcie_block_i_n_190,pcie_block_i_n_191,pcie_block_i_n_192,pcie_block_i_n_193,pcie_block_i_n_194,pcie_block_i_n_195}),
        .PLDIRECTEDCHANGEDONE(pl_directed_change_done),
        .PLDIRECTEDLINKAUTON(pl_directed_link_auton),
        .PLDIRECTEDLINKCHANGE(pl_directed_link_change),
        .PLDIRECTEDLINKSPEED(pl_directed_link_speed),
        .PLDIRECTEDLINKWIDTH(pl_directed_link_width),
        .PLDIRECTEDLTSSMNEW({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLDIRECTEDLTSSMNEWVLD(1'b0),
        .PLDIRECTEDLTSSMSTALL(1'b0),
        .PLDOWNSTREAMDEEMPHSOURCE(pl_downstream_deemph_source),
        .PLINITIALLINKWIDTH(pl_initial_link_width),
        .PLLANEREVERSALMODE(pl_lane_reversal_mode),
        .PLLINKGEN2CAP(pl_link_gen2_cap),
        .PLLINKPARTNERGEN2SUPPORTED(pl_link_partner_gen2_supported),
        .PLLINKUPCFGCAP(pl_link_upcfg_cap),
        .PLLTSSMSTATE(pl_ltssm_state),
        .PLPHYLNKUPN(pl_phy_lnk_up_n),
        .PLRECEIVEDHOTRST(pl_received_hot_rst),
        .PLRSTN(1'b1),
        .PLRXPMSTATE(pl_rx_pm_state),
        .PLSELLNKRATE(pl_sel_lnk_rate),
        .PLSELLNKWIDTH(pl_sel_lnk_width),
        .PLTRANSMITHOTRST(pl_transmit_hot_rst),
        .PLTXPMSTATE(pl_tx_pm_state),
        .PLUPSTREAMPREFERDEEMPH(pl_upstream_prefer_deemph),
        .RECEIVEDFUNCLVLRSTN(cfg_received_func_lvl_rst_n),
        .SYSRSTN(sys_rst_n),
        .TL2ASPMSUSPENDCREDITCHECK(1'b0),
        .TL2ASPMSUSPENDCREDITCHECKOK(pcie_block_i_n_155),
        .TL2ASPMSUSPENDREQ(pcie_block_i_n_156),
        .TL2ERRFCPE(pcie_block_i_n_157),
        .TL2ERRHDR({pcie_block_i_n_832,pcie_block_i_n_833,pcie_block_i_n_834,pcie_block_i_n_835,pcie_block_i_n_836,pcie_block_i_n_837,pcie_block_i_n_838,pcie_block_i_n_839,pcie_block_i_n_840,pcie_block_i_n_841,pcie_block_i_n_842,pcie_block_i_n_843,pcie_block_i_n_844,pcie_block_i_n_845,pcie_block_i_n_846,pcie_block_i_n_847,pcie_block_i_n_848,pcie_block_i_n_849,pcie_block_i_n_850,pcie_block_i_n_851,pcie_block_i_n_852,pcie_block_i_n_853,pcie_block_i_n_854,pcie_block_i_n_855,pcie_block_i_n_856,pcie_block_i_n_857,pcie_block_i_n_858,pcie_block_i_n_859,pcie_block_i_n_860,pcie_block_i_n_861,pcie_block_i_n_862,pcie_block_i_n_863,pcie_block_i_n_864,pcie_block_i_n_865,pcie_block_i_n_866,pcie_block_i_n_867,pcie_block_i_n_868,pcie_block_i_n_869,pcie_block_i_n_870,pcie_block_i_n_871,pcie_block_i_n_872,pcie_block_i_n_873,pcie_block_i_n_874,pcie_block_i_n_875,pcie_block_i_n_876,pcie_block_i_n_877,pcie_block_i_n_878,pcie_block_i_n_879,pcie_block_i_n_880,pcie_block_i_n_881,pcie_block_i_n_882,pcie_block_i_n_883,pcie_block_i_n_884,pcie_block_i_n_885,pcie_block_i_n_886,pcie_block_i_n_887,pcie_block_i_n_888,pcie_block_i_n_889,pcie_block_i_n_890,pcie_block_i_n_891,pcie_block_i_n_892,pcie_block_i_n_893,pcie_block_i_n_894,pcie_block_i_n_895}),
        .TL2ERRMALFORMED(pcie_block_i_n_158),
        .TL2ERRRXOVERFLOW(pcie_block_i_n_159),
        .TL2PPMSUSPENDOK(pcie_block_i_n_160),
        .TL2PPMSUSPENDREQ(1'b0),
        .TLRSTN(1'b1),
        .TRNFCCPLD(fc_cpld),
        .TRNFCCPLH(fc_cplh),
        .TRNFCNPD(fc_npd),
        .TRNFCNPH(fc_nph),
        .TRNFCPD(fc_pd),
        .TRNFCPH(fc_ph),
        .TRNFCSEL(fc_sel),
        .TRNLNKUP(trn_lnk_up),
        .TRNRBARHIT({pcie_block_i_n_1143,trn_rbar_hit}),
        .TRNRD({trn_rd,gt_rxelecidle_q_reg_0}),
        .TRNRDLLPDATA({pcie_block_i_n_896,pcie_block_i_n_897,pcie_block_i_n_898,pcie_block_i_n_899,pcie_block_i_n_900,pcie_block_i_n_901,pcie_block_i_n_902,pcie_block_i_n_903,pcie_block_i_n_904,pcie_block_i_n_905,pcie_block_i_n_906,pcie_block_i_n_907,pcie_block_i_n_908,pcie_block_i_n_909,pcie_block_i_n_910,pcie_block_i_n_911,pcie_block_i_n_912,pcie_block_i_n_913,pcie_block_i_n_914,pcie_block_i_n_915,pcie_block_i_n_916,pcie_block_i_n_917,pcie_block_i_n_918,pcie_block_i_n_919,pcie_block_i_n_920,pcie_block_i_n_921,pcie_block_i_n_922,pcie_block_i_n_923,pcie_block_i_n_924,pcie_block_i_n_925,pcie_block_i_n_926,pcie_block_i_n_927,pcie_block_i_n_928,pcie_block_i_n_929,pcie_block_i_n_930,pcie_block_i_n_931,pcie_block_i_n_932,pcie_block_i_n_933,pcie_block_i_n_934,pcie_block_i_n_935,pcie_block_i_n_936,pcie_block_i_n_937,pcie_block_i_n_938,pcie_block_i_n_939,pcie_block_i_n_940,pcie_block_i_n_941,pcie_block_i_n_942,pcie_block_i_n_943,pcie_block_i_n_944,pcie_block_i_n_945,pcie_block_i_n_946,pcie_block_i_n_947,pcie_block_i_n_948,pcie_block_i_n_949,pcie_block_i_n_950,pcie_block_i_n_951,pcie_block_i_n_952,pcie_block_i_n_953,pcie_block_i_n_954,pcie_block_i_n_955,pcie_block_i_n_956,pcie_block_i_n_957,pcie_block_i_n_958,pcie_block_i_n_959}),
        .TRNRDLLPSRCRDY({pcie_block_i_n_618,pcie_block_i_n_619}),
        .TRNRDSTRDY(trn_rdst_rdy),
        .TRNRECRCERR(trn_recrc_err),
        .TRNREOF(trn_reof),
        .TRNRERRFWD(trn_rerrfwd),
        .TRNRFCPRET(1'b1),
        .TRNRNPOK(rx_np_ok),
        .TRNRNPREQ(rx_np_req),
        .TRNRREM({trn_rrem,gt_rxelecidle_q_reg_1}),
        .TRNRSOF(trn_rsof),
        .TRNRSRCDSC(trn_rsrc_dsc),
        .TRNRSRCRDY(trn_rsrc_rdy),
        .TRNTBUFAV(trn_tbuf_av),
        .TRNTCFGGNT(trn_tcfg_gnt),
        .TRNTCFGREQ(trn_tcfg_req),
        .TRNTD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trn_td}),
        .TRNTDLLPDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TRNTDLLPDSTRDY(pcie_block_i_n_169),
        .TRNTDLLPSRCRDY(1'b0),
        .TRNTDSTRDY({NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED[3:1],trn_tdst_rdy}),
        .TRNTECRCGEN(cfg_interrupt_msienable_1[0]),
        .TRNTEOF(trn_teof),
        .TRNTERRDROP(tx_err_drop),
        .TRNTERRFWD(cfg_interrupt_msienable_1[1]),
        .TRNTREM({1'b0,trn_trem}),
        .TRNTSOF(trn_tsof),
        .TRNTSRCDSC(cfg_interrupt_msienable_1[3]),
        .TRNTSRCRDY(trn_tsrc_rdy),
        .TRNTSTR(cfg_interrupt_msienable_1[2]),
        .USERCLK(CLK),
        .USERCLK2(CLK),
        .USERRSTN(user_rst_n));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_1
       (.I0(cfg_err_atomic_egress_blocked),
        .O(pcie_block_i_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_10
       (.I0(cfg_err_malformed),
        .O(pcie_block_i_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_11
       (.I0(cfg_err_mc_blocked),
        .O(pcie_block_i_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_12
       (.I0(cfg_err_norecovery),
        .O(pcie_block_i_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_13
       (.I0(cfg_err_poisoned),
        .O(pcie_block_i_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_14
       (.I0(cfg_err_posted),
        .O(pcie_block_i_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_15
       (.I0(cfg_err_ur),
        .O(pcie_block_i_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_16
       (.I0(cfg_interrupt_assert),
        .O(pcie_block_i_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_17
       (.I0(cfg_interrupt),
        .O(pcie_block_i_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_18
       (.I0(cfg_interrupt_stat),
        .O(pcie_block_i_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_19
       (.I0(cfg_mgmt_rd_en),
        .O(pcie_block_i_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_2
       (.I0(cfg_err_cor),
        .O(pcie_block_i_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_20
       (.I0(cfg_mgmt_wr_en),
        .O(pcie_block_i_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_21
       (.I0(cfg_mgmt_wr_readonly),
        .O(pcie_block_i_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_22
       (.I0(cfg_mgmt_wr_rw1c_as_rw),
        .O(pcie_block_i_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_23
       (.I0(cfg_pm_force_state_en),
        .O(pcie_block_i_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_24
       (.I0(cfg_pm_halt_aspm_l0s),
        .O(pcie_block_i_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_25
       (.I0(cfg_pm_halt_aspm_l1),
        .O(pcie_block_i_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_27
       (.I0(cfg_pm_wake),
        .O(pcie_block_i_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_28
       (.I0(cfg_trn_pending),
        .O(pcie_block_i_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_3
       (.I0(cfg_err_cpl_abort),
        .O(pcie_block_i_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_4
       (.I0(cfg_err_cpl_timeout),
        .O(pcie_block_i_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_5
       (.I0(cfg_err_cpl_unexpect),
        .O(pcie_block_i_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_6
       (.I0(cfg_err_ecrc),
        .O(pcie_block_i_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_7
       (.I0(cfg_err_internal_cor),
        .O(pcie_block_i_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_8
       (.I0(cfg_err_internal_uncor),
        .O(pcie_block_i_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie_block_i_i_9
       (.I0(cfg_err_locked),
        .O(pcie_block_i_i_9_n_0));
  pcie_7x_0_pcie_7x_0_pcie_bram_top_7x pcie_bram_top
       (.CLK(CLK),
        .MIMRXRADDR(mim_rx_raddr[10:0]),
        .MIMRXWADDR(mim_rx_waddr[10:0]),
        .MIMTXRADDR(mim_tx_raddr[10:0]),
        .MIMTXWADDR(mim_tx_waddr[10:0]),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (mim_rx_rdata),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (mim_rx_wdata),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(mim_tx_rdata),
        .wdata(mim_tx_wdata));
  LUT1 #(
    .INIT(2'h1)) 
    phy_lnk_up_cdc_i_1
       (.I0(pl_phy_lnk_up_n),
        .O(src_in));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    ppm_L1_thrtl_i_1
       (.I0(ppm_L1_trig),
        .I1(cfg_pcie_link_state[0]),
        .I2(cfg_pcie_link_state[2]),
        .I3(cfg_pcie_link_state[1]),
        .I4(ppm_L1_thrtl),
        .O(ppm_L1_thrtl_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    tbuf_av_min_thrtl_i_1
       (.I0(trn_tbuf_av[5]),
        .I1(trn_tbuf_av[4]),
        .I2(trn_tbuf_av[3]),
        .I3(trn_tbuf_av[2]),
        .I4(trn_tbuf_av[1]),
        .O(tbuf_av_min_trig));
  LUT2 #(
    .INIT(4'h8)) 
    tready_thrtl_i_10
       (.I0(trn_tcfg_req),
        .I1(reg_tcfg_gnt),
        .O(tcfg_req_trig));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    tready_thrtl_i_11
       (.I0(trn_tbuf_av[5]),
        .I1(trn_tbuf_av[4]),
        .I2(trn_tbuf_av[3]),
        .I3(trn_tbuf_av[2]),
        .I4(trn_tbuf_av[0]),
        .I5(trn_tbuf_av[1]),
        .O(gt_rxelecidle_q_reg));
  LUT6 #(
    .INIT(64'h08000000AEAA2AAA)) 
    trn_in_packet_i_1
       (.I0(trn_in_packet),
        .I1(trn_rdst_rdy),
        .I2(trn_reof),
        .I3(trn_rsrc_rdy),
        .I4(trn_rsof),
        .I5(trn_rsrc_dsc),
        .O(trn_in_packet_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    trn_rsrc_dsc_prev_i_1
       (.I0(trn_rsrc_dsc),
        .I1(reg_dsc_detect),
        .O(trn_rsrc_dsc_prev0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    trn_rsrc_rdy_prev_i_1
       (.I0(trn_rsrc_rdy),
        .I1(trn_rsof),
        .I2(trn_rsrc_dsc),
        .I3(trn_in_packet),
        .O(rsrc_rdy_filtered));
  LUT3 #(
    .INIT(8'h2A)) 
    user_reset_int_i_1
       (.I0(bridge_reset_int),
        .I1(pl_phy_lnk_up),
        .I2(user_rst_n),
        .O(user_reset_int_reg));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;

  pcie_7x_0_BRAM_TDP_MACRO_6 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_1
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;

  pcie_7x_0_BRAM_TDP_MACRO_5 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_10
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [13:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;

  pcie_7x_0_BRAM_TDP_MACRO_11 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_2
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [17:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [17:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [17:0]rdata;
  wire [17:0]wdata;

  pcie_7x_0_BRAM_TDP_MACRO_4 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_3
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [14:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [14:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [14:0]rdata;
  wire [14:0]wdata;

  pcie_7x_0_BRAM_TDP_MACRO \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_7
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;

  pcie_7x_0_BRAM_TDP_MACRO_14 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_8
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;

  pcie_7x_0_BRAM_TDP_MACRO_13 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_7x_9
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [17:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;

  pcie_7x_0_BRAM_TDP_MACRO_12 \use_tdp.ramb36 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_bram_top_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_bram_top_7x
   (rdata,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [68:0]rdata;
  output [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [68:0]wdata;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [68:0]rdata;
  wire [68:0]wdata;

  pcie_7x_0_pcie_7x_0_pcie_brams_7x pcie_brams_rx
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
  pcie_7x_0_pcie_7x_0_pcie_brams_7x_0 pcie_brams_tx
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata),
        .wdata(wdata));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_brams_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_brams_7x
   (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ,
    CLK,
    mim_rx_wen,
    mim_rx_ren,
    MIMRXWADDR,
    MIMRXRADDR,
    \genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 );
  output [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  input CLK;
  input mim_rx_wen;
  input mim_rx_ren;
  input [10:0]MIMRXWADDR;
  input [10:0]MIMRXRADDR;
  input [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;

  wire CLK;
  wire [10:0]MIMRXRADDR;
  wire [10:0]MIMRXWADDR;
  wire [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl ;
  wire [67:0]\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 ;
  wire mim_rx_ren;
  wire mim_rx_wen;

  pcie_7x_0_pcie_7x_0_pcie_bram_7x_7 \brams[0].ram 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl [17:0]),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [17:0]),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_8 \brams[1].ram 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl [35:18]),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [35:18]),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_9 \brams[2].ram 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl [53:36]),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [53:36]),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_10 \brams[3].ram 
       (.CLK(CLK),
        .MIMRXRADDR(MIMRXRADDR),
        .MIMRXWADDR(MIMRXWADDR),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl [67:54]),
        .\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 (\genblk5_0.bram36_tdp_bl.bram36_tdp_bl_0 [67:54]),
        .mim_rx_ren(mim_rx_ren),
        .mim_rx_wen(mim_rx_wen));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_brams_7x" *) 
module pcie_7x_0_pcie_7x_0_pcie_brams_7x_0
   (rdata,
    CLK,
    mim_tx_wen,
    mim_tx_ren,
    MIMTXWADDR,
    MIMTXRADDR,
    wdata);
  output [68:0]rdata;
  input CLK;
  input mim_tx_wen;
  input mim_tx_ren;
  input [10:0]MIMTXWADDR;
  input [10:0]MIMTXRADDR;
  input [68:0]wdata;

  wire CLK;
  wire [10:0]MIMTXRADDR;
  wire [10:0]MIMTXWADDR;
  wire mim_tx_ren;
  wire mim_tx_wen;
  wire [68:0]rdata;
  wire [68:0]wdata;

  pcie_7x_0_pcie_7x_0_pcie_bram_7x \brams[0].ram 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata[17:0]),
        .wdata(wdata[17:0]));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_1 \brams[1].ram 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata[35:18]),
        .wdata(wdata[35:18]));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_2 \brams[2].ram 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata[53:36]),
        .wdata(wdata[53:36]));
  pcie_7x_0_pcie_7x_0_pcie_bram_7x_3 \brams[3].ram 
       (.CLK(CLK),
        .MIMTXRADDR(MIMTXRADDR),
        .MIMTXWADDR(MIMTXWADDR),
        .mim_tx_ren(mim_tx_ren),
        .mim_tx_wen(mim_tx_wen),
        .rdata(rdata[68:54]),
        .wdata(wdata[68:54]));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pcie_top" *) 
module pcie_7x_0_pcie_7x_0_pcie_top
   (m_axis_rx_tvalid_reg,
    m_axis_rx_tkeep,
    m_axis_rx_tlast,
    trn_tcfg_req,
    tready_thrtl_reg,
    src_in,
    cfg_mgmt_rd_wr_done,
    cfg_err_aer_headerlog_set,
    cfg_err_cpl_rdy,
    cfg_interrupt_rdy,
    cfg_msg_received,
    cfg_received_func_lvl_rst,
    cfg_pcie_link_state,
    cfg_to_turnoff,
    user_reset_int_reg,
    m_axis_rx_tdata,
    m_axis_rx_tuser,
    trn_tbuf_av,
    cfg_bus_number,
    cfg_msg_data,
    cfg_device_number,
    cfg_function_number,
    cfg_aer_ecrc_check_en,
    cfg_aer_ecrc_gen_en,
    cfg_aer_rooterr_corr_err_received,
    cfg_aer_rooterr_corr_err_reporting_en,
    cfg_aer_rooterr_fatal_err_received,
    cfg_aer_rooterr_fatal_err_reporting_en,
    cfg_aer_rooterr_non_fatal_err_received,
    cfg_aer_rooterr_non_fatal_err_reporting_en,
    cfg_bridge_serr_en,
    cfg_command,
    cfg_dcommand2,
    cfg_dcommand,
    cfg_dstatus,
    cfg_interrupt_msienable,
    cfg_interrupt_msixenable,
    cfg_interrupt_msixfm,
    cfg_lcommand,
    cfg_lstatus,
    cfg_msg_received_assert_int_a,
    cfg_msg_received_assert_int_b,
    cfg_msg_received_assert_int_c,
    cfg_msg_received_assert_int_d,
    cfg_msg_received_deassert_int_a,
    cfg_msg_received_deassert_int_b,
    cfg_msg_received_deassert_int_c,
    cfg_msg_received_deassert_int_d,
    cfg_msg_received_err_cor,
    cfg_msg_received_err_fatal,
    cfg_msg_received_err_non_fatal,
    cfg_msg_received_pm_as_nak,
    cfg_msg_received_pme_to_ack,
    cfg_msg_received_pm_pme,
    cfg_msg_received_setslotpowerlimit,
    cfg_pmcsr_pme_en,
    cfg_pmcsr_pme_status,
    cfg_root_control_pme_int_en,
    cfg_root_control_syserr_corr_err_en,
    cfg_root_control_syserr_fatal_err_en,
    cfg_root_control_syserr_non_fatal_err_en,
    cfg_slot_control_electromech_il_ctl_pulse,
    pcie_drp_rdy,
    pipe_rx0_polarity,
    pipe_tx0_compliance,
    pipe_tx0_elec_idle,
    pipe_tx_deemph,
    pipe_tx_rate,
    pipe_tx_rcvr_det,
    pl_directed_change_done,
    pl_link_gen2_cap,
    pl_link_partner_gen2_supported,
    pl_link_upcfg_cap,
    pl_received_hot_rst,
    pl_sel_lnk_rate,
    trn_lnk_up,
    tx_err_drop,
    fc_cpld,
    fc_npd,
    fc_pd,
    pcie_drp_do,
    pipe_tx0_data,
    cfg_pmcsr_powerstate,
    pipe_tx0_char_is_k,
    pipe_tx0_powerdown,
    pl_lane_reversal_mode,
    pl_rx_pm_state,
    pl_sel_lnk_width,
    cfg_interrupt_mmenable,
    pipe_tx_margin,
    pl_initial_link_width,
    pl_tx_pm_state,
    cfg_mgmt_do,
    pl_ltssm_state,
    cfg_vc_tcvc_map,
    cfg_interrupt_do,
    fc_cplh,
    fc_nph,
    fc_ph,
    \throttle_ctl_pipeline.reg_tkeep_reg[7] ,
    CLK,
    tx_cfg_gnt,
    cfg_turnoff_ok,
    s_axis_tx_tlast,
    s_axis_tx_tvalid,
    s_axis_tx_tkeep,
    cfg_trn_pending,
    cfg_mgmt_wr_rw1c_as_rw,
    cfg_mgmt_wr_readonly,
    cfg_mgmt_wr_en,
    cfg_mgmt_rd_en,
    cfg_err_malformed,
    cfg_err_cor,
    cfg_err_ur,
    cfg_err_ecrc,
    cfg_err_cpl_timeout,
    cfg_err_cpl_abort,
    cfg_err_cpl_unexpect,
    cfg_err_poisoned,
    cfg_err_atomic_egress_blocked,
    cfg_err_mc_blocked,
    cfg_err_internal_uncor,
    cfg_err_internal_cor,
    cfg_err_posted,
    cfg_err_locked,
    cfg_err_norecovery,
    cfg_interrupt,
    cfg_interrupt_assert,
    cfg_interrupt_stat,
    cfg_pm_halt_aspm_l0s,
    cfg_pm_halt_aspm_l1,
    cfg_pm_force_state_en,
    cfg_pm_wake,
    out,
    bridge_reset_int,
    pl_phy_lnk_up,
    m_axis_rx_tready,
    s_axis_tx_tdata,
    s_axis_tx_tuser,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    cfg_interrupt_msienable_0,
    pipe_rx0_chanisaligned,
    pipe_rx0_elec_idle,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pl_directed_link_auton,
    pl_directed_link_speed,
    pl_downstream_deemph_source,
    pl_transmit_hot_rst,
    pl_upstream_prefer_deemph,
    sys_rst_n,
    rx_np_ok,
    rx_np_req,
    cfg_err_aer_headerlog,
    pcie_drp_di,
    pipe_rx0_data,
    cfg_pm_force_state,
    pipe_rx0_char_is_k,
    pl_directed_link_change,
    pl_directed_link_width,
    cfg_ds_function_number,
    pipe_rx0_status,
    fc_sel,
    cfg_mgmt_di,
    cfg_mgmt_byte_en_n,
    cfg_err_tlp_cpl_header,
    cfg_aer_interrupt_msgnum,
    cfg_ds_device_number,
    cfg_pciecap_interrupt_msgnum,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_interrupt_di,
    pcie_drp_addr,
    cfg_mgmt_dwaddr);
  output m_axis_rx_tvalid_reg;
  output [0:0]m_axis_rx_tkeep;
  output m_axis_rx_tlast;
  output trn_tcfg_req;
  output tready_thrtl_reg;
  output src_in;
  output cfg_mgmt_rd_wr_done;
  output cfg_err_aer_headerlog_set;
  output cfg_err_cpl_rdy;
  output cfg_interrupt_rdy;
  output cfg_msg_received;
  output cfg_received_func_lvl_rst;
  output [2:0]cfg_pcie_link_state;
  output cfg_to_turnoff;
  output user_reset_int_reg;
  output [63:0]m_axis_rx_tdata;
  output [12:0]m_axis_rx_tuser;
  output [5:0]trn_tbuf_av;
  output [7:0]cfg_bus_number;
  output [15:0]cfg_msg_data;
  output [4:0]cfg_device_number;
  output [2:0]cfg_function_number;
  output cfg_aer_ecrc_check_en;
  output cfg_aer_ecrc_gen_en;
  output cfg_aer_rooterr_corr_err_received;
  output cfg_aer_rooterr_corr_err_reporting_en;
  output cfg_aer_rooterr_fatal_err_received;
  output cfg_aer_rooterr_fatal_err_reporting_en;
  output cfg_aer_rooterr_non_fatal_err_received;
  output cfg_aer_rooterr_non_fatal_err_reporting_en;
  output cfg_bridge_serr_en;
  output [4:0]cfg_command;
  output [11:0]cfg_dcommand2;
  output [14:0]cfg_dcommand;
  output [3:0]cfg_dstatus;
  output cfg_interrupt_msienable;
  output cfg_interrupt_msixenable;
  output cfg_interrupt_msixfm;
  output [10:0]cfg_lcommand;
  output [9:0]cfg_lstatus;
  output cfg_msg_received_assert_int_a;
  output cfg_msg_received_assert_int_b;
  output cfg_msg_received_assert_int_c;
  output cfg_msg_received_assert_int_d;
  output cfg_msg_received_deassert_int_a;
  output cfg_msg_received_deassert_int_b;
  output cfg_msg_received_deassert_int_c;
  output cfg_msg_received_deassert_int_d;
  output cfg_msg_received_err_cor;
  output cfg_msg_received_err_fatal;
  output cfg_msg_received_err_non_fatal;
  output cfg_msg_received_pm_as_nak;
  output cfg_msg_received_pme_to_ack;
  output cfg_msg_received_pm_pme;
  output cfg_msg_received_setslotpowerlimit;
  output cfg_pmcsr_pme_en;
  output cfg_pmcsr_pme_status;
  output cfg_root_control_pme_int_en;
  output cfg_root_control_syserr_corr_err_en;
  output cfg_root_control_syserr_fatal_err_en;
  output cfg_root_control_syserr_non_fatal_err_en;
  output cfg_slot_control_electromech_il_ctl_pulse;
  output pcie_drp_rdy;
  output pipe_rx0_polarity;
  output pipe_tx0_compliance;
  output pipe_tx0_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_rate;
  output pipe_tx_rcvr_det;
  output pl_directed_change_done;
  output pl_link_gen2_cap;
  output pl_link_partner_gen2_supported;
  output pl_link_upcfg_cap;
  output pl_received_hot_rst;
  output pl_sel_lnk_rate;
  output trn_lnk_up;
  output tx_err_drop;
  output [11:0]fc_cpld;
  output [11:0]fc_npd;
  output [11:0]fc_pd;
  output [15:0]pcie_drp_do;
  output [15:0]pipe_tx0_data;
  output [1:0]cfg_pmcsr_powerstate;
  output [1:0]pipe_tx0_char_is_k;
  output [1:0]pipe_tx0_powerdown;
  output [1:0]pl_lane_reversal_mode;
  output [1:0]pl_rx_pm_state;
  output [1:0]pl_sel_lnk_width;
  output [2:0]cfg_interrupt_mmenable;
  output [2:0]pipe_tx_margin;
  output [2:0]pl_initial_link_width;
  output [2:0]pl_tx_pm_state;
  output [31:0]cfg_mgmt_do;
  output [5:0]pl_ltssm_state;
  output [6:0]cfg_vc_tcvc_map;
  output [7:0]cfg_interrupt_do;
  output [7:0]fc_cplh;
  output [7:0]fc_nph;
  output [7:0]fc_ph;
  input \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  input CLK;
  input tx_cfg_gnt;
  input cfg_turnoff_ok;
  input s_axis_tx_tlast;
  input s_axis_tx_tvalid;
  input [0:0]s_axis_tx_tkeep;
  input cfg_trn_pending;
  input cfg_mgmt_wr_rw1c_as_rw;
  input cfg_mgmt_wr_readonly;
  input cfg_mgmt_wr_en;
  input cfg_mgmt_rd_en;
  input cfg_err_malformed;
  input cfg_err_cor;
  input cfg_err_ur;
  input cfg_err_ecrc;
  input cfg_err_cpl_timeout;
  input cfg_err_cpl_abort;
  input cfg_err_cpl_unexpect;
  input cfg_err_poisoned;
  input cfg_err_atomic_egress_blocked;
  input cfg_err_mc_blocked;
  input cfg_err_internal_uncor;
  input cfg_err_internal_cor;
  input cfg_err_posted;
  input cfg_err_locked;
  input cfg_err_norecovery;
  input cfg_interrupt;
  input cfg_interrupt_assert;
  input cfg_interrupt_stat;
  input cfg_pm_halt_aspm_l0s;
  input cfg_pm_halt_aspm_l1;
  input cfg_pm_force_state_en;
  input cfg_pm_wake;
  input out;
  input bridge_reset_int;
  input pl_phy_lnk_up;
  input m_axis_rx_tready;
  input [63:0]s_axis_tx_tdata;
  input [3:0]s_axis_tx_tuser;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input cfg_interrupt_msienable_0;
  input pipe_rx0_chanisaligned;
  input pipe_rx0_elec_idle;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pl_directed_link_auton;
  input pl_directed_link_speed;
  input pl_downstream_deemph_source;
  input pl_transmit_hot_rst;
  input pl_upstream_prefer_deemph;
  input sys_rst_n;
  input rx_np_ok;
  input rx_np_req;
  input [127:0]cfg_err_aer_headerlog;
  input [15:0]pcie_drp_di;
  input [15:0]pipe_rx0_data;
  input [1:0]cfg_pm_force_state;
  input [1:0]pipe_rx0_char_is_k;
  input [1:0]pl_directed_link_change;
  input [1:0]pl_directed_link_width;
  input [2:0]cfg_ds_function_number;
  input [2:0]pipe_rx0_status;
  input [2:0]fc_sel;
  input [31:0]cfg_mgmt_di;
  input [3:0]cfg_mgmt_byte_en_n;
  input [47:0]cfg_err_tlp_cpl_header;
  input [4:0]cfg_aer_interrupt_msgnum;
  input [4:0]cfg_ds_device_number;
  input [4:0]cfg_pciecap_interrupt_msgnum;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_interrupt_di;
  input [8:0]pcie_drp_addr;
  input [9:0]cfg_mgmt_dwaddr;

  wire CLK;
  wire bridge_reset_int;
  wire cfg_aer_ecrc_check_en;
  wire cfg_aer_ecrc_gen_en;
  wire [4:0]cfg_aer_interrupt_msgnum;
  wire cfg_aer_rooterr_corr_err_received;
  wire cfg_aer_rooterr_corr_err_reporting_en;
  wire cfg_aer_rooterr_fatal_err_received;
  wire cfg_aer_rooterr_fatal_err_reporting_en;
  wire cfg_aer_rooterr_non_fatal_err_received;
  wire cfg_aer_rooterr_non_fatal_err_reporting_en;
  wire cfg_bridge_serr_en;
  wire [7:0]cfg_bus_number;
  wire [4:0]cfg_command;
  wire [14:0]cfg_dcommand;
  wire [11:0]cfg_dcommand2;
  wire [4:0]cfg_device_number;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [63:0]cfg_dsn;
  wire [3:0]cfg_dstatus;
  wire [127:0]cfg_err_aer_headerlog;
  wire cfg_err_aer_headerlog_set;
  wire cfg_err_atomic_egress_blocked;
  wire cfg_err_cor;
  wire cfg_err_cpl_abort;
  wire cfg_err_cpl_rdy;
  wire cfg_err_cpl_timeout;
  wire cfg_err_cpl_unexpect;
  wire cfg_err_ecrc;
  wire cfg_err_internal_cor;
  wire cfg_err_internal_uncor;
  wire cfg_err_locked;
  wire cfg_err_malformed;
  wire cfg_err_mc_blocked;
  wire cfg_err_norecovery;
  wire cfg_err_poisoned;
  wire cfg_err_posted;
  wire [47:0]cfg_err_tlp_cpl_header;
  wire cfg_err_ur;
  wire [2:0]cfg_function_number;
  wire cfg_interrupt;
  wire cfg_interrupt_assert;
  wire [7:0]cfg_interrupt_di;
  wire [7:0]cfg_interrupt_do;
  wire [2:0]cfg_interrupt_mmenable;
  wire cfg_interrupt_msienable;
  wire cfg_interrupt_msienable_0;
  wire cfg_interrupt_msixenable;
  wire cfg_interrupt_msixfm;
  wire cfg_interrupt_rdy;
  wire cfg_interrupt_stat;
  wire [10:0]cfg_lcommand;
  wire [9:0]cfg_lstatus;
  wire [3:0]cfg_mgmt_byte_en_n;
  wire [31:0]cfg_mgmt_di;
  wire [31:0]cfg_mgmt_do;
  wire [9:0]cfg_mgmt_dwaddr;
  wire cfg_mgmt_rd_en;
  wire cfg_mgmt_rd_wr_done;
  wire cfg_mgmt_wr_en;
  wire cfg_mgmt_wr_readonly;
  wire cfg_mgmt_wr_rw1c_as_rw;
  wire [15:0]cfg_msg_data;
  wire cfg_msg_received;
  wire cfg_msg_received_assert_int_a;
  wire cfg_msg_received_assert_int_b;
  wire cfg_msg_received_assert_int_c;
  wire cfg_msg_received_assert_int_d;
  wire cfg_msg_received_deassert_int_a;
  wire cfg_msg_received_deassert_int_b;
  wire cfg_msg_received_deassert_int_c;
  wire cfg_msg_received_deassert_int_d;
  wire cfg_msg_received_err_cor;
  wire cfg_msg_received_err_fatal;
  wire cfg_msg_received_err_non_fatal;
  wire cfg_msg_received_pm_as_nak;
  wire cfg_msg_received_pm_pme;
  wire cfg_msg_received_pme_to_ack;
  wire cfg_msg_received_setslotpowerlimit;
  wire [2:0]cfg_pcie_link_state;
  wire [4:0]cfg_pciecap_interrupt_msgnum;
  wire [1:0]cfg_pm_force_state;
  wire cfg_pm_force_state_en;
  wire cfg_pm_halt_aspm_l0s;
  wire cfg_pm_halt_aspm_l1;
  wire cfg_pm_wake;
  wire cfg_pmcsr_pme_en;
  wire cfg_pmcsr_pme_status;
  wire [1:0]cfg_pmcsr_powerstate;
  wire cfg_received_func_lvl_rst;
  wire cfg_root_control_pme_int_en;
  wire cfg_root_control_syserr_corr_err_en;
  wire cfg_root_control_syserr_fatal_err_en;
  wire cfg_root_control_syserr_non_fatal_err_en;
  wire cfg_slot_control_electromech_il_ctl_pulse;
  wire cfg_to_turnoff;
  wire cfg_trn_pending;
  wire cfg_turnoff_ok;
  wire cfg_turnoff_ok_w;
  wire [6:0]cfg_vc_tcvc_map;
  wire [11:0]fc_cpld;
  wire [7:0]fc_cplh;
  wire [11:0]fc_npd;
  wire [7:0]fc_nph;
  wire [11:0]fc_pd;
  wire [7:0]fc_ph;
  wire [2:0]fc_sel;
  wire [63:0]m_axis_rx_tdata;
  wire [0:0]m_axis_rx_tkeep;
  wire m_axis_rx_tlast;
  wire m_axis_rx_tready;
  wire [12:0]m_axis_rx_tuser;
  wire m_axis_rx_tvalid_reg;
  wire out;
  wire pcie_7x_i_n_12;
  wire pcie_7x_i_n_16;
  wire pcie_7x_i_n_24;
  wire pcie_7x_i_n_32;
  wire pcie_7x_i_n_5;
  wire pcie_7x_i_n_8;
  wire [8:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pipe_rx0_chanisaligned;
  wire [1:0]pipe_rx0_char_is_k;
  wire [15:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rx0_status;
  wire pipe_rx0_valid;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pl_directed_change_done;
  wire pl_directed_link_auton;
  wire [1:0]pl_directed_link_change;
  wire pl_directed_link_speed;
  wire [1:0]pl_directed_link_width;
  wire pl_downstream_deemph_source;
  wire [2:0]pl_initial_link_width;
  wire [1:0]pl_lane_reversal_mode;
  wire pl_link_gen2_cap;
  wire pl_link_partner_gen2_supported;
  wire pl_link_upcfg_cap;
  wire [5:0]pl_ltssm_state;
  wire pl_phy_lnk_up;
  wire pl_received_hot_rst;
  wire [1:0]pl_rx_pm_state;
  wire pl_sel_lnk_rate;
  wire [1:0]pl_sel_lnk_width;
  wire pl_transmit_hot_rst;
  wire [2:0]pl_tx_pm_state;
  wire pl_upstream_prefer_deemph;
  wire \rx_inst/rx_pipeline_inst/dsc_detect ;
  wire \rx_inst/rx_pipeline_inst/reg_dsc_detect ;
  wire \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ;
  wire \rx_inst/rx_pipeline_inst/trn_in_packet ;
  wire \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ;
  wire \rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0 ;
  wire rx_np_ok;
  wire rx_np_req;
  wire [63:0]s_axis_tx_tdata;
  wire [0:0]s_axis_tx_tkeep;
  wire s_axis_tx_tlast;
  wire [3:0]s_axis_tx_tuser;
  wire s_axis_tx_tvalid;
  wire src_in;
  wire sys_rst_n;
  wire \throttle_ctl_pipeline.reg_tkeep_reg[7] ;
  wire tready_thrtl_reg;
  wire trn_lnk_up;
  wire [6:0]trn_rbar_hit;
  wire [63:0]trn_rd;
  wire trn_rdst_rdy;
  wire trn_recrc_err;
  wire trn_reof;
  wire trn_rerrfwd;
  wire [0:0]trn_rrem;
  wire trn_rsof;
  wire trn_rsrc_dsc;
  wire [5:0]trn_tbuf_av;
  wire trn_tcfg_gnt;
  wire trn_tcfg_req;
  wire [63:0]trn_td;
  wire trn_tdst_rdy;
  wire trn_tecrc_gen;
  wire trn_teof;
  wire trn_terrfwd;
  wire trn_trem;
  wire trn_tsof;
  wire trn_tsrc_dsc;
  wire trn_tsrc_rdy;
  wire trn_tstr;
  wire tx_cfg_gnt;
  wire tx_err_drop;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ;
  wire \tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig ;
  wire \tx_inst/tx_pipeline_inst/reg_disable_trn2 ;
  wire user_reset_int_reg;

  pcie_7x_0_pcie_7x_0_axi_basic_top axi_basic_top
       (.CLK(CLK),
        .E(trn_rdst_rdy),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff (\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg (pcie_7x_i_n_16),
        .Q(m_axis_rx_tdata),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pm_turnoff_ok_n(cfg_turnoff_ok_w),
        .cfg_turnoff_ok(cfg_turnoff_ok),
        .dsc_detect(\rx_inst/rx_pipeline_inst/dsc_detect ),
        .lnk_up_thrtl(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl ),
        .lnk_up_thrtl_reg(pcie_7x_i_n_32),
        .m_axis_rx_tkeep(m_axis_rx_tkeep),
        .m_axis_rx_tlast(m_axis_rx_tlast),
        .m_axis_rx_tready(m_axis_rx_tready),
        .m_axis_rx_tuser(m_axis_rx_tuser),
        .m_axis_rx_tvalid_reg(m_axis_rx_tvalid_reg),
        .out(out),
        .ppm_L1_thrtl(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl ),
        .ppm_L1_thrtl_reg(pcie_7x_i_n_12),
        .ppm_L1_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig ),
        .reg_dsc_detect(\rx_inst/rx_pipeline_inst/reg_dsc_detect ),
        .reg_tcfg_gnt(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt ),
        .rsrc_rdy_filtered(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ),
        .s_axis_tx_tdata(s_axis_tx_tdata),
        .s_axis_tx_tkeep(s_axis_tx_tkeep),
        .s_axis_tx_tlast(s_axis_tx_tlast),
        .s_axis_tx_tuser(s_axis_tx_tuser),
        .s_axis_tx_tvalid(s_axis_tx_tvalid),
        .tbuf_av_min_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .tcfg_req_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig ),
        .\throttle_ctl_pipeline.reg_tdata_reg[63] ({trn_td[31:0],trn_td[63:32]}),
        .\throttle_ctl_pipeline.reg_tkeep_reg[7] (\throttle_ctl_pipeline.reg_tkeep_reg[7] ),
        .\throttle_ctl_pipeline.reg_tuser_reg[3] ({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .tready_thrtl_i_5(pcie_7x_i_n_24),
        .tready_thrtl_reg(tready_thrtl_reg),
        .trn_in_packet(\rx_inst/rx_pipeline_inst/trn_in_packet ),
        .trn_in_packet_reg(pcie_7x_i_n_8),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rd(trn_rd),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rrem(trn_rrem),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ),
        .trn_rsrc_dsc_prev0(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0 ),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_cfg_gnt(tx_cfg_gnt));
  LUT1 #(
    .INIT(2'h1)) 
    \cfg_bus_number_d[7]_i_1 
       (.I0(out),
        .O(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[0] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[8]),
        .Q(cfg_bus_number[0]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[1] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[9]),
        .Q(cfg_bus_number[1]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[2] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[10]),
        .Q(cfg_bus_number[2]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[3] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[11]),
        .Q(cfg_bus_number[3]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[4] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[12]),
        .Q(cfg_bus_number[4]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[5] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[13]),
        .Q(cfg_bus_number[5]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[6] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[14]),
        .Q(cfg_bus_number[6]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_bus_number_d_reg[7] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[15]),
        .Q(cfg_bus_number[7]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_device_number_d_reg[0] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[3]),
        .Q(cfg_device_number[0]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_device_number_d_reg[1] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[4]),
        .Q(cfg_device_number[1]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_device_number_d_reg[2] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[5]),
        .Q(cfg_device_number[2]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_device_number_d_reg[3] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[6]),
        .Q(cfg_device_number[3]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_device_number_d_reg[4] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[7]),
        .Q(cfg_device_number[4]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_function_number_d_reg[0] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[0]),
        .Q(cfg_function_number[0]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_function_number_d_reg[1] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[1]),
        .Q(cfg_function_number[1]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  FDRE \cfg_function_number_d_reg[2] 
       (.C(CLK),
        .CE(pcie_7x_i_n_5),
        .D(cfg_msg_data[2]),
        .Q(cfg_function_number[2]),
        .R(\tx_inst/tx_pipeline_inst/reg_disable_trn2 ));
  pcie_7x_0_pcie_7x_0_pcie_7x pcie_7x_i
       (.CLK(CLK),
        .E(pcie_7x_i_n_5),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff (\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff ),
        .\L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg (pcie_7x_i_n_16),
        .bridge_reset_int(bridge_reset_int),
        .cfg_aer_ecrc_check_en(cfg_aer_ecrc_check_en),
        .cfg_aer_ecrc_gen_en(cfg_aer_ecrc_gen_en),
        .cfg_aer_interrupt_msgnum(cfg_aer_interrupt_msgnum),
        .cfg_aer_rooterr_corr_err_received(cfg_aer_rooterr_corr_err_received),
        .cfg_aer_rooterr_corr_err_reporting_en(cfg_aer_rooterr_corr_err_reporting_en),
        .cfg_aer_rooterr_fatal_err_received(cfg_aer_rooterr_fatal_err_received),
        .cfg_aer_rooterr_fatal_err_reporting_en(cfg_aer_rooterr_fatal_err_reporting_en),
        .cfg_aer_rooterr_non_fatal_err_received(cfg_aer_rooterr_non_fatal_err_received),
        .cfg_aer_rooterr_non_fatal_err_reporting_en(cfg_aer_rooterr_non_fatal_err_reporting_en),
        .cfg_bridge_serr_en(cfg_bridge_serr_en),
        .cfg_command(cfg_command),
        .cfg_dcommand(cfg_dcommand),
        .cfg_dcommand2(cfg_dcommand2),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_dsn(cfg_dsn),
        .cfg_dstatus(cfg_dstatus),
        .cfg_err_aer_headerlog(cfg_err_aer_headerlog),
        .cfg_err_aer_headerlog_set(cfg_err_aer_headerlog_set),
        .cfg_err_atomic_egress_blocked(cfg_err_atomic_egress_blocked),
        .cfg_err_cor(cfg_err_cor),
        .cfg_err_cpl_abort(cfg_err_cpl_abort),
        .cfg_err_cpl_rdy(cfg_err_cpl_rdy),
        .cfg_err_cpl_timeout(cfg_err_cpl_timeout),
        .cfg_err_cpl_unexpect(cfg_err_cpl_unexpect),
        .cfg_err_ecrc(cfg_err_ecrc),
        .cfg_err_internal_cor(cfg_err_internal_cor),
        .cfg_err_internal_uncor(cfg_err_internal_uncor),
        .cfg_err_locked(cfg_err_locked),
        .cfg_err_malformed(cfg_err_malformed),
        .cfg_err_mc_blocked(cfg_err_mc_blocked),
        .cfg_err_norecovery(cfg_err_norecovery),
        .cfg_err_poisoned(cfg_err_poisoned),
        .cfg_err_posted(cfg_err_posted),
        .cfg_err_tlp_cpl_header(cfg_err_tlp_cpl_header),
        .cfg_err_ur(cfg_err_ur),
        .cfg_interrupt(cfg_interrupt),
        .cfg_interrupt_assert(cfg_interrupt_assert),
        .cfg_interrupt_di(cfg_interrupt_di),
        .cfg_interrupt_do(cfg_interrupt_do),
        .cfg_interrupt_mmenable(cfg_interrupt_mmenable),
        .cfg_interrupt_msienable(cfg_interrupt_msienable),
        .cfg_interrupt_msienable_0(cfg_interrupt_msienable_0),
        .cfg_interrupt_msienable_1({trn_tsrc_dsc,trn_tstr,trn_terrfwd,trn_tecrc_gen}),
        .cfg_interrupt_msixenable(cfg_interrupt_msixenable),
        .cfg_interrupt_msixfm(cfg_interrupt_msixfm),
        .cfg_interrupt_rdy(cfg_interrupt_rdy),
        .cfg_interrupt_stat(cfg_interrupt_stat),
        .cfg_lcommand(cfg_lcommand),
        .cfg_lstatus(cfg_lstatus),
        .cfg_mgmt_byte_en_n(cfg_mgmt_byte_en_n),
        .cfg_mgmt_di(cfg_mgmt_di),
        .cfg_mgmt_do(cfg_mgmt_do),
        .cfg_mgmt_dwaddr(cfg_mgmt_dwaddr),
        .cfg_mgmt_rd_en(cfg_mgmt_rd_en),
        .cfg_mgmt_rd_wr_done(cfg_mgmt_rd_wr_done),
        .cfg_mgmt_wr_en(cfg_mgmt_wr_en),
        .cfg_mgmt_wr_readonly(cfg_mgmt_wr_readonly),
        .cfg_mgmt_wr_rw1c_as_rw(cfg_mgmt_wr_rw1c_as_rw),
        .cfg_msg_data(cfg_msg_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_assert_int_a(cfg_msg_received_assert_int_a),
        .cfg_msg_received_assert_int_b(cfg_msg_received_assert_int_b),
        .cfg_msg_received_assert_int_c(cfg_msg_received_assert_int_c),
        .cfg_msg_received_assert_int_d(cfg_msg_received_assert_int_d),
        .cfg_msg_received_deassert_int_a(cfg_msg_received_deassert_int_a),
        .cfg_msg_received_deassert_int_b(cfg_msg_received_deassert_int_b),
        .cfg_msg_received_deassert_int_c(cfg_msg_received_deassert_int_c),
        .cfg_msg_received_deassert_int_d(cfg_msg_received_deassert_int_d),
        .cfg_msg_received_err_cor(cfg_msg_received_err_cor),
        .cfg_msg_received_err_fatal(cfg_msg_received_err_fatal),
        .cfg_msg_received_err_non_fatal(cfg_msg_received_err_non_fatal),
        .cfg_msg_received_pm_as_nak(cfg_msg_received_pm_as_nak),
        .cfg_msg_received_pm_pme(cfg_msg_received_pm_pme),
        .cfg_msg_received_pme_to_ack(cfg_msg_received_pme_to_ack),
        .cfg_msg_received_setslotpowerlimit(cfg_msg_received_setslotpowerlimit),
        .cfg_pcie_link_state(cfg_pcie_link_state),
        .cfg_pciecap_interrupt_msgnum(cfg_pciecap_interrupt_msgnum),
        .cfg_pm_force_state(cfg_pm_force_state),
        .cfg_pm_force_state_en(cfg_pm_force_state_en),
        .cfg_pm_halt_aspm_l0s(cfg_pm_halt_aspm_l0s),
        .cfg_pm_halt_aspm_l1(cfg_pm_halt_aspm_l1),
        .cfg_pm_turnoff_ok_n(cfg_turnoff_ok_w),
        .cfg_pm_wake(cfg_pm_wake),
        .cfg_pmcsr_pme_en(cfg_pmcsr_pme_en),
        .cfg_pmcsr_pme_status(cfg_pmcsr_pme_status),
        .cfg_pmcsr_powerstate(cfg_pmcsr_powerstate),
        .cfg_received_func_lvl_rst(cfg_received_func_lvl_rst),
        .cfg_root_control_pme_int_en(cfg_root_control_pme_int_en),
        .cfg_root_control_syserr_corr_err_en(cfg_root_control_syserr_corr_err_en),
        .cfg_root_control_syserr_fatal_err_en(cfg_root_control_syserr_fatal_err_en),
        .cfg_root_control_syserr_non_fatal_err_en(cfg_root_control_syserr_non_fatal_err_en),
        .cfg_slot_control_electromech_il_ctl_pulse(cfg_slot_control_electromech_il_ctl_pulse),
        .cfg_to_turnoff(cfg_to_turnoff),
        .cfg_trn_pending(cfg_trn_pending),
        .cfg_vc_tcvc_map(cfg_vc_tcvc_map),
        .dsc_detect(\rx_inst/rx_pipeline_inst/dsc_detect ),
        .fc_cpld(fc_cpld),
        .fc_cplh(fc_cplh),
        .fc_npd(fc_npd),
        .fc_nph(fc_nph),
        .fc_pd(fc_pd),
        .fc_ph(fc_ph),
        .fc_sel(fc_sel),
        .gt_rxelecidle_q_reg(pcie_7x_i_n_24),
        .gt_rxelecidle_q_reg_0(trn_rd),
        .gt_rxelecidle_q_reg_1(trn_rrem),
        .lnk_up_thrtl(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/lnk_up_thrtl ),
        .lnk_up_thrtl_reg(pcie_7x_i_n_32),
        .out(out),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_char_is_k(pipe_rx0_char_is_k),
        .pipe_rx0_data(pipe_rx0_data),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_status(pipe_rx0_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_data(pipe_tx0_data),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_powerdown(pipe_tx0_powerdown),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_margin(pipe_tx_margin),
        .pipe_tx_rate(pipe_tx_rate),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pl_directed_change_done(pl_directed_change_done),
        .pl_directed_link_auton(pl_directed_link_auton),
        .pl_directed_link_change(pl_directed_link_change),
        .pl_directed_link_speed(pl_directed_link_speed),
        .pl_directed_link_width(pl_directed_link_width),
        .pl_downstream_deemph_source(pl_downstream_deemph_source),
        .pl_initial_link_width(pl_initial_link_width),
        .pl_lane_reversal_mode(pl_lane_reversal_mode),
        .pl_link_gen2_cap(pl_link_gen2_cap),
        .pl_link_partner_gen2_supported(pl_link_partner_gen2_supported),
        .pl_link_upcfg_cap(pl_link_upcfg_cap),
        .pl_ltssm_state(pl_ltssm_state),
        .pl_phy_lnk_up(pl_phy_lnk_up),
        .pl_received_hot_rst(pl_received_hot_rst),
        .pl_rx_pm_state(pl_rx_pm_state),
        .pl_sel_lnk_rate(pl_sel_lnk_rate),
        .pl_sel_lnk_width(pl_sel_lnk_width),
        .pl_transmit_hot_rst(pl_transmit_hot_rst),
        .pl_tx_pm_state(pl_tx_pm_state),
        .pl_upstream_prefer_deemph(pl_upstream_prefer_deemph),
        .ppm_L1_thrtl(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_thrtl ),
        .ppm_L1_thrtl_reg(pcie_7x_i_n_12),
        .ppm_L1_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L1_trig ),
        .reg_dsc_detect(\rx_inst/rx_pipeline_inst/reg_dsc_detect ),
        .reg_tcfg_gnt(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt ),
        .rsrc_rdy_filtered(\rx_inst/rx_pipeline_inst/rsrc_rdy_filtered ),
        .rx_np_ok(rx_np_ok),
        .rx_np_req(rx_np_req),
        .src_in(src_in),
        .sys_rst_n(sys_rst_n),
        .tbuf_av_min_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_min_trig ),
        .tcfg_req_trig(\tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_trig ),
        .trn_in_packet(\rx_inst/rx_pipeline_inst/trn_in_packet ),
        .trn_in_packet_reg(pcie_7x_i_n_8),
        .trn_lnk_up(trn_lnk_up),
        .trn_rbar_hit(trn_rbar_hit),
        .trn_rdst_rdy(trn_rdst_rdy),
        .trn_recrc_err(trn_recrc_err),
        .trn_reof(trn_reof),
        .trn_rerrfwd(trn_rerrfwd),
        .trn_rsof(trn_rsof),
        .trn_rsrc_dsc(trn_rsrc_dsc),
        .trn_rsrc_dsc_d(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d ),
        .trn_rsrc_dsc_prev0(\rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev0 ),
        .trn_tbuf_av(trn_tbuf_av),
        .trn_tcfg_gnt(trn_tcfg_gnt),
        .trn_tcfg_req(trn_tcfg_req),
        .trn_td(trn_td),
        .trn_tdst_rdy(trn_tdst_rdy),
        .trn_teof(trn_teof),
        .trn_trem(trn_trem),
        .trn_tsof(trn_tsof),
        .trn_tsrc_rdy(trn_tsrc_rdy),
        .tx_err_drop(tx_err_drop),
        .user_reset_int_reg(user_reset_int_reg));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pipe_clock" *) 
module pcie_7x_0_pcie_7x_0_pipe_clock
   (CLK,
    mmcm_i_0,
    mmcm_i_1,
    mmcm_i_i_1_0,
    mmcm_i_2,
    pipe_txoutclk_out,
    \pclk_sel_reg1_reg[0]_0 ,
    int_pclk_sel_slave,
    pipe_mmcm_rst_n);
  output CLK;
  output mmcm_i_0;
  output mmcm_i_1;
  output mmcm_i_i_1_0;
  output mmcm_i_2;
  input pipe_txoutclk_out;
  input \pclk_sel_reg1_reg[0]_0 ;
  input [0:0]int_pclk_sel_slave;
  input pipe_mmcm_rst_n;

  wire CLK;
  wire RST0;
  wire S00;
  wire clk_125mhz;
  wire clk_250mhz;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  wire [0:0]int_pclk_sel_slave;
  wire mmcm_fb;
  wire mmcm_i_0;
  wire mmcm_i_1;
  wire mmcm_i_2;
  wire mmcm_i_i_1_0;
  (* DONT_TOUCH *) wire pclk_sel;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg1;
  wire \pclk_sel_reg1_reg[0]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_slave_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_slave_reg2;
  wire pipe_mmcm_rst_n;
  wire pipe_txoutclk_out;
  wire refclk;
  wire userclk1;
  wire NLW_mmcm_i_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_i_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_i_DRDY_UNCONNECTED;
  wire NLW_mmcm_i_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_i_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \dclk_i_bufg.dclk_i 
       (.I(clk_125mhz),
        .O(mmcm_i_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(gen3_reg1),
        .R(RST0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(16),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(16),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(20),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_i
       (.CLKFBIN(mmcm_fb),
        .CLKFBOUT(mmcm_fb),
        .CLKFBOUTB(NLW_mmcm_i_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(refclk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_125mhz),
        .CLKOUT0B(NLW_mmcm_i_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clk_250mhz),
        .CLKOUT1B(NLW_mmcm_i_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(userclk1),
        .CLKOUT2B(NLW_mmcm_i_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_i_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_i_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_i_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_i_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(mmcm_i_i_1_0),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_i_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_i_i_1
       (.I0(pipe_mmcm_rst_n),
        .O(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* DONT_TOUCH *) 
  BUFGCTRL #(
    .CE_TYPE_CE0("SYNC"),
    .CE_TYPE_CE1("SYNC"),
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b0),
    .IS_CE1_INVERTED(1'b0),
    .IS_I0_INVERTED(1'b0),
    .IS_I1_INVERTED(1'b0),
    .IS_IGNORE0_INVERTED(1'b0),
    .IS_IGNORE1_INVERTED(1'b0),
    .IS_S0_INVERTED(1'b0),
    .IS_S1_INVERTED(1'b0),
    .PRESELECT_I0("FALSE"),
    .PRESELECT_I1("FALSE"),
    .SIM_DEVICE("7SERIES"),
    .STARTUP_SYNC("FALSE")) 
    \pclk_i1_bufgctrl.pclk_i1 
       (.CE0(1'b1),
        .CE1(1'b1),
        .I0(clk_125mhz),
        .I1(clk_250mhz),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(CLK),
        .S0(S00),
        .S1(pclk_sel));
  LUT1 #(
    .INIT(2'h1)) 
    \pclk_i1_bufgctrl.pclk_i1_i_1 
       (.I0(pclk_sel),
        .O(S00));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_reg2),
        .Q(pclk_sel),
        .R(RST0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pclk_sel_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pclk_sel_reg1_reg[0]_0 ),
        .Q(pclk_sel_reg1),
        .R(RST0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pclk_sel_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(RST0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pclk_sel_slave_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(int_pclk_sel_slave),
        .Q(pclk_sel_slave_reg1),
        .R(RST0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pclk_sel_slave_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_slave_reg1),
        .Q(pclk_sel_slave_reg2),
        .R(RST0));
  LUT1 #(
    .INIT(2'h1)) 
    reg_clock_locked_i_1
       (.I0(mmcm_i_i_1_0),
        .O(mmcm_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \txoutclk_i.txoutclk_i 
       (.I(pipe_txoutclk_out),
        .O(refclk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \userclk1_i1.usrclk1_i1 
       (.I(userclk1),
        .O(mmcm_i_1));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pipe_eq" *) 
module pcie_7x_0_pcie_7x_0_pipe_eq
   (rxeq_adapt_done,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    preset_done_reg,
    CLK);
  output rxeq_adapt_done;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  input preset_done_reg;
  input CLK;

  wire CLK;
  wire \FSM_onehot_fsm_rx[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx[1]_i_2_n_0 ;
  wire \FSM_onehot_fsm_rx[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[3] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[4] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[5] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[6] ;
  wire \FSM_sequential_fsm_tx[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[1]_i_2_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_2_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_3_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_4_n_0 ;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [2:0]fsm_tx;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  wire [6:6]in10;
  wire [11:0]in10__0;
  wire [12:12]in7;
  wire preset_done_reg;
  wire rxeq_adapt_done;
  wire rxeq_adapt_done_i_2_n_0;
  wire rxeq_adapt_done_reg_i_2_n_0;
  wire rxeq_adapt_done_reg_reg_n_0;
  wire [2:0]rxeq_cnt;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rxeq_control_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1_n_0 ;
  wire \rxeq_fs_reg_n_0_[0] ;
  wire \rxeq_fs_reg_n_0_[1] ;
  wire \rxeq_fs_reg_n_0_[2] ;
  wire \rxeq_fs_reg_n_0_[3] ;
  wire \rxeq_fs_reg_n_0_[4] ;
  wire \rxeq_fs_reg_n_0_[5] ;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1_n_0 ;
  wire \rxeq_lf_reg_n_0_[0] ;
  wire \rxeq_lf_reg_n_0_[1] ;
  wire \rxeq_lf_reg_n_0_[2] ;
  wire \rxeq_lf_reg_n_0_[3] ;
  wire \rxeq_lf_reg_n_0_[4] ;
  wire \rxeq_lf_reg_n_0_[5] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]rxeq_lffs_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]rxeq_lffs_reg2;
  wire rxeq_new_txcoeff_req;
  wire rxeq_new_txcoeff_req_0;
  wire \rxeq_preset[0]_i_1_n_0 ;
  wire \rxeq_preset[1]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_2_n_0 ;
  wire \rxeq_preset[2]_i_3_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]rxeq_preset_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]rxeq_preset_reg2;
  wire \rxeq_preset_reg_n_0_[0] ;
  wire \rxeq_preset_reg_n_0_[1] ;
  wire \rxeq_preset_reg_n_0_[2] ;
  wire rxeq_preset_valid;
  wire rxeq_scan_i_n_0;
  wire rxeq_scan_i_n_1;
  wire rxeq_scan_i_n_2;
  wire rxeq_scan_i_n_3;
  wire rxeq_scan_i_n_4;
  wire [17:0]rxeq_txcoeff;
  wire \rxeq_txcoeff_reg_n_0_[0] ;
  wire \rxeq_txcoeff_reg_n_0_[1] ;
  wire \rxeq_txcoeff_reg_n_0_[2] ;
  wire \rxeq_txcoeff_reg_n_0_[3] ;
  wire \rxeq_txcoeff_reg_n_0_[4] ;
  wire \rxeq_txcoeff_reg_n_0_[5] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1_n_0 ;
  wire \rxeq_txpreset[3]_i_3_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]rxeq_txpreset_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]rxeq_txpreset_reg2;
  wire \rxeq_txpreset_reg_n_0_[0] ;
  wire \rxeq_txpreset_reg_n_0_[1] ;
  wire \rxeq_txpreset_reg_n_0_[2] ;
  wire \rxeq_txpreset_reg_n_0_[3] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_en_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_en_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_mode_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_mode_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]rxeq_user_txcoeff_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]rxeq_user_txcoeff_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]txeq_control_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]txeq_control_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]txeq_deemph_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire \txeq_preset[0]_i_1_n_0 ;
  wire \txeq_preset[10]_i_1_n_0 ;
  wire \txeq_preset[11]_i_1_n_0 ;
  wire \txeq_preset[12]_i_1_n_0 ;
  wire \txeq_preset[13]_i_1_n_0 ;
  wire \txeq_preset[14]_i_1_n_0 ;
  wire \txeq_preset[15]_i_1_n_0 ;
  wire \txeq_preset[15]_i_2_n_0 ;
  wire \txeq_preset[16]_i_1_n_0 ;
  wire \txeq_preset[16]_i_2_n_0 ;
  wire \txeq_preset[17]_i_1_n_0 ;
  wire \txeq_preset[17]_i_2_n_0 ;
  wire \txeq_preset[1]_i_1_n_0 ;
  wire \txeq_preset[2]_i_1_n_0 ;
  wire \txeq_preset[3]_i_1_n_0 ;
  wire \txeq_preset[7]_i_1_n_0 ;
  wire \txeq_preset[7]_i_2_n_0 ;
  wire \txeq_preset[8]_i_1_n_0 ;
  wire \txeq_preset[9]_i_1_n_0 ;
  wire txeq_preset_done;
  wire txeq_preset_done_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txeq_preset_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txeq_preset_reg2;
  wire txeq_txcoeff;
  wire \txeq_txcoeff[0]_i_1_n_0 ;
  wire \txeq_txcoeff[0]_i_2_n_0 ;
  wire \txeq_txcoeff[10]_i_1_n_0 ;
  wire \txeq_txcoeff[10]_i_2_n_0 ;
  wire \txeq_txcoeff[11]_i_1_n_0 ;
  wire \txeq_txcoeff[11]_i_2_n_0 ;
  wire \txeq_txcoeff[12]_i_1_n_0 ;
  wire \txeq_txcoeff[12]_i_2_n_0 ;
  wire \txeq_txcoeff[13]_i_1_n_0 ;
  wire \txeq_txcoeff[13]_i_2_n_0 ;
  wire \txeq_txcoeff[14]_i_1_n_0 ;
  wire \txeq_txcoeff[14]_i_2_n_0 ;
  wire \txeq_txcoeff[15]_i_1_n_0 ;
  wire \txeq_txcoeff[15]_i_2_n_0 ;
  wire \txeq_txcoeff[16]_i_1_n_0 ;
  wire \txeq_txcoeff[16]_i_2_n_0 ;
  wire \txeq_txcoeff[17]_i_1_n_0 ;
  wire \txeq_txcoeff[17]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_3_n_0 ;
  wire \txeq_txcoeff[1]_i_1_n_0 ;
  wire \txeq_txcoeff[1]_i_2_n_0 ;
  wire \txeq_txcoeff[2]_i_1_n_0 ;
  wire \txeq_txcoeff[2]_i_2_n_0 ;
  wire \txeq_txcoeff[3]_i_1_n_0 ;
  wire \txeq_txcoeff[3]_i_2_n_0 ;
  wire \txeq_txcoeff[4]_i_1_n_0 ;
  wire \txeq_txcoeff[4]_i_2_n_0 ;
  wire \txeq_txcoeff[5]_i_1_n_0 ;
  wire \txeq_txcoeff[5]_i_2_n_0 ;
  wire \txeq_txcoeff[6]_i_1_n_0 ;
  wire \txeq_txcoeff[6]_i_2_n_0 ;
  wire \txeq_txcoeff[7]_i_1_n_0 ;
  wire \txeq_txcoeff[7]_i_2_n_0 ;
  wire \txeq_txcoeff[8]_i_1_n_0 ;
  wire \txeq_txcoeff[8]_i_2_n_0 ;
  wire \txeq_txcoeff[9]_i_1_n_0 ;
  wire \txeq_txcoeff[9]_i_2_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[10] ;
  wire \txeq_txcoeff_reg_n_0_[11] ;
  wire \txeq_txcoeff_reg_n_0_[12] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[14] ;
  wire \txeq_txcoeff_reg_n_0_[15] ;
  wire \txeq_txcoeff_reg_n_0_[16] ;
  wire \txeq_txcoeff_reg_n_0_[17] ;
  wire \txeq_txcoeff_reg_n_0_[1] ;
  wire \txeq_txcoeff_reg_n_0_[2] ;
  wire \txeq_txcoeff_reg_n_0_[3] ;
  wire \txeq_txcoeff_reg_n_0_[4] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;
  wire \txeq_txcoeff_reg_n_0_[7] ;
  wire \txeq_txcoeff_reg_n_0_[8] ;
  wire \txeq_txcoeff_reg_n_0_[9] ;

  LUT5 #(
    .INIT(32'hABABABAA)) 
    \FSM_onehot_fsm_rx[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx[1]_i_2_n_0 ),
        .I1(rxeq_control_reg2[0]),
        .I2(rxeq_control_reg2[1]),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm_rx[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm_rx[1]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[5] ),
        .O(\FSM_onehot_fsm_rx[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \FSM_onehot_fsm_rx[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[2] ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_rx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h2ABA2AAA)) 
    \FSM_onehot_fsm_rx[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_rx[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .S(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_scan_i_n_4),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .R(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[3]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .R(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .R(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_scan_i_n_3),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[5] ),
        .R(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_scan_i_n_2),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .R(preset_done_reg));
  LUT6 #(
    .INIT(64'hC04FC043C04FF04F)) 
    \FSM_sequential_fsm_tx[0]_i_1 
       (.I0(\FSM_sequential_fsm_tx[1]_i_2_n_0 ),
        .I1(fsm_tx[0]),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[2]),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_tx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F703F7C3F7C0F70)) 
    \FSM_sequential_fsm_tx[1]_i_1 
       (.I0(\FSM_sequential_fsm_tx[1]_i_2_n_0 ),
        .I1(fsm_tx[0]),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[2]),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_tx[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_tx[1]_i_2 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_tx[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    \FSM_sequential_fsm_tx[2]_i_1 
       (.I0(\FSM_sequential_fsm_tx[2]_i_2_n_0 ),
        .I1(\FSM_sequential_fsm_tx[2]_i_3_n_0 ),
        .I2(fsm_tx[2]),
        .I3(\FSM_sequential_fsm_tx[2]_i_4_n_0 ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_tx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7777FFF7)) 
    \FSM_sequential_fsm_tx[2]_i_2 
       (.I0(fsm_tx[1]),
        .I1(fsm_tx[2]),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(fsm_tx[0]),
        .O(\FSM_sequential_fsm_tx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F800080)) 
    \FSM_sequential_fsm_tx[2]_i_3 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(fsm_tx[0]),
        .I3(fsm_tx[1]),
        .I4(txeq_preset_done),
        .O(\FSM_sequential_fsm_tx[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_fsm_tx[2]_i_4 
       (.I0(fsm_tx[0]),
        .I1(fsm_tx[1]),
        .O(\FSM_sequential_fsm_tx[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[0]_i_1_n_0 ),
        .Q(fsm_tx[0]),
        .S(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[1]_i_1_n_0 ),
        .Q(fsm_tx[1]),
        .R(preset_done_reg));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[2]_i_1_n_0 ),
        .Q(fsm_tx[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(gen3_reg1),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(preset_done_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_22 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[17] ),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_23 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[16] ),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_24 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[15] ),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_25 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[14] ),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_26 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_27 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[4] ),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_28 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[3] ),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_29 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[2] ),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_30 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[1] ),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_31 
       (.I0(\txeq_txcoeff_reg_n_0_[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_32 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[12] ),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_33 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[11] ),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_34 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[10] ),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_35 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[9] ),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_36 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[8] ),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_37 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[7] ),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gtp_channel.gtpe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rxeq_adapt_done_i_2
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .O(rxeq_adapt_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_scan_i_n_1),
        .Q(rxeq_adapt_done),
        .R(preset_done_reg));
  LUT3 #(
    .INIT(8'h08)) 
    rxeq_adapt_done_reg_i_2
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_control_reg2[0]),
        .I2(rxeq_control_reg2[1]),
        .O(rxeq_adapt_done_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_scan_i_n_0),
        .Q(rxeq_adapt_done_reg_reg_n_0),
        .R(preset_done_reg));
  LUT5 #(
    .INIT(32'h8888FFF8)) 
    \rxeq_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \rxeq_cnt[1]_i_1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(rxeq_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \rxeq_cnt[2]_i_1 
       (.I0(\rxeq_cnt_reg_n_0_[0] ),
        .I1(\rxeq_cnt_reg_n_0_[1] ),
        .I2(\rxeq_cnt_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(rxeq_cnt[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_cnt[2]),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_control_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(preset_done_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[0]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[2]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rxeq_fs[5]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_control_reg2[1]),
        .I2(\FSM_onehot_fsm_rx[1]_i_2_n_0 ),
        .O(\rxeq_fs[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[5]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[0]),
        .Q(\rxeq_fs_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[1]),
        .Q(\rxeq_fs_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[2]),
        .Q(\rxeq_fs_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[3]),
        .Q(\rxeq_fs_reg_n_0_[3] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[4]),
        .Q(\rxeq_fs_reg_n_0_[4] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(CLK),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[5]),
        .Q(\rxeq_fs_reg_n_0_[5] ),
        .R(preset_done_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[0]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[2]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rxeq_lf[5]_i_1 
       (.I0(\FSM_onehot_fsm_rx[1]_i_2_n_0 ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[0] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .O(\rxeq_lf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[5]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[0]),
        .Q(\rxeq_lf_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[1]),
        .Q(\rxeq_lf_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[2]),
        .Q(\rxeq_lf_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[3]),
        .Q(\rxeq_lf_reg_n_0_[3] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[4]),
        .Q(\rxeq_lf_reg_n_0_[4] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(CLK),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[5]),
        .Q(\rxeq_lf_reg_n_0_[5] ),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_lffs_reg1[5]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req_0),
        .Q(rxeq_new_txcoeff_req),
        .R(preset_done_reg));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[0]_i_1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[0] ),
        .O(\rxeq_preset[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[1]_i_1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[1] ),
        .O(\rxeq_preset[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[2]_i_1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[2] ),
        .O(\rxeq_preset[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    \rxeq_preset[2]_i_2 
       (.I0(\rxeq_preset[2]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[5] ),
        .I4(rxeq_adapt_done_reg_i_2_n_0),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .O(\rxeq_preset[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxeq_preset[2]_i_3 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\rxeq_preset[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_preset_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .Q(rxeq_preset_valid),
        .R(preset_done_reg));
  pcie_7x_0_pcie_7x_0_rxeq_scan rxeq_scan_i
       (.CLK(CLK),
        .D({rxeq_scan_i_n_2,rxeq_scan_i_n_3,rxeq_scan_i_n_4}),
        .\FSM_onehot_fsm_rx_reg[5] ({\rxeq_cnt_reg_n_0_[2] ,\rxeq_cnt_reg_n_0_[1] ,\rxeq_cnt_reg_n_0_[0] }),
        .Q({\FSM_onehot_fsm_rx_reg_n_0_[6] ,\FSM_onehot_fsm_rx_reg_n_0_[5] ,\FSM_onehot_fsm_rx_reg_n_0_[4] ,\FSM_onehot_fsm_rx_reg_n_0_[2] ,\FSM_onehot_fsm_rx_reg_n_0_[1] }),
        .adapt_done_reg_0(rxeq_scan_i_n_0),
        .\fs_reg1_reg[5]_0 ({\rxeq_fs_reg_n_0_[5] ,\rxeq_fs_reg_n_0_[4] ,\rxeq_fs_reg_n_0_[3] ,\rxeq_fs_reg_n_0_[2] ,\rxeq_fs_reg_n_0_[1] ,\rxeq_fs_reg_n_0_[0] }),
        .\lf_reg1_reg[5]_0 ({\rxeq_lf_reg_n_0_[5] ,\rxeq_lf_reg_n_0_[4] ,\rxeq_lf_reg_n_0_[3] ,\rxeq_lf_reg_n_0_[2] ,\rxeq_lf_reg_n_0_[1] ,\rxeq_lf_reg_n_0_[0] }),
        .new_txcoeff_done_reg_0(rxeq_scan_i_n_1),
        .out(rxeq_control_reg2),
        .preset_done_reg_0(preset_done_reg),
        .\preset_reg1_reg[2]_0 ({\rxeq_preset_reg_n_0_[2] ,\rxeq_preset_reg_n_0_[1] ,\rxeq_preset_reg_n_0_[0] }),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_adapt_done_reg(rxeq_adapt_done_i_2_n_0),
        .rxeq_adapt_done_reg_reg(\FSM_onehot_fsm_rx[1]_i_2_n_0 ),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_i_2_n_0),
        .rxeq_adapt_done_reg_reg_1(rxeq_adapt_done_reg_reg_n_0),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_new_txcoeff_req_0(rxeq_new_txcoeff_req_0),
        .rxeq_preset_valid(rxeq_preset_valid),
        .\txcoeff_reg1_reg[17]_0 ({in10__0,\rxeq_txcoeff_reg_n_0_[5] ,\rxeq_txcoeff_reg_n_0_[4] ,\rxeq_txcoeff_reg_n_0_[3] ,\rxeq_txcoeff_reg_n_0_[2] ,\rxeq_txcoeff_reg_n_0_[1] ,\rxeq_txcoeff_reg_n_0_[0] }),
        .\txpreset_reg1_reg[3]_0 ({\rxeq_txpreset_reg_n_0_[3] ,\rxeq_txpreset_reg_n_0_[2] ,\rxeq_txpreset_reg_n_0_[1] ,\rxeq_txpreset_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[0]_i_1 
       (.I0(in10__0[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[10]_i_1 
       (.I0(in10__0[10]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[11]_i_1 
       (.I0(in10__0[11]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[12]_i_1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[13]_i_1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[14]_i_1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[15]_i_1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[16]_i_1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[17]_i_1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[1]_i_1 
       (.I0(in10__0[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[2]_i_1 
       (.I0(in10__0[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[3]_i_1 
       (.I0(in10__0[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[4]_i_1 
       (.I0(in10__0[4]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[5]_i_1 
       (.I0(in10__0[5]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[6]_i_1 
       (.I0(in10__0[6]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[7]_i_1 
       (.I0(in10__0[7]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[8]_i_1 
       (.I0(in10__0[8]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[9]_i_1 
       (.I0(in10__0[9]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(\rxeq_txcoeff_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(in10__0[4]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(in10__0[5]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(in10__0[6]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(in10__0[7]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(in10__0[8]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(in10__0[9]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(in10__0[10]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(in10__0[11]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(\rxeq_txcoeff_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(\rxeq_txcoeff_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(\rxeq_txcoeff_reg_n_0_[3] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(\rxeq_txcoeff_reg_n_0_[4] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(\rxeq_txcoeff_reg_n_0_[5] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(in10__0[0]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(in10__0[1]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(in10__0[2]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(in10__0[3]),
        .R(preset_done_reg));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[0]_i_1 
       (.I0(rxeq_txpreset_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[1]_i_1 
       (.I0(rxeq_txpreset_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[2]_i_1 
       (.I0(rxeq_txpreset_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[2]));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    \rxeq_txpreset[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I1(\rxeq_txpreset[3]_i_3_n_0 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\rxeq_txpreset[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[3]_i_2 
       (.I0(rxeq_txpreset_reg2[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \rxeq_txpreset[3]_i_3 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[5] ),
        .O(\rxeq_txpreset[3]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_txpreset_reg1[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(\rxeq_txpreset_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(\rxeq_txpreset_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(\rxeq_txpreset_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(CLK),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(\rxeq_txpreset_reg_n_0_[3] ),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_control_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[0]),
        .S(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_deemph_reg1[5]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(preset_done_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .O(\txeq_preset[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAABAAEF)) 
    \txeq_preset[10]_i_1 
       (.I0(preset_done_reg),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(txeq_preset_reg2[2]),
        .O(\txeq_preset[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF18FF11)) 
    \txeq_preset[11]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[3]),
        .I3(preset_done_reg),
        .I4(txeq_preset_reg2[1]),
        .O(\txeq_preset[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000133A)) 
    \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(preset_done_reg),
        .O(\txeq_preset[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h42)) 
    \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[3]),
        .O(\txeq_preset[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .O(\txeq_preset[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \txeq_preset[15]_i_1 
       (.I0(preset_done_reg),
        .I1(fsm_tx[0]),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[2]),
        .O(\txeq_preset[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \txeq_preset[15]_i_2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(preset_done_reg),
        .I3(txeq_preset_reg2[3]),
        .O(\txeq_preset[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \txeq_preset[16]_i_1 
       (.I0(fsm_tx[2]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(preset_done_reg),
        .O(\txeq_preset[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \txeq_preset[16]_i_2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .O(\txeq_preset[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFCFAFA)) 
    \txeq_preset[17]_i_1 
       (.I0(txeq_preset[17]),
        .I1(\txeq_preset[17]_i_2_n_0 ),
        .I2(preset_done_reg),
        .I3(fsm_tx[0]),
        .I4(fsm_tx[1]),
        .I5(fsm_tx[2]),
        .O(\txeq_preset[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2051)) 
    \txeq_preset[17]_i_2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .O(\txeq_preset[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000140)) 
    \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(preset_done_reg),
        .O(\txeq_preset[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \txeq_preset[2]_i_1 
       (.I0(preset_done_reg),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .O(\txeq_preset[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00003424)) 
    \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(preset_done_reg),
        .O(\txeq_preset[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA3C00AAAA)) 
    \txeq_preset[7]_i_1 
       (.I0(txeq_preset[7]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(\txeq_preset[7]_i_2_n_0 ),
        .I4(\txeq_preset[15]_i_1_n_0 ),
        .I5(preset_done_reg),
        .O(\txeq_preset[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \txeq_preset[7]_i_2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .O(\txeq_preset[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF120F)) 
    \txeq_preset[8]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(preset_done_reg),
        .O(\txeq_preset[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF300D)) 
    \txeq_preset[9]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(preset_done_reg),
        .O(\txeq_preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    txeq_preset_done_i_1
       (.I0(fsm_tx[2]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .O(txeq_preset_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_done_i_1_n_0),
        .Q(txeq_preset_done),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(txeq_preset_reg1[3]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(preset_done_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[0]_i_1_n_0 ),
        .Q(txeq_preset[0]),
        .R(\txeq_preset[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[10]_i_1_n_0 ),
        .Q(txeq_preset[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[11]_i_1_n_0 ),
        .Q(txeq_preset[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[12]_i_1_n_0 ),
        .Q(txeq_preset[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[13]_i_1_n_0 ),
        .Q(txeq_preset[13]),
        .R(\txeq_preset[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[14]_i_1_n_0 ),
        .Q(txeq_preset[14]),
        .R(\txeq_preset[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[15]_i_2_n_0 ),
        .Q(txeq_preset[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[16]_i_2_n_0 ),
        .Q(txeq_preset[16]),
        .R(\txeq_preset[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txeq_preset[17]_i_1_n_0 ),
        .Q(txeq_preset[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[1]_i_1_n_0 ),
        .Q(txeq_preset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[2]_i_1_n_0 ),
        .Q(txeq_preset[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[3]_i_1_n_0 ),
        .Q(txeq_preset[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txeq_preset[7]_i_1_n_0 ),
        .Q(txeq_preset[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[8]_i_1_n_0 ),
        .Q(txeq_preset[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(CLK),
        .CE(\txeq_preset[15]_i_1_n_0 ),
        .D(\txeq_preset[9]_i_1_n_0 ),
        .Q(txeq_preset[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h45404040)) 
    \txeq_txcoeff[0]_i_1 
       (.I0(fsm_tx[2]),
        .I1(\txeq_txcoeff[0]_i_2_n_0 ),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[0]),
        .I4(\txeq_txcoeff_reg_n_0_[6] ),
        .O(\txeq_txcoeff[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[0]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[7] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[6] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[0]),
        .O(\txeq_txcoeff[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[10]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[9] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[10]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[16] ),
        .O(\txeq_txcoeff[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[10]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[17] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[16] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[10]),
        .O(\txeq_txcoeff[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[11]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[10] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[11]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[17] ),
        .O(\txeq_txcoeff[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[11]_i_2 
       (.I0(in7),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[17] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[11]),
        .O(\txeq_txcoeff[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[12]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[11] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[12]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(in7),
        .O(\txeq_txcoeff[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[12]_i_2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(in7),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[12]),
        .O(\txeq_txcoeff[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[13]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[12] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[13]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[0]),
        .O(\txeq_txcoeff[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[13]_i_2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(txeq_deemph_reg2[0]),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[13]),
        .O(\txeq_txcoeff[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[14]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[14]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[1]),
        .O(\txeq_txcoeff[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[14]_i_2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(txeq_deemph_reg2[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[14]),
        .O(\txeq_txcoeff[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[15]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[14] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[15]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[2]),
        .O(\txeq_txcoeff[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[15]_i_2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(txeq_deemph_reg2[2]),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[15]),
        .O(\txeq_txcoeff[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[16]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[15] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[16]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[3]),
        .O(\txeq_txcoeff[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[16]_i_2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(txeq_deemph_reg2[3]),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[16]),
        .O(\txeq_txcoeff[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[17]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[16] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[17]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[4]),
        .O(\txeq_txcoeff[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[17]_i_2 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(txeq_deemph_reg2[4]),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[17]),
        .O(\txeq_txcoeff[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF040FFF)) 
    \txeq_txcoeff[18]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(fsm_tx[2]),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .O(txeq_txcoeff));
  LUT6 #(
    .INIT(64'h440F440044004400)) 
    \txeq_txcoeff[18]_i_2 
       (.I0(fsm_tx[1]),
        .I1(\txeq_txcoeff_reg_n_0_[17] ),
        .I2(\txeq_txcoeff[18]_i_3_n_0 ),
        .I3(fsm_tx[2]),
        .I4(txeq_deemph_reg2[5]),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \txeq_txcoeff[18]_i_3 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(fsm_tx[1]),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .O(\txeq_txcoeff[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[1]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[0] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[1]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[7] ),
        .O(\txeq_txcoeff[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[1]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[8] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[7] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[1]),
        .O(\txeq_txcoeff[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[2]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[1] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[2]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[8] ),
        .O(\txeq_txcoeff[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[2]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[9] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[8] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[2]),
        .O(\txeq_txcoeff[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[3]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[2] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[3]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[9] ),
        .O(\txeq_txcoeff[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[3]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[10] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[9] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[3]),
        .O(\txeq_txcoeff[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[4]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[3] ),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[4]_i_2_n_0 ),
        .O(\txeq_txcoeff[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \txeq_txcoeff[4]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[11] ),
        .I1(\txeq_txcoeff_reg_n_0_[10] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(fsm_tx[1]),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[5]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[4] ),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[5]_i_2_n_0 ),
        .O(\txeq_txcoeff[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \txeq_txcoeff[5]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[12] ),
        .I1(\txeq_txcoeff_reg_n_0_[11] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(fsm_tx[1]),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[6]_i_1 
       (.I0(in10),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[6]_i_2_n_0 ),
        .O(\txeq_txcoeff[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0A0A020A0A0)) 
    \txeq_txcoeff[6]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[12] ),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I5(\txeq_txcoeff_reg_n_0_[13] ),
        .O(\txeq_txcoeff[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[7]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[7]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[13] ),
        .O(\txeq_txcoeff[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[7]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[14] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[13] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[7]),
        .O(\txeq_txcoeff[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[8]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[7] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[8]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[14] ),
        .O(\txeq_txcoeff[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[8]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[15] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[14] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[8]),
        .O(\txeq_txcoeff[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[9]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[8] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[9]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[15] ),
        .O(\txeq_txcoeff[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \txeq_txcoeff[9]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[16] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_reg_n_0_[15] ),
        .I4(fsm_tx[0]),
        .I5(txeq_preset[9]),
        .O(\txeq_txcoeff[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000004000F000400)) 
    \txeq_txcoeff_cnt[0]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(fsm_tx[2]),
        .I3(fsm_tx[0]),
        .I4(fsm_tx[1]),
        .I5(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00006000)) 
    \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(fsm_tx[0]),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[2]),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[0]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[10]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[10] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[11]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[11] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[12]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[12] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[13]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[14]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[14] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[15]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[15] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[16]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[16] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[17]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[17] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[18]_i_2_n_0 ),
        .Q(in7),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[1]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[1] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[2]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[2] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[3]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[3] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[4]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[4] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[5]_i_1_n_0 ),
        .Q(in10),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[6]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[7]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[7] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[8]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[8] ),
        .R(preset_done_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(CLK),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[9]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[9] ),
        .R(preset_done_reg));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pipe_sync" *) 
module pcie_7x_0_pcie_7x_0_pipe_sync
   (out,
    txphaligndone_reg3_reg_0,
    txphinitdone_reg2_reg_0,
    txphinitdone_reg3_reg_0,
    pipe_sync_fsm_rx,
    txsync_done,
    sync_txdlyen,
    Q,
    rxphaligndone_s_reg2_reg_0,
    txsyncallin0,
    CLK,
    SYNC_TXSYNC_START0,
    mmcm_lock_reg1_reg_0,
    pipe_txdlysresetdone,
    SYNC_TXPHINITDONE1,
    rate_idle_reg1_reg_0,
    rxelecidle_reg1_reg_0,
    user_rxcdrlock,
    gt_txsyncdone,
    pipe_rxdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxsyncdone,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 );
  output out;
  output txphaligndone_reg3_reg_0;
  output txphinitdone_reg2_reg_0;
  output txphinitdone_reg3_reg_0;
  output [0:0]pipe_sync_fsm_rx;
  output txsync_done;
  output sync_txdlyen;
  output [5:0]Q;
  input rxphaligndone_s_reg2_reg_0;
  input txsyncallin0;
  input CLK;
  input SYNC_TXSYNC_START0;
  input mmcm_lock_reg1_reg_0;
  input [0:0]pipe_txdlysresetdone;
  input SYNC_TXPHINITDONE1;
  input [0:0]rate_idle_reg1_reg_0;
  input rxelecidle_reg1_reg_0;
  input user_rxcdrlock;
  input gt_txsyncdone;
  input [0:0]pipe_rxdlysresetdone;
  input [0:0]pipe_rxphaligndone;
  input [0:0]pipe_rxsyncdone;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ;

  wire CLK;
  wire \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ;
  wire [5:0]Q;
  wire SYNC_TXPHINITDONE1;
  wire SYNC_TXSYNC_START0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  wire gt_txsyncdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  wire mmcm_lock_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire [0:0]pipe_rxdlysresetdone;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]pipe_sync_fsm_rx;
  wire [0:0]pipe_txdlysresetdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  wire [0:0]rate_idle_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxdlysresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxdlysresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxelecidle_reg1;
  wire rxelecidle_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxelecidle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_m_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_m_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_s_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_s_reg2;
  wire rxphaligndone_s_reg2_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_donem_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_donem_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsyncdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsyncdone_reg2;
  wire sync_txdlyen;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg3;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg3;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg3;
  wire txsync_done;
  wire \txsync_fsm.txdlyen_i_1_n_0 ;
  wire \txsync_fsm.txsync_done_i_1_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg3;
  wire txsyncallin0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg3;
  wire user_rxcdrlock;

  assign out = txphaligndone_reg2;
  assign txphaligndone_reg3_reg_0 = txphaligndone_reg3;
  assign txphinitdone_reg2_reg_0 = txphinitdone_reg2;
  assign txphinitdone_reg3_reg_0 = txphinitdone_reg3;
  LUT5 #(
    .INIT(32'h1D1DFF1D)) 
    \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[5]),
        .I4(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(txsync_start_reg2),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1 
       (.I0(txdlysresetdone_reg2),
        .I1(txdlysresetdone_reg3),
        .I2(Q[2]),
        .I3(mmcm_lock_reg2),
        .I4(Q[1]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ),
        .I1(Q[3]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(Q[2]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F888888888)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1 ),
        .I3(txphinitdone_reg3),
        .I4(txphinitdone_reg2),
        .I5(Q[3]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFEAEA2A002A2A)) 
    \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1 
       (.I0(Q[5]),
        .I1(\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ),
        .I3(txphaligndone_reg3),
        .I4(txphaligndone_reg2),
        .I5(Q[4]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ),
        .Q(Q[0]),
        .S(rxphaligndone_s_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rxphaligndone_s_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(rxphaligndone_s_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(rxphaligndone_s_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(rxphaligndone_s_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(gen3_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1_reg_0),
        .Q(mmcm_lock_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_idle_reg1_reg_0),
        .Q(rate_idle_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(user_rxcdrlock),
        .Q(rxcdrlock_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rxdlysresetdone),
        .Q(rxdlysresetdone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxelecidle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxelecidle_reg1_reg_0),
        .Q(rxelecidle_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxelecidle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rxphaligndone),
        .Q(rxphaligndone_m_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxphaligndone_s_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_start_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_start_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_start_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_txdlysresetdone),
        .Q(txdlysresetdone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsyncallin0),
        .Q(txphaligndone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE1),
        .Q(txphinitdone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(rxphaligndone_s_reg2_reg_0));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \txsync_fsm.txdlyen_i_1 
       (.I0(Q[5]),
        .I1(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I2(txsync_start_reg2),
        .I3(Q[0]),
        .I4(sync_txdlyen),
        .O(\txsync_fsm.txdlyen_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txsync_fsm.txdlyen_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1_n_0 ),
        .Q(sync_txdlyen),
        .R(rxphaligndone_s_reg2_reg_0));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \txsync_fsm.txsync_done_i_1 
       (.I0(Q[5]),
        .I1(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I3(txsync_start_reg2),
        .I4(Q[0]),
        .I5(txsync_done),
        .O(\txsync_fsm.txsync_done_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txsync_fsm.txsync_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1_n_0 ),
        .Q(txsync_done),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START0),
        .Q(txsync_start_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_txsyncdone),
        .Q(txsyncdone_reg1),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(rxphaligndone_s_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(rxphaligndone_s_reg2_reg_0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pipe_user" *) 
module pcie_7x_0_pcie_7x_0_pipe_user
   (out,
    txcompliance_reg2_reg_0,
    oobclk,
    user_rxbufreset,
    user_rxpcsreset,
    user_eyescanreset,
    user_rxcdrfreqreset,
    user_rxcdrreset,
    gt_rxpmareset_i,
    user_resetovrd,
    user_resetdone,
    user_rxcdrlock,
    rate_idle_reg2_reg_0,
    reg_clock_locked_reg,
    rate_idle_reg2_reg_1,
    txcompliance_reg2_reg_1,
    txcompliance_reg2_reg_2,
    SYNC_TXPHINITDONE1,
    rxsyncallin,
    txsyncallin0,
    txelecidle_reg2_reg_0,
    rxeq_adapt_done_reg2_reg_0,
    pclk_sel_reg1_reg_0,
    CLK,
    gt_rxresetdone,
    gt_txresetdone,
    pipe_tx0_elec_idle,
    pipe_tx0_compliance,
    gt_rxcdrlock,
    SR,
    gt_rxvalid,
    D,
    pipe_rst_idle,
    rate_done_reg1_reg_0,
    rxeq_adapt_done,
    gt_rxvalid_q_reg,
    gt_rxvalid_q_reg_0,
    reg_clock_locked,
    gt_phystatus,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5] ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ,
    pipe_txphinitdone,
    pipe_rxphaligndone,
    pipe_txphaligndone);
  output out;
  output txcompliance_reg2_reg_0;
  output oobclk;
  output user_rxbufreset;
  output user_rxpcsreset;
  output user_eyescanreset;
  output user_rxcdrfreqreset;
  output user_rxcdrreset;
  output gt_rxpmareset_i;
  output user_resetovrd;
  output user_resetdone;
  output user_rxcdrlock;
  output rate_idle_reg2_reg_0;
  output reg_clock_locked_reg;
  output rate_idle_reg2_reg_1;
  output txcompliance_reg2_reg_1;
  output txcompliance_reg2_reg_2;
  output SYNC_TXPHINITDONE1;
  output rxsyncallin;
  output txsyncallin0;
  output txelecidle_reg2_reg_0;
  input rxeq_adapt_done_reg2_reg_0;
  input pclk_sel_reg1_reg_0;
  input CLK;
  input gt_rxresetdone;
  input gt_txresetdone;
  input pipe_tx0_elec_idle;
  input pipe_tx0_compliance;
  input gt_rxcdrlock;
  input [0:0]SR;
  input gt_rxvalid;
  input [0:0]D;
  input pipe_rst_idle;
  input [1:0]rate_done_reg1_reg_0;
  input rxeq_adapt_done;
  input gt_rxvalid_q_reg;
  input gt_rxvalid_q_reg_0;
  input reg_clock_locked;
  input gt_phystatus;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[5] ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  input [0:0]pipe_txphinitdone;
  input [0:0]pipe_rxphaligndone;
  input [0:0]pipe_txphaligndone;

  wire CLK;
  wire [0:0]D;
  wire \FSM_onehot_resetovrd.fsm[0]_i_1_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[0]_i_2_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[1]_i_1_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[1]_i_2_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[2]_i_1_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[3]_i_1_n_0 ;
  wire \FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ;
  wire \FSM_onehot_resetovrd.fsm_reg_n_0_[0] ;
  wire \FSM_onehot_resetovrd.fsm_reg_n_0_[1] ;
  wire \FSM_onehot_resetovrd.fsm_reg_n_0_[2] ;
  wire \FSM_onehot_resetovrd.fsm_reg_n_0_[3] ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[5] ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  wire [0:0]SR;
  wire SYNC_TXPHINITDONE1;
  wire gt_phystatus;
  wire gt_rxcdrlock;
  wire gt_rxpmareset_i;
  wire gt_rxresetdone;
  wire gt_rxvalid;
  wire gt_rxvalid_q_i_5_n_0;
  wire gt_rxvalid_q_reg;
  wire gt_rxvalid_q_reg_0;
  wire gt_txresetdone;
  wire oobclk;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_cnt[0]_i_1_n_0 ;
  wire \oobclk_div.oobclk_cnt[1]_i_1_n_0 ;
  wire \oobclk_div.oobclk_i_1_n_0 ;
  wire [3:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg1;
  wire pclk_sel_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg2;
  wire pipe_rst_idle;
  wire [0:0]pipe_rxphaligndone;
  wire pipe_tx0_compliance;
  wire pipe_tx0_elec_idle;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_done_reg1;
  wire [1:0]rate_done_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_done_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_gen3_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  wire rate_idle_reg2_reg_0;
  wire rate_idle_reg2_reg_1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_rxsync_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_rxsync_reg2;
  wire reg_clock_locked;
  wire reg_clock_locked_reg;
  wire [7:0]reset_cnt0;
  wire \resetovrd.reset[0]_i_1_n_0 ;
  wire \resetovrd.reset[1]_i_1_n_0 ;
  wire \resetovrd.reset[2]_i_1_n_0 ;
  wire \resetovrd.reset[3]_i_1_n_0 ;
  wire \resetovrd.reset[4]_i_1_n_0 ;
  wire \resetovrd.reset[5]_i_1_n_0 ;
  wire \resetovrd.reset[6]_i_1_n_0 ;
  wire \resetovrd.reset[7]_i_1_n_0 ;
  wire \resetovrd.reset[7]_i_2_n_0 ;
  wire \resetovrd.reset_cnt[1]_i_1_n_0 ;
  wire \resetovrd.reset_cnt[4]_i_1_n_0 ;
  wire \resetovrd.reset_cnt[7]_i_1_n_0 ;
  wire [7:0]\resetovrd.reset_cnt_reg ;
  wire \resetovrd.reset_reg_n_0_[7] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  wire rxeq_adapt_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_adapt_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_adapt_done_reg2;
  wire rxeq_adapt_done_reg2_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxstatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxstatus_reg2;
  wire rxsyncallin;
  wire [3:0]rxvalid_cnt_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxvalid_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxvalid_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txcompliance_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txcompliance_reg2;
  wire txcompliance_reg2_reg_1;
  wire txcompliance_reg2_reg_2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txelecidle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg2;
  wire txsyncallin0;
  wire user_eyescanreset;
  wire user_resetdone;
  wire user_resetovrd;
  wire user_rxbufreset;
  wire user_rxcdrfreqreset;
  wire user_rxcdrlock;
  wire user_rxcdrreset;
  wire user_rxdfelpmreset;
  wire user_rxpcsreset;

  assign out = txelecidle_reg2;
  assign txcompliance_reg2_reg_0 = txcompliance_reg2;
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \FSM_onehot_resetovrd.fsm[0]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_eyescanreset),
        .I2(user_rxpcsreset),
        .I3(gt_rxpmareset_i),
        .I4(\FSM_onehot_resetovrd.fsm[0]_i_2_n_0 ),
        .I5(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .O(\FSM_onehot_resetovrd.fsm[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_onehot_resetovrd.fsm[0]_i_2 
       (.I0(user_rxbufreset),
        .I1(user_rxcdrfreqreset),
        .I2(\resetovrd.reset_reg_n_0_[7] ),
        .I3(rxresetdone_reg2),
        .I4(user_rxcdrreset),
        .I5(user_rxdfelpmreset),
        .O(\FSM_onehot_resetovrd.fsm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_resetovrd.fsm[1]_i_1 
       (.I0(resetovrd_start_reg2),
        .I1(\FSM_onehot_resetovrd.fsm_reg_n_0_[1] ),
        .I2(\FSM_onehot_resetovrd.fsm[1]_i_2_n_0 ),
        .I3(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .O(\FSM_onehot_resetovrd.fsm[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_resetovrd.fsm[1]_i_2 
       (.I0(user_eyescanreset),
        .I1(user_rxpcsreset),
        .I2(gt_rxpmareset_i),
        .I3(\FSM_onehot_resetovrd.fsm[0]_i_2_n_0 ),
        .O(\FSM_onehot_resetovrd.fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_resetovrd.fsm[2]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[3] ),
        .I1(\resetovrd.reset_cnt_reg [5]),
        .I2(\resetovrd.reset_cnt_reg [4]),
        .I3(\FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ),
        .I4(\resetovrd.reset_cnt_reg [6]),
        .I5(\resetovrd.reset_cnt_reg [7]),
        .O(\FSM_onehot_resetovrd.fsm[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_resetovrd.fsm[2]_i_2 
       (.I0(\resetovrd.reset_cnt_reg [3]),
        .I1(\resetovrd.reset_cnt_reg [0]),
        .I2(\resetovrd.reset_cnt_reg [1]),
        .I3(\resetovrd.reset_cnt_reg [2]),
        .O(\FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_resetovrd.fsm[3]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ),
        .I1(\FSM_onehot_resetovrd.fsm_reg_n_0_[3] ),
        .I2(resetovrd_start_reg2),
        .I3(\FSM_onehot_resetovrd.fsm_reg_n_0_[1] ),
        .O(\FSM_onehot_resetovrd.fsm[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_resetovrd.fsm[3]_i_2 
       (.I0(\resetovrd.reset_cnt_reg [7]),
        .I1(\resetovrd.reset_cnt_reg [6]),
        .I2(\FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ),
        .I3(\resetovrd.reset_cnt_reg [4]),
        .I4(\resetovrd.reset_cnt_reg [5]),
        .O(\FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_resetovrd.fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_resetovrd.fsm[0]_i_1_n_0 ),
        .Q(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_resetovrd.fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_resetovrd.fsm[1]_i_1_n_0 ),
        .Q(\FSM_onehot_resetovrd.fsm_reg_n_0_[1] ),
        .S(rxeq_adapt_done_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_resetovrd.fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_resetovrd.fsm[2]_i_1_n_0 ),
        .Q(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_RESETOVRD:1000,FSM_RESET_INIT:0100,FSM_RESET:0001,FSM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_resetovrd.fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_resetovrd.fsm[3]_i_1_n_0 ),
        .Q(\FSM_onehot_resetovrd.fsm_reg_n_0_[3] ),
        .R(rxeq_adapt_done_reg2_reg_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[4] ),
        .I3(\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ),
        .O(txcompliance_reg2_reg_1));
  LUT4 #(
    .INIT(16'h7077)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_2 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[5] ),
        .I3(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ),
        .O(txcompliance_reg2_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txelecidle_reg2_reg_0));
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    gt_rx_phy_status_q_i_1
       (.I0(rate_idle_reg2),
        .I1(rate_rxsync_reg2),
        .I2(gt_phystatus),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(rate_idle_reg2_reg_1));
  LUT6 #(
    .INIT(64'hBFFFBFFFFFFFBFFF)) 
    gt_rxvalid_q_i_2
       (.I0(gt_rxvalid_q_i_5_n_0),
        .I1(gt_rxvalid),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .I4(gt_rxvalid_q_reg),
        .I5(gt_rxvalid_q_reg_0),
        .O(rate_idle_reg2_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    gt_rxvalid_q_i_5
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[0]),
        .I2(rxvalid_cnt_reg[1]),
        .I3(rxvalid_cnt_reg[2]),
        .O(gt_rxvalid_q_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gtp_channel.gtpe2_channel_i_i_3 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[1] ),
        .O(user_resetovrd));
  LUT3 #(
    .INIT(8'hEA)) 
    \gtp_channel.gtpe2_channel_i_i_4 
       (.I0(pipe_rxphaligndone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(rxsyncallin));
  LUT3 #(
    .INIT(8'hEA)) 
    \gtp_channel.gtpe2_channel_i_i_5 
       (.I0(pipe_txphaligndone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(txsyncallin0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(\oobclk_div.oobclk_cnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_cnt[0]_i_1_n_0 ),
        .Q(oobclk_cnt[0]),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_cnt[1]_i_1_n_0 ),
        .Q(oobclk_cnt[1]),
        .R(rxeq_adapt_done_reg2_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\oobclk_div.oobclk_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_i_1_n_0 ),
        .Q(oobclk),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE pclk_sel_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_reg1_reg_0),
        .Q(pclk_sel_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE pclk_sel_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    phy_rdy_n_int_i_1
       (.I0(reg_clock_locked),
        .I1(rst_idle_reg2),
        .O(reg_clock_locked_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_done_reg1_reg_0[1]),
        .Q(rate_done_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_gen3_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_gen3_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_gen3_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_done_reg1_reg_0[0]),
        .Q(rate_idle_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_rxsync_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[0]_i_1 
       (.I0(rxresetdone_reg2),
        .I1(txresetdone_reg2),
        .O(user_resetdone));
  LUT5 #(
    .INIT(32'h0F0B0F00)) 
    \resetovrd.reset[0]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ),
        .I1(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .I2(rxeq_adapt_done_reg2_reg_0),
        .I3(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I4(gt_rxpmareset_i),
        .O(\resetovrd.reset[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[1]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(gt_rxpmareset_i),
        .O(\resetovrd.reset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[2]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_rxcdrreset),
        .O(\resetovrd.reset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[3]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_rxcdrfreqreset),
        .O(\resetovrd.reset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[4]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_rxdfelpmreset),
        .O(\resetovrd.reset[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[5]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_eyescanreset),
        .O(\resetovrd.reset[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[6]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_rxpcsreset),
        .O(\resetovrd.reset[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \resetovrd.reset[7]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ),
        .I1(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .I2(rxeq_adapt_done_reg2_reg_0),
        .I3(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .O(\resetovrd.reset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \resetovrd.reset[7]_i_2 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[2] ),
        .I1(user_rxbufreset),
        .O(\resetovrd.reset[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \resetovrd.reset_cnt[0]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [0]),
        .O(reset_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \resetovrd.reset_cnt[1]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [0]),
        .I1(\resetovrd.reset_cnt_reg [1]),
        .O(\resetovrd.reset_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \resetovrd.reset_cnt[2]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [0]),
        .I1(\resetovrd.reset_cnt_reg [1]),
        .I2(\resetovrd.reset_cnt_reg [2]),
        .O(reset_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \resetovrd.reset_cnt[3]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [2]),
        .I1(\resetovrd.reset_cnt_reg [1]),
        .I2(\resetovrd.reset_cnt_reg [0]),
        .I3(\resetovrd.reset_cnt_reg [3]),
        .O(reset_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \resetovrd.reset_cnt[4]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [4]),
        .I1(\resetovrd.reset_cnt_reg [2]),
        .I2(\resetovrd.reset_cnt_reg [1]),
        .I3(\resetovrd.reset_cnt_reg [0]),
        .I4(\resetovrd.reset_cnt_reg [3]),
        .O(\resetovrd.reset_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \resetovrd.reset_cnt[5]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [5]),
        .I1(\resetovrd.reset_cnt_reg [3]),
        .I2(\resetovrd.reset_cnt_reg [0]),
        .I3(\resetovrd.reset_cnt_reg [1]),
        .I4(\resetovrd.reset_cnt_reg [2]),
        .I5(\resetovrd.reset_cnt_reg [4]),
        .O(reset_cnt0[5]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \resetovrd.reset_cnt[6]_i_1 
       (.I0(\resetovrd.reset_cnt_reg [6]),
        .I1(\resetovrd.reset_cnt_reg [5]),
        .I2(\resetovrd.reset_cnt_reg [4]),
        .I3(\FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ),
        .O(reset_cnt0[6]));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \resetovrd.reset_cnt[7]_i_1 
       (.I0(\FSM_onehot_resetovrd.fsm_reg_n_0_[0] ),
        .I1(\FSM_onehot_resetovrd.fsm_reg_n_0_[3] ),
        .I2(rxeq_adapt_done_reg2_reg_0),
        .I3(\FSM_onehot_resetovrd.fsm[3]_i_2_n_0 ),
        .O(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \resetovrd.reset_cnt[7]_i_2 
       (.I0(\resetovrd.reset_cnt_reg [7]),
        .I1(\resetovrd.reset_cnt_reg [6]),
        .I2(\FSM_onehot_resetovrd.fsm[2]_i_2_n_0 ),
        .I3(\resetovrd.reset_cnt_reg [4]),
        .I4(\resetovrd.reset_cnt_reg [5]),
        .O(reset_cnt0[7]));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[0]),
        .Q(\resetovrd.reset_cnt_reg [0]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\resetovrd.reset_cnt[1]_i_1_n_0 ),
        .Q(\resetovrd.reset_cnt_reg [1]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[2]),
        .Q(\resetovrd.reset_cnt_reg [2]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[3]),
        .Q(\resetovrd.reset_cnt_reg [3]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\resetovrd.reset_cnt[4]_i_1_n_0 ),
        .Q(\resetovrd.reset_cnt_reg [4]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[5]),
        .Q(\resetovrd.reset_cnt_reg [5]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \resetovrd.reset_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[6]),
        .Q(\resetovrd.reset_cnt_reg [6]),
        .S(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(reset_cnt0[7]),
        .Q(\resetovrd.reset_cnt_reg [7]),
        .R(\resetovrd.reset_cnt[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\resetovrd.reset[0]_i_1_n_0 ),
        .Q(gt_rxpmareset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[1] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[1]_i_1_n_0 ),
        .Q(user_rxcdrreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[2] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[2]_i_1_n_0 ),
        .Q(user_rxcdrfreqreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[3] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[3]_i_1_n_0 ),
        .Q(user_rxdfelpmreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[4] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[4]_i_1_n_0 ),
        .Q(user_eyescanreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[5] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[5]_i_1_n_0 ),
        .Q(user_rxpcsreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[6] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[6]_i_1_n_0 ),
        .Q(user_rxbufreset),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \resetovrd.reset_reg[7] 
       (.C(CLK),
        .CE(\resetovrd.reset[7]_i_1_n_0 ),
        .D(\resetovrd.reset[7]_i_2_n_0 ),
        .Q(\resetovrd.reset_reg_n_0_[7] ),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(resetovrd_start_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_rst_idle),
        .Q(rst_idle_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[2]),
        .I2(rxcdrlock_cnt_reg[0]),
        .I3(rxcdrlock_cnt_reg[1]),
        .I4(rxcdrlock_cnt_reg[3]),
        .O(p_0_in__1[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[0]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[2]),
        .I4(rxcdrlock_cnt_reg[3]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hBCCC0000)) 
    \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg[3]),
        .I1(rxcdrlock_cnt_reg[2]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__1[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[3]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_cnt_reg[2]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(rxcdrlock_cnt_reg[0]),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(rxcdrlock_cnt_reg[1]),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(rxcdrlock_cnt_reg[2]),
        .R(rxeq_adapt_done_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(rxcdrlock_cnt_reg[3]),
        .R(rxeq_adapt_done_reg2_reg_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[0]_i_1 
       (.I0(gt_rxcdrlock),
        .I1(rxcdrlock_cnt_reg[3]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_cnt_reg[2]),
        .O(user_rxcdrlock));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rxcdrlock),
        .Q(rxcdrlock_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_adapt_done),
        .Q(rxeq_adapt_done_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rxresetdone),
        .Q(rxresetdone_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxstatus_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(rxstatus_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxstatus_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(SR));
  LUT6 #(
    .INIT(64'h8080000000FF0000)) 
    \rxvalid_cnt[0]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[1]),
        .I2(rxvalid_cnt_reg[2]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg[0]),
        .O(p_0_in__2[0]));
  LUT6 #(
    .INIT(64'h808000F000F00000)) 
    \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg[1]),
        .I5(rxvalid_cnt_reg[0]),
        .O(p_0_in__2[1]));
  LUT6 #(
    .INIT(64'h80000000BFC00000)) 
    \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[0]),
        .I2(rxvalid_cnt_reg[1]),
        .I3(rxvalid_cnt_reg[2]),
        .I4(rxvalid_reg2),
        .I5(rxstatus_reg2),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hC440404040404040)) 
    \rxvalid_cnt[3]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg[3]),
        .I3(rxvalid_cnt_reg[0]),
        .I4(rxvalid_cnt_reg[1]),
        .I5(rxvalid_cnt_reg[2]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(rxvalid_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(rxvalid_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(rxvalid_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(rxvalid_cnt_reg[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxvalid_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_rxvalid),
        .Q(rxvalid_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxvalid_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txcompliance_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx0_compliance),
        .Q(txcompliance_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txcompliance_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txelecidle_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pipe_tx0_elec_idle),
        .Q(txelecidle_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txelecidle_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    txphinitdone_reg1_i_1
       (.I0(pipe_txphinitdone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(SYNC_TXPHINITDONE1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gt_txresetdone),
        .Q(txresetdone_reg1),
        .R(rxeq_adapt_done_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(rxeq_adapt_done_reg2_reg_0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_pipe_wrapper" *) 
module pcie_7x_0_pcie_7x_0_pipe_wrapper
   (pipe_txoutclk_out,
    pclk_sel_reg,
    CLK,
    mmcm_i,
    mmcm_i_i_1,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rx0_chanisaligned,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    \resetovrd.reset_reg[4] ,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    D,
    \resetovrd.reset_reg[4]_0 ,
    \resetovrd.reset_reg[4]_1 ,
    pipe_rxdisperr,
    pipe_rxnotintable,
    Q,
    pclk_sel_reg_0,
    SR,
    \FSM_onehot_fsm_reg[4] ,
    pllreset_reg,
    pipe_rst_idle,
    pipe_sync_fsm_rx,
    mmcm_i_0,
    \fsm_reg[3] ,
    \fsm_reg[2] ,
    rate_idle_reg2_reg,
    gt_rxvalid_q_reg,
    reg_clock_locked_reg,
    pipe_rst_fsm,
    rate_idle_reg2_reg_0,
    \FSM_onehot_fsm_reg[7] ,
    gt_ch_drp_rdy,
    pipe_qrst_fsm,
    pci_exp_rxn,
    pci_exp_rxp,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    pipe_tx_deemph,
    pipe_tx_rcvr_det,
    pipe_tx0_elec_idle,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx0_powerdown,
    pipe_loopback,
    pipe_rxprbssel,
    pipe_tx_margin,
    pipe_txprbssel,
    pipe_tx0_data,
    pipe_tx0_compliance,
    pipe_tx0_char_is_k,
    sys_clk,
    int_pclk_sel_slave,
    qpll_qplllock,
    qpll_drp_done,
    sys_rst,
    pipe_mmcm_rst_n,
    \gt_rx_status_q_reg[0] ,
    \gt_rx_status_q_reg[2] ,
    reg_clock_locked,
    \rate_reg1_reg[1] ,
    \rate_in_reg1_reg[1] ,
    ext_ch_gt_drpen,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe);
  output pipe_txoutclk_out;
  output pclk_sel_reg;
  output CLK;
  output mmcm_i;
  output mmcm_i_i_1;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output pipe_rx0_chanisaligned;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output \resetovrd.reset_reg[4] ;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output [0:0]pipe_rxsyncdone;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]D;
  output [15:0]\resetovrd.reset_reg[4]_0 ;
  output [1:0]\resetovrd.reset_reg[4]_1 ;
  output [3:0]pipe_rxdisperr;
  output [3:0]pipe_rxnotintable;
  output [5:0]Q;
  output pclk_sel_reg_0;
  output [0:0]SR;
  output [0:0]\FSM_onehot_fsm_reg[4] ;
  output [0:0]pllreset_reg;
  output pipe_rst_idle;
  output [0:0]pipe_sync_fsm_rx;
  output mmcm_i_0;
  output [3:0]\fsm_reg[3] ;
  output [2:0]\fsm_reg[2] ;
  output rate_idle_reg2_reg;
  output [2:0]gt_rxvalid_q_reg;
  output reg_clock_locked_reg;
  output [3:0]pipe_rst_fsm;
  output rate_idle_reg2_reg_0;
  output [1:0]\FSM_onehot_fsm_reg[7] ;
  output [0:0]gt_ch_drp_rdy;
  output [3:0]pipe_qrst_fsm;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input [0:0]qpll_qplloutclk;
  input [0:0]qpll_qplloutrefclk;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input pipe_tx_deemph;
  input pipe_tx_rcvr_det;
  input pipe_tx0_elec_idle;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input [1:0]pipe_tx0_powerdown;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]pipe_tx_margin;
  input [2:0]pipe_txprbssel;
  input [15:0]pipe_tx0_data;
  input pipe_tx0_compliance;
  input [1:0]pipe_tx0_char_is_k;
  input sys_clk;
  input [0:0]int_pclk_sel_slave;
  input [0:0]qpll_qplllock;
  input [0:0]qpll_drp_done;
  input sys_rst;
  input pipe_mmcm_rst_n;
  input \gt_rx_status_q_reg[0] ;
  input \gt_rx_status_q_reg[2] ;
  input reg_clock_locked;
  input [1:0]\rate_reg1_reg[1] ;
  input [1:0]\rate_in_reg1_reg[1] ;
  input [0:0]ext_ch_gt_drpen;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;

  wire CLK;
  wire [2:0]D;
  wire DRP_START0;
  wire DRP_X160;
  wire [0:0]\FSM_onehot_fsm_reg[4] ;
  wire [1:0]\FSM_onehot_fsm_reg[7] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire SYNC_TXPHINITDONE1;
  wire SYNC_TXSYNC_START0;
  wire done;
  wire [8:0]drp_mux_addr;
  wire [15:0]drp_mux_di;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [6:0]eq_txeq_maincursor;
  wire [4:0]eq_txeq_postcursor;
  wire [4:0]eq_txeq_precursor;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [2:0]\fsm_reg[2] ;
  wire [3:0]\fsm_reg[3] ;
  wire [0:0]gt_ch_drp_rdy;
  wire gt_cpllpdrefclk;
  wire gt_phystatus;
  wire \gt_rx_status_q_reg[0] ;
  wire \gt_rx_status_q_reg[2] ;
  wire gt_rxcdrlock;
  wire gt_rxpmareset_i;
  wire gt_rxratedone;
  wire gt_rxresetdone;
  wire gt_rxvalid;
  wire [2:0]gt_rxvalid_q_reg;
  wire gt_txratedone;
  wire gt_txresetdone;
  wire gt_txsyncdone;
  wire \gtp_pipe_reset.gtp_pipe_reset_i_n_0 ;
  wire [0:0]int_pclk_sel_slave;
  wire mmcm_i;
  wire mmcm_i_0;
  wire mmcm_i_i_1;
  wire oobclk;
  wire p_0_in0_in;
  wire p_0_in4_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire p_1_in5_in;
  wire p_1_in_0;
  wire p_3_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pclk_sel_reg;
  wire pclk_sel_reg_0;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire \pipe_lane[0].pipe_sync_i_n_1 ;
  wire \pipe_lane[0].pipe_sync_i_n_3 ;
  wire \pipe_lane[0].pipe_user_i_n_15 ;
  wire \pipe_lane[0].pipe_user_i_n_16 ;
  wire \pipe_lane[0].pipe_user_i_n_20 ;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_rst_n;
  wire [3:0]pipe_qrst_fsm;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire pipe_rx0_chanisaligned;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [3:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [3:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]pipe_sync_fsm_rx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [15:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire pipe_tx_rcvr_det;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire [0:0]pllreset_reg;
  wire [0:0]qpll_drp_done;
  wire [0:0]qpll_qplllock;
  wire [0:0]qpll_qplloutclk;
  wire [0:0]qpll_qplloutrefclk;
  wire rate_done;
  wire rate_idle_reg2_reg;
  wire rate_idle_reg2_reg_0;
  wire [1:0]\rate_in_reg1_reg[1] ;
  wire [0:0]rate_rate_0;
  wire [1:0]\rate_reg1_reg[1] ;
  wire reg_clock_locked;
  wire reg_clock_locked_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire reset_n_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire reset_n_reg2;
  wire \resetovrd.reset_reg[4] ;
  wire [15:0]\resetovrd.reset_reg[4]_0 ;
  wire [1:0]\resetovrd.reset_reg[4]_1 ;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxeq_adapt_done;
  wire rxsyncallin;
  wire rxusrclk_rst_reg2;
  wire sync_txdlyen;
  wire sys_clk;
  wire sys_rst;
  wire txsync_done;
  wire txsyncallin0;
  wire user_eyescanreset;
  wire user_resetdone;
  wire user_resetovrd;
  wire user_rxbufreset;
  wire user_rxcdrfreqreset;
  wire user_rxcdrlock;
  wire user_rxcdrreset;
  wire user_rxpcsreset;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpllpd_refclk_inst
       (.I(sys_clk),
        .O(gt_cpllpdrefclk));
  pcie_7x_0_pcie_7x_0_gtp_pipe_reset \gtp_pipe_reset.gtp_pipe_reset_i 
       (.CLK(pclk_sel_reg),
        .Q({p_0_in0_in,\FSM_onehot_fsm_reg[4] }),
        .SR(SR),
        .SYNC_TXSYNC_START0(SYNC_TXSYNC_START0),
        .dclk_rst_reg1_reg_0(CLK),
        .done(done),
        .gt_phystatus(gt_phystatus),
        .mmcm_lock_reg1_reg_0(mmcm_i_i_1),
        .out(reset_n_reg2),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rst_idle(pipe_rst_idle),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pllreset_reg_0(pllreset_reg),
        .qpll_qplllock(qpll_qplllock),
        .reset_n_reg2_reg(\gtp_pipe_reset.gtp_pipe_reset_i_n_0 ),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxusrclk_rst_reg2_reg_0(rxusrclk_rst_reg2),
        .txsync_done(txsync_done),
        .user_resetdone(user_resetdone),
        .user_rxcdrlock(user_rxcdrlock));
  pcie_7x_0_pcie_7x_0_pipe_clock \pipe_clock_int.pipe_clock_i 
       (.CLK(pclk_sel_reg),
        .int_pclk_sel_slave(int_pclk_sel_slave),
        .mmcm_i_0(CLK),
        .mmcm_i_1(mmcm_i),
        .mmcm_i_2(mmcm_i_0),
        .mmcm_i_i_1_0(mmcm_i_i_1),
        .\pclk_sel_reg1_reg[0]_0 (pclk_sel_reg_0),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_txoutclk_out(pipe_txoutclk_out));
  pcie_7x_0_pcie_7x_0_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.CLK(CLK),
        .D(D),
        .DRPADDR(drp_mux_addr),
        .DRPDI(drp_mux_di),
        .Q(Q[4:2]),
        .RXRATE(rate_rate_0),
        .TXMAINCURSOR(eq_txeq_maincursor),
        .TXPOSTCURSOR(eq_txeq_postcursor),
        .TXPRECURSOR(eq_txeq_precursor),
        .drp_mux_en(drp_mux_en),
        .drp_mux_we(drp_mux_we),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .gt_phystatus(gt_phystatus),
        .\gt_rx_status_q_reg[0] (\gt_rx_status_q_reg[0] ),
        .\gt_rx_status_q_reg[2] (\gt_rx_status_q_reg[2] ),
        .gt_rxcdrlock(gt_rxcdrlock),
        .gt_rxpmareset_i(gt_rxpmareset_i),
        .gt_rxratedone(gt_rxratedone),
        .gt_rxresetdone(gt_rxresetdone),
        .gt_rxvalid(gt_rxvalid),
        .gt_rxvalid_q_reg(gt_rxvalid_q_reg),
        .gt_txratedone(gt_txratedone),
        .gt_txresetdone(gt_txresetdone),
        .gt_txsyncdone(gt_txsyncdone),
        .oobclk(oobclk),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_rx0_chanisaligned(pipe_rx0_chanisaligned),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_tx0_char_is_k(pipe_tx0_char_is_k),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_data(pipe_tx0_data),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_powerdown(pipe_tx0_powerdown),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_margin(pipe_tx_margin),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .qpll_qplloutclk(qpll_qplloutclk),
        .qpll_qplloutrefclk(qpll_qplloutrefclk),
        .rdy_reg1_reg(pclk_sel_reg),
        .\resetovrd.reset_reg[4] (\resetovrd.reset_reg[4] ),
        .\resetovrd.reset_reg[4]_0 (\resetovrd.reset_reg[4]_0 ),
        .\resetovrd.reset_reg[4]_1 (\resetovrd.reset_reg[4]_1 ),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sync_txdlyen(sync_txdlyen),
        .txsyncallin0(txsyncallin0),
        .user_eyescanreset(user_eyescanreset),
        .user_resetovrd(user_resetovrd),
        .user_rxbufreset(user_rxbufreset),
        .user_rxcdrfreqreset(user_rxcdrfreqreset),
        .user_rxcdrreset(user_rxcdrreset),
        .user_rxpcsreset(user_rxpcsreset));
  pcie_7x_0_pcie_7x_0_gtp_pipe_drp \pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i 
       (.CLK(CLK),
        .DRPADDR(drp_mux_addr),
        .DRPDI(drp_mux_di),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .Q(\fsm_reg[2] ),
        .SR(SR),
        .done(done),
        .drp_mux_en(drp_mux_en),
        .drp_mux_we(drp_mux_we),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .gt_ch_drp_rdy(gt_ch_drp_rdy));
  pcie_7x_0_pcie_7x_0_gtp_pipe_rate \pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i 
       (.CLK(pclk_sel_reg),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .\FSM_onehot_fsm_reg[7]_0 ({p_0_in0_in,rate_done,\FSM_onehot_fsm_reg[4] }),
        .Q(\fsm_reg[3] ),
        .RXRATE(rate_rate_0),
        .done(done),
        .\fsm_reg[0]_0 (pllreset_reg),
        .gt_phystatus(gt_phystatus),
        .gt_rxratedone(gt_rxratedone),
        .gt_txratedone(gt_txratedone),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .pclk_sel_reg_0(pclk_sel_reg_0),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .\rate_in_reg1_reg[1]_0 (\rate_in_reg1_reg[1] ),
        .txsync_done(txsync_done));
  pcie_7x_0_pcie_7x_0_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.CLK(pclk_sel_reg),
        .TXMAINCURSOR(eq_txeq_maincursor),
        .TXPOSTCURSOR(eq_txeq_postcursor),
        .TXPRECURSOR(eq_txeq_precursor),
        .preset_done_reg(pllreset_reg),
        .rxeq_adapt_done(rxeq_adapt_done));
  pcie_7x_0_pcie_7x_0_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.CLK(pclk_sel_reg),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[0].pipe_user_i_n_15 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 (\pipe_lane[0].pipe_user_i_n_16 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_1 (\pipe_lane[0].pipe_user_i_n_20 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 (p_0_in4_in),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 (p_1_in5_in),
        .Q(Q),
        .SYNC_TXPHINITDONE1(SYNC_TXPHINITDONE1),
        .SYNC_TXSYNC_START0(SYNC_TXSYNC_START0),
        .gt_txsyncdone(gt_txsyncdone),
        .mmcm_lock_reg1_reg_0(mmcm_i_i_1),
        .out(p_1_in_0),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .rate_idle_reg1_reg_0(\FSM_onehot_fsm_reg[4] ),
        .rxelecidle_reg1_reg_0(\resetovrd.reset_reg[4] ),
        .rxphaligndone_s_reg2_reg_0(pllreset_reg),
        .sync_txdlyen(sync_txdlyen),
        .txphaligndone_reg3_reg_0(\pipe_lane[0].pipe_sync_i_n_1 ),
        .txphinitdone_reg2_reg_0(p_1_in0_in),
        .txphinitdone_reg3_reg_0(\pipe_lane[0].pipe_sync_i_n_3 ),
        .txsync_done(txsync_done),
        .txsyncallin0(txsyncallin0),
        .user_rxcdrlock(user_rxcdrlock));
  pcie_7x_0_pcie_7x_0_pipe_user \pipe_lane[0].pipe_user_i 
       (.CLK(pclk_sel_reg),
        .D(D[2]),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[4] (\pipe_lane[0].pipe_sync_i_n_3 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 (p_1_in0_in),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[5] (\pipe_lane[0].pipe_sync_i_n_1 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 (p_1_in_0),
        .SR(rxusrclk_rst_reg2),
        .SYNC_TXPHINITDONE1(SYNC_TXPHINITDONE1),
        .gt_phystatus(gt_phystatus),
        .gt_rxcdrlock(gt_rxcdrlock),
        .gt_rxpmareset_i(gt_rxpmareset_i),
        .gt_rxresetdone(gt_rxresetdone),
        .gt_rxvalid(gt_rxvalid),
        .gt_rxvalid_q_reg(\resetovrd.reset_reg[4] ),
        .gt_rxvalid_q_reg_0(\gt_rx_status_q_reg[0] ),
        .gt_txresetdone(gt_txresetdone),
        .oobclk(oobclk),
        .out(p_1_in5_in),
        .pclk_sel_reg1_reg_0(pclk_sel_reg_0),
        .pipe_rst_idle(pipe_rst_idle),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_tx0_compliance(pipe_tx0_compliance),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .rate_done_reg1_reg_0({rate_done,\FSM_onehot_fsm_reg[4] }),
        .rate_idle_reg2_reg_0(rate_idle_reg2_reg),
        .rate_idle_reg2_reg_1(rate_idle_reg2_reg_0),
        .reg_clock_locked(reg_clock_locked),
        .reg_clock_locked_reg(reg_clock_locked_reg),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_adapt_done_reg2_reg_0(pllreset_reg),
        .rxsyncallin(rxsyncallin),
        .txcompliance_reg2_reg_0(p_0_in4_in),
        .txcompliance_reg2_reg_1(\pipe_lane[0].pipe_user_i_n_15 ),
        .txcompliance_reg2_reg_2(\pipe_lane[0].pipe_user_i_n_16 ),
        .txelecidle_reg2_reg_0(\pipe_lane[0].pipe_user_i_n_20 ),
        .txsyncallin0(txsyncallin0),
        .user_eyescanreset(user_eyescanreset),
        .user_resetdone(user_resetdone),
        .user_resetovrd(user_resetovrd),
        .user_rxbufreset(user_rxbufreset),
        .user_rxcdrfreqreset(user_rxcdrfreqreset),
        .user_rxcdrlock(user_rxcdrlock),
        .user_rxcdrreset(user_rxcdrreset),
        .user_rxpcsreset(user_rxpcsreset));
  pcie_7x_0_pcie_7x_0_qpll_reset \qpll_reset.qpll_reset_i 
       (.CLK(pclk_sel_reg),
        .\FSM_onehot_fsm_reg[7]_0 (\FSM_onehot_fsm_reg[7] ),
        .mmcm_lock_reg1_reg_0(\gtp_pipe_reset.gtp_pipe_reset_i_n_0 ),
        .mmcm_lock_reg1_reg_1(mmcm_i_i_1),
        .pipe_qrst_fsm(pipe_qrst_fsm),
        .qpll_drp_done(qpll_drp_done),
        .qpll_qplllock(qpll_qplllock),
        .\rate_reg1_reg[1]_0 (\rate_reg1_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE reset_n_reg1_reg
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(1'b1),
        .Q(reset_n_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE reset_n_reg2_reg
       (.C(pclk_sel_reg),
        .CE(1'b1),
        .CLR(sys_rst),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_qpll_reset" *) 
module pcie_7x_0_pcie_7x_0_qpll_reset
   (\FSM_onehot_fsm_reg[7]_0 ,
    pipe_qrst_fsm,
    mmcm_lock_reg1_reg_0,
    CLK,
    qpll_drp_done,
    qpll_qplllock,
    mmcm_lock_reg1_reg_1,
    \rate_reg1_reg[1]_0 );
  output [1:0]\FSM_onehot_fsm_reg[7]_0 ;
  output [3:0]pipe_qrst_fsm;
  input mmcm_lock_reg1_reg_0;
  input CLK;
  input [0:0]qpll_drp_done;
  input [0:0]qpll_qplllock;
  input mmcm_lock_reg1_reg_1;
  input [1:0]\rate_reg1_reg[1]_0 ;

  wire CLK;
  wire \FSM_onehot_fsm[0]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1_n_0 ;
  wire [1:0]\FSM_onehot_fsm_reg[7]_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[3] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_onehot_fsm_reg_n_0_[6] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  wire mmcm_lock_reg1_reg_0;
  wire mmcm_lock_reg1_reg_1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire [3:0]pipe_qrst_fsm;
  wire [0:0]qpll_drp_done;
  wire [0:0]qpll_qplllock;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllpd_in_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllpd_in_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllreset_in_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllreset_in_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg1;
  wire [1:0]\rate_reg1_reg[1]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg2;

  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[0]_i_1__1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(qplllock_reg2),
        .I2(cplllock_reg2),
        .O(\FSM_onehot_fsm[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0044)) 
    \FSM_onehot_fsm[1]_i_1 
       (.I0(qplllock_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(mmcm_lock_reg2),
        .I3(cplllock_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \FSM_onehot_fsm[2]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(cplllock_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(drp_done_reg2),
        .I4(\FSM_onehot_fsm_reg[7]_0 [0]),
        .O(\FSM_onehot_fsm[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \FSM_onehot_fsm[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg[7]_0 [0]),
        .I1(drp_done_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_fsm[4]_i_1 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(qplllock_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[5]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(qplllock_reg2),
        .O(\FSM_onehot_fsm[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_fsm[7]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_reg[7]_0 [1]),
        .O(\FSM_onehot_fsm[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[7]_0 [0]),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg_n_0_[5] ),
        .Q(\FSM_onehot_fsm_reg_n_0_[6] ),
        .R(mmcm_lock_reg1_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:00000010,FSM_DRP_START_NOM:00000100,FSM_WAIT_LOCK:00000001,FSM_QPLL_PD:01000000,FSM_QPLL_PDRESET:00100000,FSM_QPLLLOCK2:1010,FSM_IDLE:10000000,FSM_DRP_START_OPT:0111,FSM_QPLL_RESET:1001,FSM_QPLLLOCK:00010000,FSM_DRP_DONE_OPT:1000,FSM_DRP_DONE_NOM:00001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[7]_0 [1]),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \cplllock_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(cplllock_reg1),
        .S(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \cplllock_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .S(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(qpll_drp_done),
        .Q(drp_done_reg1),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1_reg_1),
        .Q(mmcm_lock_reg1),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(mmcm_lock_reg1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_qrst_fsm[0]_INST_0 
       (.I0(\FSM_onehot_fsm_reg[7]_0 [1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(pipe_qrst_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_qrst_fsm[1]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(pipe_qrst_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_qrst_fsm[2]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_reg[7]_0 [0]),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(pipe_qrst_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_qrst_fsm[3]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .O(pipe_qrst_fsm[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qplllock_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(qpll_qplllock),
        .Q(qplllock_reg1),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qplllock_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qpllpd_in_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(qpllpd_in_reg1),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qpllpd_in_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(qpllpd_in_reg1),
        .Q(qpllpd_in_reg2),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \qpllreset_in_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(qpllreset_in_reg1),
        .S(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \qpllreset_in_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(qpllreset_in_reg1),
        .Q(qpllreset_in_reg2),
        .S(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rate_reg1_reg[1]_0 [0]),
        .Q(rate_reg1[0]),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rate_reg1_reg[1]_0 [1]),
        .Q(rate_reg1[1]),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(mmcm_lock_reg1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(mmcm_lock_reg1_reg_0));
endmodule

(* ORIG_REF_NAME = "pcie_7x_0_rxeq_scan" *) 
module pcie_7x_0_pcie_7x_0_rxeq_scan
   (adapt_done_reg_0,
    new_txcoeff_done_reg_0,
    D,
    rxeq_new_txcoeff_req_0,
    preset_done_reg_0,
    rxeq_new_txcoeff_req,
    CLK,
    rxeq_preset_valid,
    out,
    rxeq_adapt_done_reg_reg,
    Q,
    rxeq_adapt_done_reg_reg_0,
    rxeq_adapt_done_reg_reg_1,
    rxeq_adapt_done_reg,
    rxeq_adapt_done,
    \FSM_onehot_fsm_rx_reg[5] ,
    \preset_reg1_reg[2]_0 ,
    \txpreset_reg1_reg[3]_0 ,
    \txcoeff_reg1_reg[17]_0 ,
    \fs_reg1_reg[5]_0 ,
    \lf_reg1_reg[5]_0 );
  output adapt_done_reg_0;
  output new_txcoeff_done_reg_0;
  output [2:0]D;
  output rxeq_new_txcoeff_req_0;
  input preset_done_reg_0;
  input rxeq_new_txcoeff_req;
  input CLK;
  input rxeq_preset_valid;
  input [1:0]out;
  input rxeq_adapt_done_reg_reg;
  input [4:0]Q;
  input rxeq_adapt_done_reg_reg_0;
  input rxeq_adapt_done_reg_reg_1;
  input rxeq_adapt_done_reg;
  input rxeq_adapt_done;
  input [2:0]\FSM_onehot_fsm_rx_reg[5] ;
  input [2:0]\preset_reg1_reg[2]_0 ;
  input [3:0]\txpreset_reg1_reg[3]_0 ;
  input [17:0]\txcoeff_reg1_reg[17]_0 ;
  input [5:0]\fs_reg1_reg[5]_0 ;
  input [5:0]\lf_reg1_reg[5]_0 ;

  wire CLK;
  wire [2:0]D;
  wire \FSM_onehot_fsm[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[3]_i_2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_10_n_0 ;
  wire \FSM_onehot_fsm[4]_i_11_n_0 ;
  wire \FSM_onehot_fsm[4]_i_12_n_0 ;
  wire \FSM_onehot_fsm[4]_i_13_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[3] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire \FSM_onehot_fsm_rx[6]_i_2_n_0 ;
  wire [2:0]\FSM_onehot_fsm_rx_reg[5] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_cnt_i_1_n_0;
  wire adapt_done_cnt_i_2_n_0;
  wire adapt_done_cnt_reg_n_0;
  wire adapt_done_reg_0;
  wire [21:0]converge_cnt;
  wire [21:0]converge_cnt0;
  wire \converge_cnt[3]_i_3_n_0 ;
  wire \converge_cnt_reg[11]_i_2_n_0 ;
  wire \converge_cnt_reg[11]_i_2_n_1 ;
  wire \converge_cnt_reg[11]_i_2_n_2 ;
  wire \converge_cnt_reg[11]_i_2_n_3 ;
  wire \converge_cnt_reg[15]_i_2_n_0 ;
  wire \converge_cnt_reg[15]_i_2_n_1 ;
  wire \converge_cnt_reg[15]_i_2_n_2 ;
  wire \converge_cnt_reg[15]_i_2_n_3 ;
  wire \converge_cnt_reg[19]_i_2_n_0 ;
  wire \converge_cnt_reg[19]_i_2_n_1 ;
  wire \converge_cnt_reg[19]_i_2_n_2 ;
  wire \converge_cnt_reg[19]_i_2_n_3 ;
  wire \converge_cnt_reg[21]_i_2_n_3 ;
  wire \converge_cnt_reg[3]_i_2_n_0 ;
  wire \converge_cnt_reg[3]_i_2_n_1 ;
  wire \converge_cnt_reg[3]_i_2_n_2 ;
  wire \converge_cnt_reg[3]_i_2_n_3 ;
  wire \converge_cnt_reg[7]_i_2_n_0 ;
  wire \converge_cnt_reg[7]_i_2_n_1 ;
  wire \converge_cnt_reg[7]_i_2_n_2 ;
  wire \converge_cnt_reg[7]_i_2_n_3 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]fs_reg1;
  wire [5:0]\fs_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]fs_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]lf_reg1;
  wire [5:0]\lf_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]lf_reg2;
  wire new_txcoeff_done;
  wire new_txcoeff_done_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire new_txcoeff_req_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire preset_done;
  wire preset_done_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]preset_reg1;
  wire [2:0]\preset_reg1_reg[2]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]preset_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire preset_valid_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire rxeq_adapt_done_reg_reg_1;
  wire rxeq_new_txcoeff_req;
  wire rxeq_new_txcoeff_req_0;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]txcoeff_reg1;
  wire [17:0]\txcoeff_reg1_reg[17]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]txcoeff_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txpreset_reg1;
  wire [3:0]\txpreset_reg1_reg[3]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0001FF01AAABFFFB)) 
    \FSM_onehot_fsm[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I4(preset_valid_reg2),
        .I5(new_txcoeff_req_reg2),
        .O(\FSM_onehot_fsm[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[2]_i_1 
       (.I0(preset_valid_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \FSM_onehot_fsm[3]_i_1__0 
       (.I0(\FSM_onehot_fsm[3]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .I2(preset_valid_reg2),
        .I3(new_txcoeff_req_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \FSM_onehot_fsm[3]_i_2 
       (.I0(adapt_done_cnt_reg_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_onehot_fsm_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55750000)) 
    \FSM_onehot_fsm[4]_i_1 
       (.I0(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .I1(adapt_done_cnt_reg_n_0),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I5(new_txcoeff_done),
        .O(\FSM_onehot_fsm[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_10 
       (.I0(\FSM_onehot_fsm[4]_i_13_n_0 ),
        .I1(\converge_cnt_reg_n_0_[3] ),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[13] ),
        .I4(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_onehot_fsm[4]_i_11 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .I1(\converge_cnt_reg_n_0_[20] ),
        .I2(\converge_cnt_reg_n_0_[21] ),
        .I3(\converge_cnt_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \FSM_onehot_fsm[4]_i_12 
       (.I0(\FSM_onehot_fsm[4]_i_13_n_0 ),
        .I1(\converge_cnt_reg_n_0_[14] ),
        .I2(\converge_cnt_reg_n_0_[13] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .I4(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[4]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_fsm[4]_i_13 
       (.I0(\converge_cnt_reg_n_0_[6] ),
        .I1(\converge_cnt_reg_n_0_[7] ),
        .I2(\converge_cnt_reg_n_0_[5] ),
        .I3(\converge_cnt_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFAFF)) 
    \FSM_onehot_fsm[4]_i_2 
       (.I0(\FSM_onehot_fsm[4]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_8_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_onehot_fsm[4]_i_3 
       (.I0(\FSM_onehot_fsm[4]_i_9_n_0 ),
        .I1(\converge_cnt_reg_n_0_[10] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .I3(\converge_cnt_reg_n_0_[15] ),
        .I4(\converge_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_fsm[4]_i_10_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \FSM_onehot_fsm[4]_i_4 
       (.I0(\FSM_onehot_fsm[4]_i_11_n_0 ),
        .I1(\converge_cnt_reg_n_0_[10] ),
        .I2(\converge_cnt_reg_n_0_[8] ),
        .I3(\converge_cnt_reg_n_0_[11] ),
        .I4(\converge_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm[4]_i_12_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[4]_i_5 
       (.I0(\converge_cnt_reg_n_0_[19] ),
        .I1(\converge_cnt_reg_n_0_[18] ),
        .O(\FSM_onehot_fsm[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_6 
       (.I0(\converge_cnt_reg_n_0_[9] ),
        .I1(\converge_cnt_reg_n_0_[12] ),
        .O(\FSM_onehot_fsm[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[4]_i_7 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\FSM_onehot_fsm[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_fsm[4]_i_8 
       (.I0(\converge_cnt_reg_n_0_[17] ),
        .I1(\converge_cnt_reg_n_0_[16] ),
        .O(\FSM_onehot_fsm[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_fsm[4]_i_9 
       (.I0(\converge_cnt_reg_n_0_[20] ),
        .I1(\converge_cnt_reg_n_0_[11] ),
        .I2(\converge_cnt_reg_n_0_[14] ),
        .I3(\converge_cnt_reg_n_0_[2] ),
        .O(\FSM_onehot_fsm[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .S(preset_done_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(preset_done_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[3] ),
        .R(preset_done_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(preset_done_reg_0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm_rx[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[0]),
        .I3(rxeqscan_preset_done),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \FSM_onehot_fsm_rx[5]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[3]),
        .I2(\FSM_onehot_fsm_rx_reg[5] [2]),
        .I3(\FSM_onehot_fsm_rx_reg[5] [1]),
        .I4(\FSM_onehot_fsm_rx_reg[5] [0]),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \FSM_onehot_fsm_rx[6]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(rxeqscan_preset_done),
        .I5(\FSM_onehot_fsm_rx[6]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm_rx[6]_i_2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[3]),
        .O(\FSM_onehot_fsm_rx[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000AAAFFFF0800)) 
    adapt_done_cnt_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .I5(adapt_done_cnt_i_2_n_0),
        .O(adapt_done_cnt_i_1_n_0));
  LUT5 #(
    .INIT(32'h00FF0101)) 
    adapt_done_cnt_i_2
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I3(new_txcoeff_req_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(adapt_done_cnt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(adapt_done_cnt_i_1_n_0),
        .Q(adapt_done_cnt_reg_n_0),
        .R(preset_done_reg_0));
  LUT5 #(
    .INIT(32'hF8000000)) 
    adapt_done_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt_reg_n_0),
        .I3(new_txcoeff_req_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(preset_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[0]_i_1 
       (.I0(converge_cnt0[0]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[0]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[10]_i_1 
       (.I0(converge_cnt0[10]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[11]_i_1 
       (.I0(converge_cnt0[11]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[11]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[12]_i_1 
       (.I0(converge_cnt0[12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[12]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[13]_i_1 
       (.I0(converge_cnt0[13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[14]_i_1 
       (.I0(converge_cnt0[14]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[15]_i_1 
       (.I0(converge_cnt0[15]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[15]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[16]_i_1 
       (.I0(converge_cnt0[16]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[17]_i_1 
       (.I0(converge_cnt0[17]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[18]_i_1 
       (.I0(converge_cnt0[18]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[19]_i_1 
       (.I0(converge_cnt0[19]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[19]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[1]_i_1 
       (.I0(converge_cnt0[1]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[20]_i_1 
       (.I0(converge_cnt0[20]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[21]_i_1 
       (.I0(converge_cnt0[21]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[2]_i_1 
       (.I0(converge_cnt0[2]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[3]_i_1 
       (.I0(converge_cnt0[3]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[3]_i_3 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .O(\converge_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[4]_i_1 
       (.I0(converge_cnt0[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[5]_i_1 
       (.I0(converge_cnt0[5]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[6]_i_1 
       (.I0(converge_cnt0[6]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[7]_i_1 
       (.I0(converge_cnt0[7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[7]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[8]_i_1 
       (.I0(converge_cnt0[8]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[9]_i_1 
       (.I0(converge_cnt0[9]),
        .I1(\FSM_onehot_fsm_reg_n_0_[3] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_n_0),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[0]),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\converge_cnt_reg[7]_i_2_n_0 ),
        .CO({\converge_cnt_reg[11]_i_2_n_0 ,\converge_cnt_reg[11]_i_2_n_1 ,\converge_cnt_reg[11]_i_2_n_2 ,\converge_cnt_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[11:8]),
        .S({\converge_cnt_reg_n_0_[11] ,\converge_cnt_reg_n_0_[10] ,\converge_cnt_reg_n_0_[9] ,\converge_cnt_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\converge_cnt_reg[11]_i_2_n_0 ),
        .CO({\converge_cnt_reg[15]_i_2_n_0 ,\converge_cnt_reg[15]_i_2_n_1 ,\converge_cnt_reg[15]_i_2_n_2 ,\converge_cnt_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[15:12]),
        .S({\converge_cnt_reg_n_0_[15] ,\converge_cnt_reg_n_0_[14] ,\converge_cnt_reg_n_0_[13] ,\converge_cnt_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\converge_cnt_reg[15]_i_2_n_0 ),
        .CO({\converge_cnt_reg[19]_i_2_n_0 ,\converge_cnt_reg[19]_i_2_n_1 ,\converge_cnt_reg[19]_i_2_n_2 ,\converge_cnt_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[19:16]),
        .S({\converge_cnt_reg_n_0_[19] ,\converge_cnt_reg_n_0_[18] ,\converge_cnt_reg_n_0_[17] ,\converge_cnt_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[21]_i_2 
       (.CI(\converge_cnt_reg[19]_i_2_n_0 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED [3:1],\converge_cnt_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED [3:2],converge_cnt0[21:20]}),
        .S({1'b0,1'b0,\converge_cnt_reg_n_0_[21] ,\converge_cnt_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[3]_i_2_n_0 ,\converge_cnt_reg[3]_i_2_n_1 ,\converge_cnt_reg[3]_i_2_n_2 ,\converge_cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\converge_cnt_reg_n_0_[0] }),
        .O(converge_cnt0[3:0]),
        .S({\converge_cnt_reg_n_0_[3] ,\converge_cnt_reg_n_0_[2] ,\converge_cnt_reg_n_0_[1] ,\converge_cnt[3]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(preset_done_reg_0));
  CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\converge_cnt_reg[3]_i_2_n_0 ),
        .CO({\converge_cnt_reg[7]_i_2_n_0 ,\converge_cnt_reg[7]_i_2_n_1 ,\converge_cnt_reg[7]_i_2_n_2 ,\converge_cnt_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[7:4]),
        .S({\converge_cnt_reg_n_0_[7] ,\converge_cnt_reg_n_0_[6] ,\converge_cnt_reg_n_0_[5] ,\converge_cnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(preset_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [0]),
        .Q(fs_reg1[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [1]),
        .Q(fs_reg1[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [2]),
        .Q(fs_reg1[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [3]),
        .Q(fs_reg1[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [4]),
        .Q(fs_reg1[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [5]),
        .Q(fs_reg1[5]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [0]),
        .Q(lf_reg1[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [1]),
        .Q(lf_reg1[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [2]),
        .Q(lf_reg1[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [3]),
        .Q(lf_reg1[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [4]),
        .Q(lf_reg1[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [5]),
        .Q(lf_reg1[5]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(preset_done_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(new_txcoeff_req_reg2),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(rxeqscan_new_txcoeff_done),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(preset_done_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(preset_valid_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [0]),
        .Q(preset_reg1[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [1]),
        .Q(preset_reg1[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [2]),
        .Q(preset_reg1[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE preset_valid_reg1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE preset_valid_reg2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(preset_done_reg_0));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    rxeq_adapt_done_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(rxeq_adapt_done_reg_reg_1),
        .I2(rxeqscan_adapt_done),
        .I3(Q[3]),
        .I4(rxeq_adapt_done_reg),
        .I5(rxeq_adapt_done),
        .O(new_txcoeff_done_reg_0));
  LUT6 #(
    .INIT(64'hFF00FF33AA00A800)) 
    rxeq_adapt_done_reg_i_1
       (.I0(rxeqscan_adapt_done),
        .I1(rxeq_adapt_done_reg_reg),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[3]),
        .I4(rxeq_adapt_done_reg_reg_0),
        .I5(rxeq_adapt_done_reg_reg_1),
        .O(adapt_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_new_txcoeff_req_i_1
       (.I0(Q[3]),
        .I1(rxeqscan_new_txcoeff_done),
        .O(rxeq_new_txcoeff_req_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [0]),
        .Q(txcoeff_reg1[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [10]),
        .Q(txcoeff_reg1[10]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [11]),
        .Q(txcoeff_reg1[11]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [12]),
        .Q(txcoeff_reg1[12]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [13]),
        .Q(txcoeff_reg1[13]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [14]),
        .Q(txcoeff_reg1[14]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [15]),
        .Q(txcoeff_reg1[15]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [16]),
        .Q(txcoeff_reg1[16]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [17]),
        .Q(txcoeff_reg1[17]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [1]),
        .Q(txcoeff_reg1[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [2]),
        .Q(txcoeff_reg1[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [3]),
        .Q(txcoeff_reg1[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [4]),
        .Q(txcoeff_reg1[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [5]),
        .Q(txcoeff_reg1[5]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [6]),
        .Q(txcoeff_reg1[6]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [7]),
        .Q(txcoeff_reg1[7]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [8]),
        .Q(txcoeff_reg1[8]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [9]),
        .Q(txcoeff_reg1[9]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [0]),
        .Q(txpreset_reg1[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [1]),
        .Q(txpreset_reg1[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [2]),
        .Q(txpreset_reg1[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [3]),
        .Q(txpreset_reg1[3]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(preset_done_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(preset_done_reg_0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module pcie_7x_0_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  wire src_clk;
  wire [3:0]src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign dest_out[3:0] = \syncstages_ff[2] ;
  FDRE \src_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[0]),
        .Q(async_path_bit[0]),
        .R(1'b0));
  FDRE \src_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[1]),
        .Q(async_path_bit[1]),
        .R(1'b0));
  FDRE \src_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[2]),
        .Q(async_path_bit[2]),
        .R(1'b0));
  FDRE \src_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[3]),
        .Q(async_path_bit[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module pcie_7x_0_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  wire src_clk;
  wire [2:0]src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign dest_out[2:0] = \syncstages_ff[2] ;
  FDRE \src_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[0]),
        .Q(async_path_bit[0]),
        .R(1'b0));
  FDRE \src_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[1]),
        .Q(async_path_bit[1]),
        .R(1'b0));
  FDRE \src_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[2]),
        .Q(async_path_bit[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire [6:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  wire [7:0]dest_out_bin;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire [6:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  wire [7:0]dest_out_bin;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire [6:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  wire [7:0]dest_out_bin;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire [6:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  wire [7:0]dest_out_bin;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__parameterized2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__parameterized2__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__parameterized2__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module pcie_7x_0_xpm_cdc_gray__parameterized2__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module pcie_7x_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module pcie_7x_0_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "64" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "4" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "16" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "2" *) 
(* P_WIDTH_ADDR_READ_B = "2" *) (* P_WIDTH_ADDR_WRITE_A = "2" *) (* P_WIDTH_ADDR_WRITE_B = "2" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "16'b0000000000000000" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "16" *) (* WRITE_MODE_A = "1" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module pcie_7x_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [1:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [1:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [15:0]\gen_rd_a.douta_reg ;
  wire [15:0]\gen_rd_a.douta_reg0 ;
  wire [15:0]\gen_rd_b.doutb_reg ;
  wire [15:0]\gen_rd_b.doutb_reg0 ;
  wire p_0_in;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [0]),
        .Q(\gen_rd_a.douta_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[10] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [10]),
        .Q(\gen_rd_a.douta_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[11] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [11]),
        .Q(\gen_rd_a.douta_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[12] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [12]),
        .Q(\gen_rd_a.douta_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[13] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [13]),
        .Q(\gen_rd_a.douta_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[14] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [14]),
        .Q(\gen_rd_a.douta_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[15] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [15]),
        .Q(\gen_rd_a.douta_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [1]),
        .Q(\gen_rd_a.douta_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [2]),
        .Q(\gen_rd_a.douta_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [3]),
        .Q(\gen_rd_a.douta_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[4] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [4]),
        .Q(\gen_rd_a.douta_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[5] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [5]),
        .Q(\gen_rd_a.douta_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[6] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [6]),
        .Q(\gen_rd_a.douta_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[7] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [7]),
        .Q(\gen_rd_a.douta_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[8] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [8]),
        .Q(\gen_rd_a.douta_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[9] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [9]),
        .Q(\gen_rd_a.douta_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [0]),
        .Q(douta[0]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][10] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [10]),
        .Q(douta[10]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][11] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [11]),
        .Q(douta[11]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][12] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [12]),
        .Q(douta[12]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][13] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [13]),
        .Q(douta[13]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][14] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [14]),
        .Q(douta[14]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][15] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [15]),
        .Q(douta[15]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [1]),
        .Q(douta[1]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [2]),
        .Q(douta[2]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [3]),
        .Q(douta[3]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [4]),
        .Q(douta[4]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][5] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [5]),
        .Q(douta[5]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][6] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [6]),
        .Q(douta[6]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][7] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [7]),
        .Q(douta[7]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][8] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [8]),
        .Q(douta[8]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][9] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [9]),
        .Q(douta[9]),
        .R(rsta));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[0]),
        .DPO(\gen_rd_b.doutb_reg0 [0]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [0]),
        .WCLK(clka),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0_i_1 
       (.I0(wea),
        .I1(ena),
        .O(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[10]),
        .DPO(\gen_rd_b.doutb_reg0 [10]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [10]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[11]),
        .DPO(\gen_rd_b.doutb_reg0 [11]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [11]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_12_12 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[12]),
        .DPO(\gen_rd_b.doutb_reg0 [12]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [12]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_13_13 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[13]),
        .DPO(\gen_rd_b.doutb_reg0 [13]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [13]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_14_14 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[14]),
        .DPO(\gen_rd_b.doutb_reg0 [14]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [14]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_15_15 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[15]),
        .DPO(\gen_rd_b.doutb_reg0 [15]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [15]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_1_1 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[1]),
        .DPO(\gen_rd_b.doutb_reg0 [1]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [1]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[2]),
        .DPO(\gen_rd_b.doutb_reg0 [2]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [2]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_3_3 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[3]),
        .DPO(\gen_rd_b.doutb_reg0 [3]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [3]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_4_4 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[4]),
        .DPO(\gen_rd_b.doutb_reg0 [4]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [4]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[5]),
        .DPO(\gen_rd_b.doutb_reg0 [5]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [5]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_6_6 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[6]),
        .DPO(\gen_rd_b.doutb_reg0 [6]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [6]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[7]),
        .DPO(\gen_rd_b.doutb_reg0 [7]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [7]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[8]),
        .DPO(\gen_rd_b.doutb_reg0 [8]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [8]),
        .WCLK(clka),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(dina[9]),
        .DPO(\gen_rd_b.doutb_reg0 [9]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\gen_rd_a.douta_reg0 [9]),
        .WCLK(clka),
        .WE(p_0_in));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "16" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "16'b0000000000000000" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "16" *) (* WRITE_MODE_A = "1" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module pcie_7x_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [15:0]\gen_rd_a.douta_reg ;
  wire [15:0]\gen_rd_a.douta_reg0 ;
  wire [15:0]\gen_rd_b.doutb_reg ;
  wire [15:0]\gen_rd_b.doutb_reg0 ;
  wire p_0_in;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [0]),
        .Q(\gen_rd_a.douta_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[10] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [10]),
        .Q(\gen_rd_a.douta_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[11] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [11]),
        .Q(\gen_rd_a.douta_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[12] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [12]),
        .Q(\gen_rd_a.douta_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[13] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [13]),
        .Q(\gen_rd_a.douta_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[14] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [14]),
        .Q(\gen_rd_a.douta_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[15] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [15]),
        .Q(\gen_rd_a.douta_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [1]),
        .Q(\gen_rd_a.douta_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [2]),
        .Q(\gen_rd_a.douta_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [3]),
        .Q(\gen_rd_a.douta_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[4] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [4]),
        .Q(\gen_rd_a.douta_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[5] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [5]),
        .Q(\gen_rd_a.douta_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[6] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [6]),
        .Q(\gen_rd_a.douta_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[7] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [7]),
        .Q(\gen_rd_a.douta_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[8] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [8]),
        .Q(\gen_rd_a.douta_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.douta_reg_reg[9] 
       (.C(clka),
        .CE(ena),
        .D(\gen_rd_a.douta_reg0 [9]),
        .Q(\gen_rd_a.douta_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [0]),
        .Q(douta[0]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][10] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [10]),
        .Q(douta[10]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][11] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [11]),
        .Q(douta[11]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][12] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [12]),
        .Q(douta[12]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][13] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [13]),
        .Q(douta[13]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][14] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [14]),
        .Q(douta[14]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][15] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [15]),
        .Q(douta[15]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [1]),
        .Q(douta[1]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [2]),
        .Q(douta[2]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [3]),
        .Q(douta[3]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [4]),
        .Q(douta[4]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][5] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [5]),
        .Q(douta[5]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][6] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [6]),
        .Q(douta[6]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][7] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [7]),
        .Q(douta[7]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][8] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [8]),
        .Q(douta[8]),
        .R(rsta));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][9] 
       (.C(clka),
        .CE(regcea),
        .D(\gen_rd_a.douta_reg [9]),
        .Q(douta[9]),
        .R(rsta));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[0]),
        .DPO(\gen_rd_b.doutb_reg0 [0]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [0]),
        .WCLK(clka),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0_i_1 
       (.I0(wea),
        .I1(ena),
        .O(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[10]),
        .DPO(\gen_rd_b.doutb_reg0 [10]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [10]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[11]),
        .DPO(\gen_rd_b.doutb_reg0 [11]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [11]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_12 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[12]),
        .DPO(\gen_rd_b.doutb_reg0 [12]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [12]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_13_13 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[13]),
        .DPO(\gen_rd_b.doutb_reg0 [13]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [13]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_14 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[14]),
        .DPO(\gen_rd_b.doutb_reg0 [14]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [14]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_15_15 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[15]),
        .DPO(\gen_rd_b.doutb_reg0 [15]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [15]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_1_1 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[1]),
        .DPO(\gen_rd_b.doutb_reg0 [1]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [1]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_2_2 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[2]),
        .DPO(\gen_rd_b.doutb_reg0 [2]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [2]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_3_3 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[3]),
        .DPO(\gen_rd_b.doutb_reg0 [3]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [3]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_4_4 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[4]),
        .DPO(\gen_rd_b.doutb_reg0 [4]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [4]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_5_5 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[5]),
        .DPO(\gen_rd_b.doutb_reg0 [5]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [5]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[6]),
        .DPO(\gen_rd_b.doutb_reg0 [6]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [6]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_7_7 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[7]),
        .DPO(\gen_rd_b.doutb_reg0 [7]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [7]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_8_8 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[8]),
        .DPO(\gen_rd_b.doutb_reg0 [8]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [8]),
        .WCLK(clka),
        .WE(p_0_in));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .D(dina[9]),
        .DPO(\gen_rd_b.doutb_reg0 [9]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .SPO(\gen_rd_a.douta_reg0 [9]),
        .WCLK(clka),
        .WE(p_0_in));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "8192" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "512" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "16" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "16" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module pcie_7x_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI(dina),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* BYTE_WRITE_WIDTH_A = "16" *) 
(* CLOCKING_MODE = "1" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_SIZE = "64" *) (* MESSAGE_CONTROL = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_dpdistram" *) (* P_CLOCKING_MODE = "1" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* READ_DATA_WIDTH_A = "16" *) (* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "16'b0000000000000000" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WRITE_DATA_WIDTH_A = "16" *) 
(* XPM_MODULE = "TRUE" *) 
module pcie_7x_0_xpm_memory_dpdistram
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [1:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [1:0]addrb;
  output [15:0]doutb;

  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "64" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "2" *) 
  (* P_WIDTH_ADDR_READ_B = "2" *) 
  (* P_WIDTH_ADDR_WRITE_A = "2" *) 
  (* P_WIDTH_ADDR_WRITE_B = "2" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "16'b0000000000000000" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  pcie_7x_0_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(regcea),
        .regceb(regceb),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* BYTE_WRITE_WIDTH_A = "16" *) 
(* CLOCKING_MODE = "1" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_SIZE = "512" *) (* MESSAGE_CONTROL = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_dpdistram" *) (* P_CLOCKING_MODE = "1" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* READ_DATA_WIDTH_A = "16" *) (* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "16'b0000000000000000" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* WRITE_DATA_WIDTH_A = "16" *) 
(* XPM_MODULE = "TRUE" *) 
module pcie_7x_0_xpm_memory_dpdistram__parameterized0
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [4:0]addrb;
  output [15:0]doutb;

  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "16'b0000000000000000" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  pcie_7x_0_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(regcea),
        .regceb(regceb),
        .rsta(rsta),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "independent_clock" *) 
(* ECC_MODE = "0" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "blockram" *) (* MEMORY_SIZE = "8192" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "1" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "16" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_B = "16'b0000000000000000" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "16" *) 
(* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module pcie_7x_0_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [8:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [8:0]addrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [15:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "15" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "16" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "8192" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "16'b0000000000000000" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  pcie_7x_0_xpm_memory_base__parameterized1 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[15:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(regceb),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module pcie_7x_0_blk_mem_gen_generic_cstr
   (D,
    ENB_dly_D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out);
  output [31:0]D;
  output ENB_dly_D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32 \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module pcie_7x_0_blk_mem_gen_prim_width
   (D,
    ENB_dly_D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out);
  output [31:0]D;
  output ENB_dly_D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENB_dly),
        .R(1'b0));
  pcie_7x_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module pcie_7x_0_blk_mem_gen_prim_width__parameterized0
   (D,
    POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire \SAFETY_CKT_GEN.POR_A_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_dclk_o),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "inst/\inst/debug_wrapper_U/jtag_axi4l_m_inst /inst/\jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module pcie_7x_0_blk_mem_gen_prim_width__parameterized0_32
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module pcie_7x_0_blk_mem_gen_prim_wrapper
   (D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    p_20_out);
  output [31:0]D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,RD_PNTR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,WR_PNTR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(s_dclk_o),
        .CLKBWRCLK(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .DIADI(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [15:0]),
        .DIBDI(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 [31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({p_20_out,p_20_out,p_20_out,p_20_out}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    p_20_out,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input p_20_out;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I2(rx_fifo_wr_en),
        .O(ENA_I));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,RD_PNTR,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,WR_PNTR,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .CLKBWRCLK(s_dclk_o),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [31:0]),
        .DIBDI(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D[31:0]),
        .DOBDO(D[63:32]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module pcie_7x_0_blk_mem_gen_prim_wrapper__parameterized0_33
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,RD_PNTR,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,WR_PNTR,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .CLKBWRCLK(s_dclk_o),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI(Q[31:0]),
        .DIBDI(Q[63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D[31:0]),
        .DOBDO(D[63:32]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out,p_20_out}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module pcie_7x_0_blk_mem_gen_top
   (D,
    ENB_dly_D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out);
  output [31:0]D;
  output ENB_dly_D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module pcie_7x_0_blk_mem_gen_top__parameterized0
   (D,
    POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module pcie_7x_0_blk_mem_gen_top__parameterized0_30
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_generic_cstr__parameterized0_31 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3
   (D,
    ENB_dly_D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out);
  output [31:0]D;
  output ENB_dly_D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1
   (D,
    POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3_synth
   (D,
    ENB_dly_D,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out);
  output [31:0]D;
  output ENB_dly_D;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0
   (D,
    POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en);
  output [63:0]D;
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module pcie_7x_0_blk_mem_gen_v8_4_3_synth__parameterized0_29
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out);
  output [63:0]D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_top__parameterized0_30 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module pcie_7x_0_clk_x_pntrs
   (rx_fifo_wr_en_reg,
    WR_PNTR_RD,
    rx_fifo_wr_en,
    ram_full_fb_i_reg,
    p_14_out,
    wr_pntr_plus2,
    \dest_graysync_ff_reg[1][7] ,
    WR_PNTR,
    s_dclk_o,
    RD_PNTR);
  output rx_fifo_wr_en_reg;
  output [7:0]WR_PNTR_RD;
  input rx_fifo_wr_en;
  input ram_full_fb_i_reg;
  input [7:0]p_14_out;
  input [7:0]wr_pntr_plus2;
  input \dest_graysync_ff_reg[1][7] ;
  input [7:0]WR_PNTR;
  input s_dclk_o;
  input [7:0]RD_PNTR;

  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire [7:0]WR_PNTR_RD;
  wire \dest_graysync_ff_reg[1][7] ;
  wire [7:0]p_14_out;
  wire [7:0]p_25_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__2_n_0;
  wire ram_full_i_i_3__2_n_0;
  wire ram_full_i_i_4__2_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire ram_full_i_i_6__0_n_0;
  wire ram_full_i_i_7__0_n_0;
  wire ram_full_i_i_8__0_n_0;
  wire ram_full_i_i_9__0_n_0;
  wire rx_fifo_wr_en;
  wire rx_fifo_wr_en_reg;
  wire s_dclk_o;
  wire [7:0]wr_pntr_plus2;

  LUT6 #(
    .INIT(64'h11111111111111F1)) 
    ram_full_i_i_1__2
       (.I0(ram_full_i_i_2__2_n_0),
        .I1(ram_full_i_i_3__2_n_0),
        .I2(rx_fifo_wr_en),
        .I3(ram_full_fb_i_reg),
        .I4(ram_full_i_i_4__2_n_0),
        .I5(ram_full_i_i_5__0_n_0),
        .O(rx_fifo_wr_en_reg));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_full_i_i_2__2
       (.I0(p_14_out[5]),
        .I1(p_25_out[5]),
        .I2(p_14_out[4]),
        .I3(p_25_out[4]),
        .I4(ram_full_i_i_6__0_n_0),
        .O(ram_full_i_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_full_i_i_3__2
       (.I0(p_14_out[1]),
        .I1(p_25_out[1]),
        .I2(p_14_out[0]),
        .I3(p_25_out[0]),
        .I4(ram_full_i_i_7__0_n_0),
        .O(ram_full_i_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_full_i_i_4__2
       (.I0(wr_pntr_plus2[1]),
        .I1(p_25_out[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(p_25_out[0]),
        .I4(ram_full_i_i_8__0_n_0),
        .O(ram_full_i_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_full_i_i_5__0
       (.I0(wr_pntr_plus2[5]),
        .I1(p_25_out[5]),
        .I2(wr_pntr_plus2[4]),
        .I3(p_25_out[4]),
        .I4(ram_full_i_i_9__0_n_0),
        .O(ram_full_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__0
       (.I0(p_25_out[6]),
        .I1(p_14_out[6]),
        .I2(p_25_out[7]),
        .I3(p_14_out[7]),
        .O(ram_full_i_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_7__0
       (.I0(p_25_out[2]),
        .I1(p_14_out[2]),
        .I2(p_25_out[3]),
        .I3(p_14_out[3]),
        .O(ram_full_i_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_8__0
       (.I0(p_25_out[2]),
        .I1(wr_pntr_plus2[2]),
        .I2(p_25_out[3]),
        .I3(wr_pntr_plus2[3]),
        .O(ram_full_i_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_9__0
       (.I0(p_25_out[6]),
        .I1(wr_pntr_plus2[6]),
        .I2(p_25_out[7]),
        .I3(wr_pntr_plus2[7]),
        .O(ram_full_i_i_9__0_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(\dest_graysync_ff_reg[1][7] ),
        .dest_out_bin(p_25_out),
        .src_clk(s_dclk_o),
        .src_in_bin(RD_PNTR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__6 wr_pntr_cdc_inst
       (.dest_clk(s_dclk_o),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(\dest_graysync_ff_reg[1][7] ),
        .src_in_bin(WR_PNTR));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module pcie_7x_0_clk_x_pntrs__parameterized0
   (WR_PNTR_RD,
    RD_PNTR_WR,
    s_dclk_o,
    WR_PNTR,
    \src_gray_ff_reg[0] ,
    RD_PNTR);
  output [3:0]WR_PNTR_RD;
  output [3:0]RD_PNTR_WR;
  input s_dclk_o;
  input [3:0]WR_PNTR;
  input \src_gray_ff_reg[0] ;
  input [3:0]RD_PNTR;

  wire [3:0]RD_PNTR;
  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire s_dclk_o;
  wire \src_gray_ff_reg[0] ;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__parameterized2 rd_pntr_cdc_inst
       (.dest_clk(s_dclk_o),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(\src_gray_ff_reg[0] ),
        .src_in_bin(RD_PNTR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__parameterized2__6 wr_pntr_cdc_inst
       (.dest_clk(\src_gray_ff_reg[0] ),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(s_dclk_o),
        .src_in_bin(WR_PNTR));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1
   (WR_PNTR_RD,
    RD_PNTR_WR,
    s_dclk_o,
    WR_PNTR,
    \dest_graysync_ff_reg[1][3] ,
    RD_PNTR);
  output [3:0]WR_PNTR_RD;
  output [3:0]RD_PNTR_WR;
  input s_dclk_o;
  input [3:0]WR_PNTR;
  input \dest_graysync_ff_reg[1][3] ;
  input [3:0]RD_PNTR;

  wire [3:0]RD_PNTR;
  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire \dest_graysync_ff_reg[1][3] ;
  wire s_dclk_o;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__parameterized2__5 rd_pntr_cdc_inst
       (.dest_clk(s_dclk_o),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(\dest_graysync_ff_reg[1][3] ),
        .src_in_bin(RD_PNTR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__parameterized2__4 wr_pntr_cdc_inst
       (.dest_clk(\dest_graysync_ff_reg[1][3] ),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(s_dclk_o),
        .src_in_bin(WR_PNTR));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module pcie_7x_0_clk_x_pntrs__xdcDup__1
   (ram_full_fb_i_reg,
    WR_PNTR_RD,
    out,
    tx_fifo_wr,
    p_14_out,
    wr_pntr_plus2,
    s_dclk_o,
    p_13_out,
    \dest_graysync_ff_reg[1][7] ,
    p_0_out_0);
  output ram_full_fb_i_reg;
  output [7:0]WR_PNTR_RD;
  input out;
  input tx_fifo_wr;
  input [7:0]p_14_out;
  input [7:0]wr_pntr_plus2;
  input s_dclk_o;
  input [7:0]p_13_out;
  input \dest_graysync_ff_reg[1][7] ;
  input [7:0]p_0_out_0;

  wire [7:0]WR_PNTR_RD;
  wire \dest_graysync_ff_reg[1][7] ;
  wire out;
  wire [7:0]p_0_out_0;
  wire [7:0]p_13_out;
  wire [7:0]p_14_out;
  wire [7:0]p_25_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__1_n_0;
  wire ram_full_i_i_3_n_0;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_i_7_n_0;
  wire ram_full_i_i_8_n_0;
  wire ram_full_i_i_9_n_0;
  wire s_dclk_o;
  wire tx_fifo_wr;
  wire [7:0]wr_pntr_plus2;

  LUT6 #(
    .INIT(64'h001000100010FFFF)) 
    ram_full_i_i_1
       (.I0(ram_full_i_i_2__1_n_0),
        .I1(out),
        .I2(tx_fifo_wr),
        .I3(ram_full_i_i_3_n_0),
        .I4(ram_full_i_i_4_n_0),
        .I5(ram_full_i_i_5_n_0),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_2__1
       (.I0(wr_pntr_plus2[1]),
        .I1(p_25_out[1]),
        .I2(wr_pntr_plus2[3]),
        .I3(p_25_out[3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(wr_pntr_plus2[5]),
        .I1(p_25_out[5]),
        .I2(wr_pntr_plus2[7]),
        .I3(p_25_out[7]),
        .I4(ram_full_i_i_7_n_0),
        .O(ram_full_i_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_4
       (.I0(p_14_out[5]),
        .I1(p_25_out[5]),
        .I2(p_14_out[7]),
        .I3(p_25_out[7]),
        .I4(ram_full_i_i_8_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_5
       (.I0(p_14_out[1]),
        .I1(p_25_out[1]),
        .I2(p_14_out[3]),
        .I3(p_25_out[3]),
        .I4(ram_full_i_i_9_n_0),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(p_25_out[0]),
        .I1(wr_pntr_plus2[0]),
        .I2(p_25_out[2]),
        .I3(wr_pntr_plus2[2]),
        .O(ram_full_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_7
       (.I0(p_25_out[4]),
        .I1(wr_pntr_plus2[4]),
        .I2(p_25_out[6]),
        .I3(wr_pntr_plus2[6]),
        .O(ram_full_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_8
       (.I0(p_25_out[4]),
        .I1(p_14_out[4]),
        .I2(p_25_out[6]),
        .I3(p_14_out[6]),
        .O(ram_full_i_i_8_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_9
       (.I0(p_25_out[0]),
        .I1(p_14_out[0]),
        .I2(p_25_out[2]),
        .I3(p_14_out[2]),
        .O(ram_full_i_i_9_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__5 rd_pntr_cdc_inst
       (.dest_clk(s_dclk_o),
        .dest_out_bin(p_25_out),
        .src_clk(\dest_graysync_ff_reg[1][7] ),
        .src_in_bin(p_0_out_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  pcie_7x_0_xpm_cdc_gray__4 wr_pntr_cdc_inst
       (.dest_clk(\dest_graysync_ff_reg[1][7] ),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(s_dclk_o),
        .src_in_bin(p_13_out));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module pcie_7x_0_dmem
   (D,
    s_dclk_o,
    Q,
    \gpr1.dout_i_reg[31]_0 ,
    p_0_out_0,
    p_13_out,
    \gpr1.dout_i_reg[31]_1 ,
    \gpr1.dout_i_reg[31]_2 ,
    \gpr1.dout_i_reg[31]_3 ,
    dm_rd_en,
    \gpr1.dout_i_reg[0]_0 );
  output [31:0]D;
  input s_dclk_o;
  input [31:0]Q;
  input \gpr1.dout_i_reg[31]_0 ;
  input [7:0]p_0_out_0;
  input [5:0]p_13_out;
  input \gpr1.dout_i_reg[31]_1 ;
  input \gpr1.dout_i_reg[31]_2 ;
  input \gpr1.dout_i_reg[31]_3 ;
  input dm_rd_en;
  input \gpr1.dout_i_reg[0]_0 ;

  wire [31:0]D;
  wire [31:0]Q;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_23_n_0;
  wire RAM_reg_0_63_21_23_n_1;
  wire RAM_reg_0_63_21_23_n_2;
  wire RAM_reg_0_63_24_26_n_0;
  wire RAM_reg_0_63_24_26_n_1;
  wire RAM_reg_0_63_24_26_n_2;
  wire RAM_reg_0_63_27_29_n_0;
  wire RAM_reg_0_63_27_29_n_1;
  wire RAM_reg_0_63_27_29_n_2;
  wire RAM_reg_0_63_30_30_n_0;
  wire RAM_reg_0_63_31_31_n_0;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_23_n_0;
  wire RAM_reg_128_191_21_23_n_1;
  wire RAM_reg_128_191_21_23_n_2;
  wire RAM_reg_128_191_24_26_n_0;
  wire RAM_reg_128_191_24_26_n_1;
  wire RAM_reg_128_191_24_26_n_2;
  wire RAM_reg_128_191_27_29_n_0;
  wire RAM_reg_128_191_27_29_n_1;
  wire RAM_reg_128_191_27_29_n_2;
  wire RAM_reg_128_191_30_30_n_0;
  wire RAM_reg_128_191_31_31_n_0;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_23_n_0;
  wire RAM_reg_192_255_21_23_n_1;
  wire RAM_reg_192_255_21_23_n_2;
  wire RAM_reg_192_255_24_26_n_0;
  wire RAM_reg_192_255_24_26_n_1;
  wire RAM_reg_192_255_24_26_n_2;
  wire RAM_reg_192_255_27_29_n_0;
  wire RAM_reg_192_255_27_29_n_1;
  wire RAM_reg_192_255_27_29_n_2;
  wire RAM_reg_192_255_30_30_n_0;
  wire RAM_reg_192_255_31_31_n_0;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_23_n_0;
  wire RAM_reg_64_127_21_23_n_1;
  wire RAM_reg_64_127_21_23_n_2;
  wire RAM_reg_64_127_24_26_n_0;
  wire RAM_reg_64_127_24_26_n_1;
  wire RAM_reg_64_127_24_26_n_2;
  wire RAM_reg_64_127_27_29_n_0;
  wire RAM_reg_64_127_27_29_n_1;
  wire RAM_reg_64_127_27_29_n_2;
  wire RAM_reg_64_127_30_30_n_0;
  wire RAM_reg_64_127_31_31_n_0;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire dm_rd_en;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[31]_0 ;
  wire \gpr1.dout_i_reg[31]_1 ;
  wire \gpr1.dout_i_reg[31]_2 ;
  wire \gpr1.dout_i_reg[31]_3 ;
  wire [31:0]p_0_out;
  wire [7:0]p_0_out_0;
  wire [5:0]p_13_out;
  wire s_dclk_o;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[12]),
        .DIB(Q[13]),
        .DIC(Q[14]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[15]),
        .DIB(Q[16]),
        .DIC(Q[17]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[18]),
        .DIB(Q[19]),
        .DIC(Q[20]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_0_63_21_23
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[21]),
        .DIB(Q[22]),
        .DIC(Q[23]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_21_23_n_0),
        .DOB(RAM_reg_0_63_21_23_n_1),
        .DOC(RAM_reg_0_63_21_23_n_2),
        .DOD(NLW_RAM_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_0_63_24_26
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[24]),
        .DIB(Q[25]),
        .DIC(Q[26]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_24_26_n_0),
        .DOB(RAM_reg_0_63_24_26_n_1),
        .DOC(RAM_reg_0_63_24_26_n_2),
        .DOD(NLW_RAM_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_0_63_27_29
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[27]),
        .DIB(Q[28]),
        .DIC(Q[29]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_27_29_n_0),
        .DOB(RAM_reg_0_63_27_29_n_1),
        .DOC(RAM_reg_0_63_27_29_n_2),
        .DOD(NLW_RAM_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D RAM_reg_0_63_30_30
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[30]),
        .DPO(RAM_reg_0_63_30_30_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_0_63_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D RAM_reg_0_63_31_31
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[31]),
        .DPO(RAM_reg_0_63_31_31_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_0_63_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[12]),
        .DIB(Q[13]),
        .DIC(Q[14]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[15]),
        .DIB(Q[16]),
        .DIC(Q[17]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[18]),
        .DIB(Q[19]),
        .DIC(Q[20]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_128_191_21_23
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[21]),
        .DIB(Q[22]),
        .DIC(Q[23]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_21_23_n_0),
        .DOB(RAM_reg_128_191_21_23_n_1),
        .DOC(RAM_reg_128_191_21_23_n_2),
        .DOD(NLW_RAM_reg_128_191_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_128_191_24_26
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[24]),
        .DIB(Q[25]),
        .DIC(Q[26]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_24_26_n_0),
        .DOB(RAM_reg_128_191_24_26_n_1),
        .DOC(RAM_reg_128_191_24_26_n_2),
        .DOD(NLW_RAM_reg_128_191_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_128_191_27_29
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[27]),
        .DIB(Q[28]),
        .DIC(Q[29]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_27_29_n_0),
        .DOB(RAM_reg_128_191_27_29_n_1),
        .DOC(RAM_reg_128_191_27_29_n_2),
        .DOD(NLW_RAM_reg_128_191_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D RAM_reg_128_191_30_30
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[30]),
        .DPO(RAM_reg_128_191_30_30_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_128_191_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D RAM_reg_128_191_31_31
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[31]),
        .DPO(RAM_reg_128_191_31_31_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_128_191_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[12]),
        .DIB(Q[13]),
        .DIC(Q[14]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[15]),
        .DIB(Q[16]),
        .DIC(Q[17]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[18]),
        .DIB(Q[19]),
        .DIC(Q[20]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_192_255_21_23
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[21]),
        .DIB(Q[22]),
        .DIC(Q[23]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_21_23_n_0),
        .DOB(RAM_reg_192_255_21_23_n_1),
        .DOC(RAM_reg_192_255_21_23_n_2),
        .DOD(NLW_RAM_reg_192_255_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_192_255_24_26
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[24]),
        .DIB(Q[25]),
        .DIC(Q[26]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_24_26_n_0),
        .DOB(RAM_reg_192_255_24_26_n_1),
        .DOC(RAM_reg_192_255_24_26_n_2),
        .DOD(NLW_RAM_reg_192_255_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_192_255_27_29
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[27]),
        .DIB(Q[28]),
        .DIC(Q[29]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_27_29_n_0),
        .DOB(RAM_reg_192_255_27_29_n_1),
        .DOC(RAM_reg_192_255_27_29_n_2),
        .DOD(NLW_RAM_reg_192_255_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D RAM_reg_192_255_30_30
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[30]),
        .DPO(RAM_reg_192_255_30_30_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_192_255_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D RAM_reg_192_255_31_31
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[31]),
        .DPO(RAM_reg_192_255_31_31_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_192_255_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[12]),
        .DIB(Q[13]),
        .DIC(Q[14]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[15]),
        .DIB(Q[16]),
        .DIC(Q[17]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[18]),
        .DIB(Q[19]),
        .DIC(Q[20]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M RAM_reg_64_127_21_23
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[21]),
        .DIB(Q[22]),
        .DIC(Q[23]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_21_23_n_0),
        .DOB(RAM_reg_64_127_21_23_n_1),
        .DOC(RAM_reg_64_127_21_23_n_2),
        .DOD(NLW_RAM_reg_64_127_21_23_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M RAM_reg_64_127_24_26
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[24]),
        .DIB(Q[25]),
        .DIC(Q[26]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_24_26_n_0),
        .DOB(RAM_reg_64_127_24_26_n_1),
        .DOC(RAM_reg_64_127_24_26_n_2),
        .DOD(NLW_RAM_reg_64_127_24_26_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M RAM_reg_64_127_27_29
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[27]),
        .DIB(Q[28]),
        .DIC(Q[29]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_27_29_n_0),
        .DOB(RAM_reg_64_127_27_29_n_1),
        .DOC(RAM_reg_64_127_27_29_n_2),
        .DOD(NLW_RAM_reg_64_127_27_29_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D RAM_reg_64_127_30_30
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[30]),
        .DPO(RAM_reg_64_127_30_30_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_64_127_30_30_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D RAM_reg_64_127_31_31
       (.A0(p_13_out[0]),
        .A1(p_13_out[1]),
        .A2(p_13_out[2]),
        .A3(p_13_out[3]),
        .A4(p_13_out[4]),
        .A5(p_13_out[5]),
        .D(Q[31]),
        .DPO(RAM_reg_64_127_31_31_n_0),
        .DPRA0(p_0_out_0[0]),
        .DPRA1(p_0_out_0[1]),
        .DPRA2(p_0_out_0[2]),
        .DPRA3(p_0_out_0[3]),
        .DPRA4(p_0_out_0[4]),
        .DPRA5(p_0_out_0[5]),
        .SPO(NLW_RAM_reg_64_127_31_31_SPO_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(p_0_out_0[5:0]),
        .ADDRB(p_0_out_0[5:0]),
        .ADDRC(p_0_out_0[5:0]),
        .ADDRD(p_13_out),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(s_dclk_o),
        .WE(\gpr1.dout_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_1 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(p_0_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(p_0_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(p_0_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_1 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(p_0_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(p_0_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_1 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(p_0_out[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_0),
        .I1(RAM_reg_128_191_21_23_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_21_23_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_21_23_n_0),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[22]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_1),
        .I1(RAM_reg_128_191_21_23_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_21_23_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_21_23_n_1),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[23]_i_1 
       (.I0(RAM_reg_192_255_21_23_n_2),
        .I1(RAM_reg_128_191_21_23_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_21_23_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_21_23_n_2),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[24]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_0),
        .I1(RAM_reg_128_191_24_26_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_24_26_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_24_26_n_0),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[25]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_1),
        .I1(RAM_reg_128_191_24_26_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_24_26_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_24_26_n_1),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[26]_i_1 
       (.I0(RAM_reg_192_255_24_26_n_2),
        .I1(RAM_reg_128_191_24_26_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_24_26_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_24_26_n_2),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[27]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_0),
        .I1(RAM_reg_128_191_27_29_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_27_29_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_27_29_n_0),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[28]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_1),
        .I1(RAM_reg_128_191_27_29_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_27_29_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_27_29_n_1),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[29]_i_1 
       (.I0(RAM_reg_192_255_27_29_n_2),
        .I1(RAM_reg_128_191_27_29_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_27_29_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_27_29_n_2),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_1 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[30]_i_1 
       (.I0(RAM_reg_192_255_30_30_n_0),
        .I1(RAM_reg_128_191_30_30_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_30_30_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_30_30_n_0),
        .O(p_0_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[31]_i_2 
       (.I0(RAM_reg_192_255_31_31_n_0),
        .I1(RAM_reg_128_191_31_31_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_31_31_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_31_31_n_0),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_1 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_1 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_1 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(p_0_out_0[7]),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(p_0_out_0[6]),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(p_0_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(\gpr1.dout_i_reg[0]_0 ),
        .CE(dm_rd_en),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module pcie_7x_0_fifo_generator_ramfifo
   (out,
    \goreg_dm.dout_i_reg[31] ,
    \gpr1.dout_i_reg[0] ,
    s_dclk_o,
    tx_fifo_read_en,
    tx_fifo_wr,
    p_20_out,
    Q);
  output out;
  output [31:0]\goreg_dm.dout_i_reg[31] ;
  input \gpr1.dout_i_reg[0] ;
  input s_dclk_o;
  input tx_fifo_read_en;
  input tx_fifo_wr;
  input p_20_out;
  input [31:0]Q;

  wire [31:0]Q;
  wire dm_rd_en;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_9 ;
  wire [31:0]\goreg_dm.dout_i_reg[31] ;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire [7:0]p_0_out_0;
  wire [7:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [7:0]p_24_out;
  wire p_6_out;
  wire s_dclk_o;
  wire tx_fifo_read_en;
  wire tx_fifo_wr;
  wire [7:0]wr_pntr_plus2;

  pcie_7x_0_clk_x_pntrs__xdcDup__1 \gntv_or_sync_fifo.gcx.clkx 
       (.WR_PNTR_RD(p_24_out),
        .\dest_graysync_ff_reg[1][7] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .p_0_out_0(p_0_out_0),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_wr(tx_fifo_wr),
        .wr_pntr_plus2(wr_pntr_plus2));
  pcie_7x_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(p_6_out),
        .WR_PNTR_RD(p_24_out),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_reg[0] (\gpr1.dout_i_reg[0] ),
        .p_0_out_0(p_0_out_0),
        .tx_fifo_read_en(tx_fifo_read_en));
  pcie_7x_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\gic0.gc0.count_d2_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gic0.gc0.count_d2_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .out(out),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_wr(tx_fifo_wr),
        .wr_pntr_plus2(wr_pntr_plus2));
  pcie_7x_0_memory \gntv_or_sync_fifo.mem 
       (.E(p_6_out),
        .Q(Q),
        .dm_rd_en(dm_rd_en),
        .\goreg_dm.dout_i_reg[31]_0 (\goreg_dm.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[31] (\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .\gpr1.dout_i_reg[31]_0 (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gpr1.dout_i_reg[31]_1 (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gpr1.dout_i_reg[31]_2 (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .p_0_out_0(p_0_out_0),
        .p_13_out(p_13_out[5:0]),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module pcie_7x_0_fifo_generator_ramfifo__parameterized0
   (ram_full_fb_i_reg,
    ENB_dly_D,
    \s_daddr_i_reg[2] ,
    \goreg_bm.dout_i_reg[31] ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENA_I,
    POR_A,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out,
    rx_fifo_wr_en,
    rx_fifo_rd,
    SR,
    Q);
  output ram_full_fb_i_reg;
  output ENB_dly_D;
  output \s_daddr_i_reg[2] ;
  output [31:0]\goreg_bm.dout_i_reg[31] ;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENA_I;
  input POR_A;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [0:0]SR;
  input [3:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire [31:0]\goreg_bm.dout_i_reg[31] ;
  wire [7:0]p_0_out;
  wire [7:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [7:0]p_24_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;
  wire [7:0]wr_pntr_plus2;

  pcie_7x_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.RD_PNTR(p_0_out),
        .WR_PNTR(p_13_out),
        .WR_PNTR_RD(p_24_out),
        .\dest_graysync_ff_reg[1][7] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .p_14_out(p_14_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .rx_fifo_wr_en_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .s_dclk_o(s_dclk_o),
        .wr_pntr_plus2(wr_pntr_plus2));
  pcie_7x_0_rd_logic_18 \gntv_or_sync_fifo.gl0.rd 
       (.E(dout_i),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .RD_PNTR(p_0_out),
        .SR(SR),
        .WR_PNTR_RD(p_24_out),
        .rx_fifo_rd(rx_fifo_rd),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[2] ),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_wr_logic_19 \gntv_or_sync_fifo.gl0.wr 
       (.WR_PNTR(p_13_out),
        .\gic0.gc0.count_reg[7] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .p_14_out(p_14_out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .wr_pntr_plus2(wr_pntr_plus2));
  pcie_7x_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(dout_i),
        .ENA_I(ENA_I),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(p_0_out),
        .WR_PNTR(p_13_out),
        .\goreg_bm.dout_i_reg[31]_0 (\goreg_bm.dout_i_reg[31] ),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module pcie_7x_0_fifo_generator_ramfifo__parameterized1
   (out,
    ram_full_fb_i_reg,
    E,
    \gpregsm1.user_valid_reg ,
    \axi_rd_resp_reg[1] ,
    \goreg_bm.dout_i_reg[63] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    POR_B,
    Q,
    p_20_out,
    ENB_dly_D,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i,
    ENB_dly_D_0,
    SR);
  output out;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \axi_rd_resp_reg[1] ;
  output [63:0]\goreg_bm.dout_i_reg[63] ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input POR_B;
  input [63:0]Q;
  input p_20_out;
  input ENB_dly_D;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [0:0]SR;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire [63:0]\goreg_bm.dout_i_reg[63] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_13_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [3:0]p_25_out;
  wire p_6_out;
  wire ram_full_fb_i_reg;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire \rd_qid_reg[0] ;
  wire s_dclk_o;

  pcie_7x_0_clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.RD_PNTR(p_0_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR(p_13_out),
        .WR_PNTR_RD(p_24_out),
        .s_dclk_o(s_dclk_o),
        .\src_gray_ff_reg[0] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  pcie_7x_0_rd_logic__parameterized0_25 \gntv_or_sync_fifo.gl0.rd 
       (.E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(ENB_dly_D),
        .RD_PNTR(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .axi_rd_resp(axi_rd_resp),
        .\axi_rd_resp_reg[1] (\axi_rd_resp_reg[1] ),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\gc0.count_reg[3] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .out(out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ));
  pcie_7x_0_wr_logic__parameterized0_26 \gntv_or_sync_fifo.gl0.wr 
       (.ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_dly_D_0(ENB_dly_D_0),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR(p_13_out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_memory__parameterized1_27 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_6_out),
        .ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(p_0_out),
        .SR(SR),
        .WR_PNTR(p_13_out),
        .\goreg_bm.dout_i_reg[63]_0 (\goreg_bm.dout_i_reg[63] ),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1
   (POR_B,
    out,
    ram_full_fb_i_reg,
    POR_A,
    ENB_dly_D,
    ENA_I,
    E,
    \gpregsm1.user_valid_reg ,
    SR,
    \gpregsm1.user_valid_reg_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    wr_cmd_fifowren_i,
    ENB_dly_D_0);
  output POR_B;
  output out;
  output ram_full_fb_i_reg;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [0:0]SR;
  output \gpregsm1.user_valid_reg_0 ;
  output [63:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_A;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_13_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [3:0]p_25_out;
  wire p_6_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire \wr_qid_reg[0] ;

  pcie_7x_0_clk_x_pntrs__parameterized0__xdcDup__1 \gntv_or_sync_fifo.gcx.clkx 
       (.RD_PNTR(p_0_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR(p_13_out),
        .WR_PNTR_RD(p_24_out),
        .\dest_graysync_ff_reg[1][3] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(ENB_dly_D),
        .RD_PNTR(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gc0.count_reg[0] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .out(out),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ));
  pcie_7x_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_dly_D_0(ENB_dly_D_0),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR(p_13_out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_dclk_o(s_dclk_o),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  pcie_7x_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(p_6_out),
        .ENA_I(ENA_I),
        .ENA_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(p_0_out),
        .SR(SR),
        .WR_PNTR(p_13_out),
        .aresetn(aresetn),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module pcie_7x_0_fifo_generator_top
   (out,
    \goreg_dm.dout_i_reg[31] ,
    \gpr1.dout_i_reg[0] ,
    s_dclk_o,
    tx_fifo_read_en,
    tx_fifo_wr,
    p_20_out,
    Q);
  output out;
  output [31:0]\goreg_dm.dout_i_reg[31] ;
  input \gpr1.dout_i_reg[0] ;
  input s_dclk_o;
  input tx_fifo_read_en;
  input tx_fifo_wr;
  input p_20_out;
  input [31:0]Q;

  wire [31:0]Q;
  wire [31:0]\goreg_dm.dout_i_reg[31] ;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire p_20_out;
  wire s_dclk_o;
  wire tx_fifo_read_en;
  wire tx_fifo_wr;

  pcie_7x_0_fifo_generator_ramfifo \grf.rf 
       (.Q(Q),
        .\goreg_dm.dout_i_reg[31] (\goreg_dm.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_read_en(tx_fifo_read_en),
        .tx_fifo_wr(tx_fifo_wr));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module pcie_7x_0_fifo_generator_top__parameterized0
   (ram_full_fb_i_reg,
    ENB_dly_D,
    \s_daddr_i_reg[2] ,
    \goreg_bm.dout_i_reg[31] ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENA_I,
    POR_A,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out,
    rx_fifo_wr_en,
    rx_fifo_rd,
    SR,
    Q);
  output ram_full_fb_i_reg;
  output ENB_dly_D;
  output \s_daddr_i_reg[2] ;
  output [31:0]\goreg_bm.dout_i_reg[31] ;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENA_I;
  input POR_A;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [0:0]SR;
  input [3:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]\goreg_bm.dout_i_reg[31] ;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q),
        .SR(SR),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[2] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module pcie_7x_0_fifo_generator_top__parameterized1
   (out,
    ram_full_fb_i_reg,
    E,
    \gpregsm1.user_valid_reg ,
    \axi_rd_resp_reg[1] ,
    \goreg_bm.dout_i_reg[63] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    POR_B,
    Q,
    p_20_out,
    ENB_dly_D,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i,
    ENB_dly_D_0,
    SR);
  output out;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \axi_rd_resp_reg[1] ;
  output [63:0]\goreg_bm.dout_i_reg[63] ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input POR_B;
  input [63:0]Q;
  input p_20_out;
  input ENB_dly_D;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [0:0]SR;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire [63:0]\goreg_bm.dout_i_reg[63] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire \rd_qid_reg[0] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .axi_rd_resp(axi_rd_resp),
        .\axi_rd_resp_reg[1] (\axi_rd_resp_reg[1] ),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\goreg_bm.dout_i_reg[63] (\goreg_bm.dout_i_reg[63] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1
   (POR_B,
    out,
    ram_full_fb_i_reg,
    POR_A,
    ENB_dly_D,
    ENA_I,
    E,
    \gpregsm1.user_valid_reg ,
    SR,
    \gpregsm1.user_valid_reg_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    wr_cmd_fifowren_i,
    ENB_dly_D_0);
  output POR_B;
  output out;
  output ram_full_fb_i_reg;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [0:0]SR;
  output \gpregsm1.user_valid_reg_0 ;
  output [63:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_A;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire \wr_qid_reg[0] ;

  pcie_7x_0_fifo_generator_ramfifo__parameterized1__xdcDup__1 \grf.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module pcie_7x_0_fifo_generator_v13_2_4
   (out,
    \goreg_dm.dout_i_reg[31] ,
    \gpr1.dout_i_reg[0] ,
    s_dclk_o,
    tx_fifo_read_en,
    tx_fifo_wr,
    p_20_out,
    Q);
  output out;
  output [31:0]\goreg_dm.dout_i_reg[31] ;
  input \gpr1.dout_i_reg[0] ;
  input s_dclk_o;
  input tx_fifo_read_en;
  input tx_fifo_wr;
  input p_20_out;
  input [31:0]Q;

  wire [31:0]Q;
  wire [31:0]\goreg_dm.dout_i_reg[31] ;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire p_20_out;
  wire s_dclk_o;
  wire tx_fifo_read_en;
  wire tx_fifo_wr;

  pcie_7x_0_fifo_generator_v13_2_4_synth inst_fifo_gen
       (.Q(Q),
        .\goreg_dm.dout_i_reg[31] (\goreg_dm.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_read_en(tx_fifo_read_en),
        .tx_fifo_wr(tx_fifo_wr));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module pcie_7x_0_fifo_generator_v13_2_4__parameterized0
   (ram_full_fb_i_reg,
    ENB_dly_D,
    \s_daddr_i_reg[2] ,
    \goreg_bm.dout_i_reg[31] ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENA_I,
    POR_A,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out,
    rx_fifo_wr_en,
    rx_fifo_rd,
    SR,
    Q);
  output ram_full_fb_i_reg;
  output ENB_dly_D;
  output \s_daddr_i_reg[2] ;
  output [31:0]\goreg_bm.dout_i_reg[31] ;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENA_I;
  input POR_A;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [0:0]SR;
  input [3:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]\goreg_bm.dout_i_reg[31] ;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0 inst_fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q),
        .SR(SR),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[2] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module pcie_7x_0_fifo_generator_v13_2_4__parameterized1
   (out,
    ram_full_fb_i_reg,
    E,
    \gpregsm1.user_valid_reg ,
    \axi_rd_resp_reg[1] ,
    \goreg_bm.dout_i_reg[63] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    POR_B,
    Q,
    p_20_out,
    ENB_dly_D,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i,
    ENB_dly_D_0,
    SR);
  output out;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \axi_rd_resp_reg[1] ;
  output [63:0]\goreg_bm.dout_i_reg[63] ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input POR_B;
  input [63:0]Q;
  input p_20_out;
  input ENB_dly_D;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [0:0]SR;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire [63:0]\goreg_bm.dout_i_reg[63] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire \rd_qid_reg[0] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1 inst_fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .axi_rd_resp(axi_rd_resp),
        .\axi_rd_resp_reg[1] (\axi_rd_resp_reg[1] ),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\goreg_bm.dout_i_reg[63] (\goreg_bm.dout_i_reg[63] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1
   (POR_B,
    out,
    ram_full_fb_i_reg,
    POR_A,
    ENB_dly_D,
    ENA_I,
    E,
    \gpregsm1.user_valid_reg ,
    SR,
    \gpregsm1.user_valid_reg_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    wr_cmd_fifowren_i,
    ENB_dly_D_0);
  output POR_B;
  output out;
  output ram_full_fb_i_reg;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [0:0]SR;
  output \gpregsm1.user_valid_reg_0 ;
  output [63:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_A;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire \wr_qid_reg[0] ;

  pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1 inst_fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module pcie_7x_0_fifo_generator_v13_2_4_synth
   (out,
    \goreg_dm.dout_i_reg[31] ,
    \gpr1.dout_i_reg[0] ,
    s_dclk_o,
    tx_fifo_read_en,
    tx_fifo_wr,
    p_20_out,
    Q);
  output out;
  output [31:0]\goreg_dm.dout_i_reg[31] ;
  input \gpr1.dout_i_reg[0] ;
  input s_dclk_o;
  input tx_fifo_read_en;
  input tx_fifo_wr;
  input p_20_out;
  input [31:0]Q;

  wire [31:0]Q;
  wire [31:0]\goreg_dm.dout_i_reg[31] ;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire p_20_out;
  wire s_dclk_o;
  wire tx_fifo_read_en;
  wire tx_fifo_wr;

  pcie_7x_0_fifo_generator_top \gconvfifo.rf 
       (.Q(Q),
        .\goreg_dm.dout_i_reg[31] (\goreg_dm.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_read_en(tx_fifo_read_en),
        .tx_fifo_wr(tx_fifo_wr));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized0
   (ram_full_fb_i_reg,
    ENB_dly_D,
    \s_daddr_i_reg[2] ,
    \goreg_bm.dout_i_reg[31] ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENA_I,
    POR_A,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out,
    rx_fifo_wr_en,
    rx_fifo_rd,
    SR,
    Q);
  output ram_full_fb_i_reg;
  output ENB_dly_D;
  output \s_daddr_i_reg[2] ;
  output [31:0]\goreg_bm.dout_i_reg[31] ;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENA_I;
  input POR_A;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;
  input rx_fifo_wr_en;
  input rx_fifo_rd;
  input [0:0]SR;
  input [3:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]\goreg_bm.dout_i_reg[31] ;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q),
        .SR(SR),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[2] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1
   (out,
    ram_full_fb_i_reg,
    E,
    \gpregsm1.user_valid_reg ,
    \axi_rd_resp_reg[1] ,
    \goreg_bm.dout_i_reg[63] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    POR_B,
    Q,
    p_20_out,
    ENB_dly_D,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    axi_rd_resp,
    axi_rd_txn_err,
    rd_cmd_fifowren_i,
    ENB_dly_D_0,
    SR);
  output out;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \axi_rd_resp_reg[1] ;
  output [63:0]\goreg_bm.dout_i_reg[63] ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input POR_B;
  input [63:0]Q;
  input p_20_out;
  input ENB_dly_D;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [0:0]SR;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire [63:0]\goreg_bm.dout_i_reg[63] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire rd_cmd_fifowren_i;
  wire \rd_qid_reg[0] ;
  wire s_dclk_o;

  pcie_7x_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .axi_rd_resp(axi_rd_resp),
        .\axi_rd_resp_reg[1] (\axi_rd_resp_reg[1] ),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\goreg_bm.dout_i_reg[63] (\goreg_bm.dout_i_reg[63] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module pcie_7x_0_fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1
   (POR_B,
    out,
    ram_full_fb_i_reg,
    POR_A,
    ENB_dly_D,
    ENA_I,
    E,
    \gpregsm1.user_valid_reg ,
    SR,
    \gpregsm1.user_valid_reg_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    wr_cmd_fifowren_i,
    ENB_dly_D_0);
  output POR_B;
  output out;
  output ram_full_fb_i_reg;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [0:0]SR;
  output \gpregsm1.user_valid_reg_0 ;
  output [63:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_dly_D;
  wire ENB_dly_D_0;
  wire POR_A;
  wire POR_B;
  wire [63:0]Q;
  wire [0:0]SR;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rx_fifo_wr_en;
  wire s_dclk_o;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_cmd_fifowren_i;
  wire \wr_qid_reg[0] ;

  pcie_7x_0_fifo_generator_top__parameterized1__xdcDup__1 \gconvfifo.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .ENA_I(ENA_I),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_0(ENB_dly_D_0),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_axi_bridge" *) 
module pcie_7x_0_jtag_axi_v1_2_9_axi_bridge
   (m_axi_awaddr,
    m_axi_araddr,
    axi_wr_done,
    sys_rst_n,
    axi_rd_done,
    tx_fifo_read_en,
    axi_wr_busy,
    axi_bready_ff_reg,
    m_axi_awvalid,
    m_axi_wvalid,
    rx_fifo_wr_en,
    axi_rd_busy,
    axi_rready_reg,
    m_axi_arvalid,
    p_20_out,
    E,
    axi_wr_done_reg,
    axi_rd_resp,
    axi_wr_resp,
    m_axi_wdata,
    \rx_fifo_data_o_reg[31] ,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    axi_rd_done_ff,
    axi_wr_done_ff,
    aresetn,
    m_axi_rvalid,
    axi_rd,
    axi_wr,
    m_axi_bvalid,
    m_axi_arready,
    m_axi_rresp,
    m_axi_bresp,
    Q,
    \tx_fifo_data_out_ff_reg[31] ,
    m_axi_rdata,
    \cmd_fifo_data_out_ff_reg[63] ,
    m_axi_wready,
    m_axi_awready);
  output [31:0]m_axi_awaddr;
  output [31:0]m_axi_araddr;
  output axi_wr_done;
  output sys_rst_n;
  output axi_rd_done;
  output tx_fifo_read_en;
  output axi_wr_busy;
  output axi_bready_ff_reg;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output rx_fifo_wr_en;
  output axi_rd_busy;
  output axi_rready_reg;
  output m_axi_arvalid;
  output p_20_out;
  output [0:0]E;
  output [0:0]axi_wr_done_reg;
  output [1:0]axi_rd_resp;
  output [1:0]axi_wr_resp;
  output [31:0]m_axi_wdata;
  output [31:0]\rx_fifo_data_o_reg[31] ;
  input out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input axi_rd_done_ff;
  input axi_wr_done_ff;
  input aresetn;
  input m_axi_rvalid;
  input axi_rd;
  input axi_wr;
  input m_axi_bvalid;
  input m_axi_arready;
  input [1:0]m_axi_rresp;
  input [1:0]m_axi_bresp;
  input [63:0]Q;
  input [31:0]\tx_fifo_data_out_ff_reg[31] ;
  input [31:0]m_axi_rdata;
  input [63:0]\cmd_fifo_data_out_ff_reg[63] ;
  input m_axi_wready;
  input m_axi_awready;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aresetn;
  wire axi_bready_ff_reg;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire [1:0]axi_rd_resp;
  wire axi_rready_reg;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [0:0]axi_wr_done_reg;
  wire [1:0]axi_wr_resp;
  wire [63:0]\cmd_fifo_data_out_ff_reg[63] ;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire out;
  wire p_20_out;
  wire [31:0]\rx_fifo_data_o_reg[31] ;
  wire rx_fifo_wr_en;
  wire sys_rst_n;
  wire [31:0]\tx_fifo_data_out_ff_reg[31] ;
  wire tx_fifo_read_en;

  pcie_7x_0_jtag_axi_v1_2_9_read_axilite read_axi_lite_u
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .SR(sys_rst_n),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_resp(axi_rd_resp),
        .axi_rready_reg_0(axi_rready_reg),
        .\cmd_fifo_data_out_ff_reg[63]_0 (\cmd_fifo_data_out_ff_reg[63] ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .p_20_out(p_20_out),
        .\rx_fifo_data_o_reg[31]_0 (\rx_fifo_data_o_reg[31] ),
        .rx_fifo_wr_en(rx_fifo_wr_en));
  pcie_7x_0_jtag_axi_v1_2_9_write_axilite write_axi_lite_u
       (.Q(Q),
        .SR(sys_rst_n),
        .aresetn(aresetn),
        .axi_bready_ff_reg_0(axi_bready_ff_reg),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_done_reg_0(axi_wr_done_reg),
        .axi_wr_resp(axi_wr_resp),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out(out),
        .\tx_fifo_data_out_ff_reg[31]_0 (\tx_fifo_data_out_ff_reg[31] ),
        .tx_fifo_read_en(tx_fifo_read_en));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_cmd_decode" *) 
module pcie_7x_0_jtag_axi_v1_2_9_cmd_decode
   (axi_rd_done_ff,
    rd_cmd_fifo_read_en,
    axi_rd,
    SR,
    axi_rd_done,
    axi_tx_reg_0,
    axi_rd_busy,
    out,
    rd_axi_en_exec_ff4,
    E);
  output axi_rd_done_ff;
  output rd_cmd_fifo_read_en;
  output axi_rd;
  input [0:0]SR;
  input axi_rd_done;
  input axi_tx_reg_0;
  input axi_rd_busy;
  input out;
  input rd_axi_en_exec_ff4;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_tx_i_1__0_n_0;
  wire axi_tx_reg_0;
  wire out;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_i_1__0_n_0;
  wire rd_cmd_fifo_read_en;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1_n_0 ;

  FDRE axi_tx_done_ff_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(axi_rd_done),
        .Q(axi_rd_done_ff),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00FFFF00000400)) 
    axi_tx_i_1__0
       (.I0(axi_rd_busy),
        .I1(out),
        .I2(rd_axi_en_exec_ff4),
        .I3(state[0]),
        .I4(state[1]),
        .I5(axi_rd),
        .O(axi_tx_i_1__0_n_0));
  FDRE axi_tx_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(axi_tx_i_1__0_n_0),
        .Q(axi_rd),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF0004FF00000400)) 
    rd_cmd_fifo_i_1__0
       (.I0(axi_rd_busy),
        .I1(out),
        .I2(rd_axi_en_exec_ff4),
        .I3(state[0]),
        .I4(state[1]),
        .I5(rd_cmd_fifo_read_en),
        .O(rd_cmd_fifo_i_1__0_n_0));
  FDRE rd_cmd_fifo_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_1__0_n_0),
        .Q(rd_cmd_fifo_read_en),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEEEEFF0F0000)) 
    \state[0]_i_1__0 
       (.I0(axi_rd_done),
        .I1(axi_rd_done_ff),
        .I2(E),
        .I3(axi_rd_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF111100F00000)) 
    \state[1]_i_1 
       (.I0(axi_rd_done_ff),
        .I1(axi_rd_done),
        .I2(E),
        .I3(axi_rd_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "AXI_TRANSACTION:10,READ_CMD_FIFO:01" *) 
  FDSE \state_reg[0] 
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "AXI_TRANSACTION:10,READ_CMD_FIFO:01" *) 
  FDRE \state_reg[1] 
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_cmd_decode" *) 
module pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15
   (axi_tx_done_ff_reg_0,
    wr_cmd_fifo_read_en,
    axi_wr,
    axi_tx_done_ff_reg_1,
    axi_tx_done_ff_reg_2,
    SR,
    axi_wr_done,
    axi_tx_reg_0,
    axi_wr_resp,
    wr_sts_flag_reg,
    cmd_valid_wr_ch,
    cmd_valid_wr_ch_d,
    axi_wr_busy,
    out,
    wr_axi_en_exec_ff4);
  output axi_tx_done_ff_reg_0;
  output wr_cmd_fifo_read_en;
  output axi_wr;
  output axi_tx_done_ff_reg_1;
  output axi_tx_done_ff_reg_2;
  input [0:0]SR;
  input axi_wr_done;
  input axi_tx_reg_0;
  input [0:0]axi_wr_resp;
  input wr_sts_flag_reg;
  input cmd_valid_wr_ch;
  input cmd_valid_wr_ch_d;
  input axi_wr_busy;
  input out;
  input wr_axi_en_exec_ff4;

  wire [0:0]SR;
  wire axi_tx_done_ff_reg_0;
  wire axi_tx_done_ff_reg_1;
  wire axi_tx_done_ff_reg_2;
  wire axi_tx_i_1_n_0;
  wire axi_tx_reg_0;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire [0:0]axi_wr_resp;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  wire out;
  wire rd_cmd_fifo_i_1_n_0;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire wr_sts_flag_reg;

  FDRE axi_tx_done_ff_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(axi_wr_done),
        .Q(axi_tx_done_ff_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00FFFF00000400)) 
    axi_tx_i_1
       (.I0(axi_wr_busy),
        .I1(out),
        .I2(wr_axi_en_exec_ff4),
        .I3(state[0]),
        .I4(state[1]),
        .I5(axi_wr),
        .O(axi_tx_i_1_n_0));
  FDRE axi_tx_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(axi_tx_i_1_n_0),
        .Q(axi_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF0004FF00000400)) 
    rd_cmd_fifo_i_1
       (.I0(axi_wr_busy),
        .I1(out),
        .I2(wr_axi_en_exec_ff4),
        .I3(state[0]),
        .I4(state[1]),
        .I5(wr_cmd_fifo_read_en),
        .O(rd_cmd_fifo_i_1_n_0));
  FDRE rd_cmd_fifo_reg
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_1_n_0),
        .Q(wr_cmd_fifo_read_en),
        .R(SR));
  LUT6 #(
    .INIT(64'h4000400040FF4000)) 
    \s_axi_wr_resp[0]_i_2 
       (.I0(axi_tx_done_ff_reg_0),
        .I1(axi_wr_done),
        .I2(axi_wr_resp),
        .I3(wr_sts_flag_reg),
        .I4(cmd_valid_wr_ch),
        .I5(cmd_valid_wr_ch_d),
        .O(axi_tx_done_ff_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEEEEFF0F0000)) 
    \state[0]_i_1 
       (.I0(axi_wr_done),
        .I1(axi_tx_done_ff_reg_0),
        .I2(cmd_valid_wr_ch),
        .I3(axi_wr_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF111100F00000)) 
    \state[1]_i_2 
       (.I0(axi_tx_done_ff_reg_0),
        .I1(axi_wr_done),
        .I2(cmd_valid_wr_ch),
        .I3(axi_wr_busy),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "AXI_TRANSACTION:10,READ_CMD_FIFO:01" *) 
  FDSE \state_reg[0] 
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "AXI_TRANSACTION:10,READ_CMD_FIFO:01" *) 
  FDRE \state_reg[1] 
       (.C(axi_tx_reg_0),
        .CE(1'b1),
        .D(\state[1]_i_2_n_0 ),
        .Q(state[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBF00BF00BFFFBF00)) 
    wr_sts_flag_i_1
       (.I0(axi_tx_done_ff_reg_0),
        .I1(axi_wr_done),
        .I2(axi_wr_resp),
        .I3(wr_sts_flag_reg),
        .I4(cmd_valid_wr_ch),
        .I5(cmd_valid_wr_ch_d),
        .O(axi_tx_done_ff_reg_2));
endmodule

(* AXI_64BIT_ADDR = "0" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* FAMILY = "artix7" *) 
(* GC_XSDB_S_IPORT_WIDTH = "37" *) (* GC_XSDB_S_OPORT_WIDTH = "17" *) (* M_AXI_ADDR_WIDTH = "32" *) 
(* M_AXI_DATA_WIDTH = "32" *) (* M_AXI_ID_WIDTH = "1" *) (* M_HAS_BURST = "1" *) 
(* ORIG_REF_NAME = "jtag_axi_v1_2_9_jtag_axi" *) (* PROTOCOL = "2" *) (* RD_CMDFIFO_DATA_WIDTH = "64" *) 
(* RD_TXN_QUEUE_LENGTH = "1" *) (* WR_CMDFIFO_DATA_WIDTH = "64" *) (* WR_TXN_QUEUE_LENGTH = "1" *) 
(* dont_touch = "true" *) 
module pcie_7x_0_jtag_axi_v1_2_9_jtag_axi
   (aclk,
    aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    sl_iport0,
    sl_oport0);
  (* S = "TRUE" *) (* keep = "true" *) input aclk;
  input aresetn;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;
  (* dont_touch = "true" *) input [36:0]sl_iport0;
  (* dont_touch = "true" *) output [16:0]sl_oport0;

  wire \<const0> ;
  wire \<const1> ;
  (* RTL_KEEP = "true" *) (* S *) wire aclk;
  wire aresetn;
  wire axi_bridge_u_n_65;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_rd_done_pulse;
  wire [1:0]axi_rd_resp;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [1:0]axi_wr_resp;
  wire [63:0]cmd_fifo_data_out;
  wire jtag_axi_engine_u_n_100;
  wire jtag_axi_engine_u_n_101;
  wire jtag_axi_engine_u_n_102;
  wire jtag_axi_engine_u_n_103;
  wire jtag_axi_engine_u_n_104;
  wire jtag_axi_engine_u_n_105;
  wire jtag_axi_engine_u_n_106;
  wire jtag_axi_engine_u_n_107;
  wire jtag_axi_engine_u_n_108;
  wire jtag_axi_engine_u_n_109;
  wire jtag_axi_engine_u_n_110;
  wire jtag_axi_engine_u_n_111;
  wire jtag_axi_engine_u_n_112;
  wire jtag_axi_engine_u_n_113;
  wire jtag_axi_engine_u_n_114;
  wire jtag_axi_engine_u_n_115;
  wire jtag_axi_engine_u_n_116;
  wire jtag_axi_engine_u_n_117;
  wire jtag_axi_engine_u_n_118;
  wire jtag_axi_engine_u_n_119;
  wire jtag_axi_engine_u_n_120;
  wire jtag_axi_engine_u_n_121;
  wire jtag_axi_engine_u_n_122;
  wire jtag_axi_engine_u_n_123;
  wire jtag_axi_engine_u_n_124;
  wire jtag_axi_engine_u_n_125;
  wire jtag_axi_engine_u_n_126;
  wire jtag_axi_engine_u_n_127;
  wire jtag_axi_engine_u_n_128;
  wire jtag_axi_engine_u_n_129;
  wire jtag_axi_engine_u_n_130;
  wire jtag_axi_engine_u_n_131;
  wire jtag_axi_engine_u_n_132;
  wire jtag_axi_engine_u_n_133;
  wire jtag_axi_engine_u_n_134;
  wire jtag_axi_engine_u_n_135;
  wire jtag_axi_engine_u_n_136;
  wire jtag_axi_engine_u_n_137;
  wire jtag_axi_engine_u_n_138;
  wire jtag_axi_engine_u_n_139;
  wire jtag_axi_engine_u_n_140;
  wire jtag_axi_engine_u_n_141;
  wire jtag_axi_engine_u_n_142;
  wire jtag_axi_engine_u_n_143;
  wire jtag_axi_engine_u_n_144;
  wire jtag_axi_engine_u_n_145;
  wire jtag_axi_engine_u_n_146;
  wire jtag_axi_engine_u_n_147;
  wire jtag_axi_engine_u_n_148;
  wire jtag_axi_engine_u_n_149;
  wire jtag_axi_engine_u_n_150;
  wire jtag_axi_engine_u_n_151;
  wire jtag_axi_engine_u_n_152;
  wire jtag_axi_engine_u_n_153;
  wire jtag_axi_engine_u_n_154;
  wire jtag_axi_engine_u_n_155;
  wire jtag_axi_engine_u_n_156;
  wire jtag_axi_engine_u_n_157;
  wire jtag_axi_engine_u_n_158;
  wire jtag_axi_engine_u_n_159;
  wire jtag_axi_engine_u_n_160;
  wire jtag_axi_engine_u_n_161;
  wire jtag_axi_engine_u_n_162;
  wire jtag_axi_engine_u_n_163;
  wire jtag_axi_engine_u_n_164;
  wire jtag_axi_engine_u_n_165;
  wire jtag_axi_engine_u_n_166;
  wire jtag_axi_engine_u_n_167;
  wire jtag_axi_engine_u_n_168;
  wire jtag_axi_engine_u_n_169;
  wire jtag_axi_engine_u_n_17;
  wire jtag_axi_engine_u_n_170;
  wire jtag_axi_engine_u_n_171;
  wire jtag_axi_engine_u_n_172;
  wire jtag_axi_engine_u_n_173;
  wire jtag_axi_engine_u_n_174;
  wire jtag_axi_engine_u_n_175;
  wire jtag_axi_engine_u_n_176;
  wire jtag_axi_engine_u_n_177;
  wire jtag_axi_engine_u_n_178;
  wire jtag_axi_engine_u_n_179;
  wire jtag_axi_engine_u_n_180;
  wire jtag_axi_engine_u_n_181;
  wire jtag_axi_engine_u_n_86;
  wire jtag_axi_engine_u_n_87;
  wire jtag_axi_engine_u_n_88;
  wire jtag_axi_engine_u_n_89;
  wire jtag_axi_engine_u_n_90;
  wire jtag_axi_engine_u_n_91;
  wire jtag_axi_engine_u_n_92;
  wire jtag_axi_engine_u_n_93;
  wire jtag_axi_engine_u_n_94;
  wire jtag_axi_engine_u_n_95;
  wire jtag_axi_engine_u_n_96;
  wire jtag_axi_engine_u_n_97;
  wire jtag_axi_engine_u_n_98;
  wire jtag_axi_engine_u_n_99;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_6_in;
  wire [31:0]rx_fifo_data_o;
  wire \rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ;
  wire rx_fifo_wr_en;
  (* DONT_TOUCH *) wire [36:0]sl_iport0;
  (* DONT_TOUCH *) wire [16:0]sl_oport0;
  wire tx_fifo_read_en;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  pcie_7x_0_jtag_axi_v1_2_9_axi_bridge axi_bridge_u
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (jtag_axi_engine_u_n_17),
        .E(axi_rd_done_pulse),
        .Q(cmd_fifo_data_out),
        .aresetn(aresetn),
        .axi_bready_ff_reg(m_axi_bready),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_resp(axi_rd_resp),
        .axi_rready_reg(m_axi_rready),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_done_reg(p_6_in),
        .axi_wr_resp(axi_wr_resp),
        .\cmd_fifo_data_out_ff_reg[63] ({jtag_axi_engine_u_n_118,jtag_axi_engine_u_n_119,jtag_axi_engine_u_n_120,jtag_axi_engine_u_n_121,jtag_axi_engine_u_n_122,jtag_axi_engine_u_n_123,jtag_axi_engine_u_n_124,jtag_axi_engine_u_n_125,jtag_axi_engine_u_n_126,jtag_axi_engine_u_n_127,jtag_axi_engine_u_n_128,jtag_axi_engine_u_n_129,jtag_axi_engine_u_n_130,jtag_axi_engine_u_n_131,jtag_axi_engine_u_n_132,jtag_axi_engine_u_n_133,jtag_axi_engine_u_n_134,jtag_axi_engine_u_n_135,jtag_axi_engine_u_n_136,jtag_axi_engine_u_n_137,jtag_axi_engine_u_n_138,jtag_axi_engine_u_n_139,jtag_axi_engine_u_n_140,jtag_axi_engine_u_n_141,jtag_axi_engine_u_n_142,jtag_axi_engine_u_n_143,jtag_axi_engine_u_n_144,jtag_axi_engine_u_n_145,jtag_axi_engine_u_n_146,jtag_axi_engine_u_n_147,jtag_axi_engine_u_n_148,jtag_axi_engine_u_n_149,jtag_axi_engine_u_n_150,jtag_axi_engine_u_n_151,jtag_axi_engine_u_n_152,jtag_axi_engine_u_n_153,jtag_axi_engine_u_n_154,jtag_axi_engine_u_n_155,jtag_axi_engine_u_n_156,jtag_axi_engine_u_n_157,jtag_axi_engine_u_n_158,jtag_axi_engine_u_n_159,jtag_axi_engine_u_n_160,jtag_axi_engine_u_n_161,jtag_axi_engine_u_n_162,jtag_axi_engine_u_n_163,jtag_axi_engine_u_n_164,jtag_axi_engine_u_n_165,jtag_axi_engine_u_n_166,jtag_axi_engine_u_n_167,jtag_axi_engine_u_n_168,jtag_axi_engine_u_n_169,jtag_axi_engine_u_n_170,jtag_axi_engine_u_n_171,jtag_axi_engine_u_n_172,jtag_axi_engine_u_n_173,jtag_axi_engine_u_n_174,jtag_axi_engine_u_n_175,jtag_axi_engine_u_n_176,jtag_axi_engine_u_n_177,jtag_axi_engine_u_n_178,jtag_axi_engine_u_n_179,jtag_axi_engine_u_n_180,jtag_axi_engine_u_n_181}),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out(aclk),
        .p_20_out(\rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .\rx_fifo_data_o_reg[31] (rx_fifo_data_o),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .sys_rst_n(axi_bridge_u_n_65),
        .\tx_fifo_data_out_ff_reg[31] ({jtag_axi_engine_u_n_86,jtag_axi_engine_u_n_87,jtag_axi_engine_u_n_88,jtag_axi_engine_u_n_89,jtag_axi_engine_u_n_90,jtag_axi_engine_u_n_91,jtag_axi_engine_u_n_92,jtag_axi_engine_u_n_93,jtag_axi_engine_u_n_94,jtag_axi_engine_u_n_95,jtag_axi_engine_u_n_96,jtag_axi_engine_u_n_97,jtag_axi_engine_u_n_98,jtag_axi_engine_u_n_99,jtag_axi_engine_u_n_100,jtag_axi_engine_u_n_101,jtag_axi_engine_u_n_102,jtag_axi_engine_u_n_103,jtag_axi_engine_u_n_104,jtag_axi_engine_u_n_105,jtag_axi_engine_u_n_106,jtag_axi_engine_u_n_107,jtag_axi_engine_u_n_108,jtag_axi_engine_u_n_109,jtag_axi_engine_u_n_110,jtag_axi_engine_u_n_111,jtag_axi_engine_u_n_112,jtag_axi_engine_u_n_113,jtag_axi_engine_u_n_114,jtag_axi_engine_u_n_115,jtag_axi_engine_u_n_116,jtag_axi_engine_u_n_117}),
        .tx_fifo_read_en(tx_fifo_read_en));
  pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine jtag_axi_engine_u
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (rx_fifo_data_o),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (aclk),
        .E(axi_rd_done_pulse),
        .Q(cmd_fifo_data_out),
        .aresetn(aresetn),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_rd_resp(axi_rd_resp),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_done_ff(axi_wr_done_ff),
        .axi_wr_resp(axi_wr_resp),
        .fifo_rst_ff3_reg_0(axi_bridge_u_n_65),
        .\goreg_dm.dout_i_reg[31] ({jtag_axi_engine_u_n_86,jtag_axi_engine_u_n_87,jtag_axi_engine_u_n_88,jtag_axi_engine_u_n_89,jtag_axi_engine_u_n_90,jtag_axi_engine_u_n_91,jtag_axi_engine_u_n_92,jtag_axi_engine_u_n_93,jtag_axi_engine_u_n_94,jtag_axi_engine_u_n_95,jtag_axi_engine_u_n_96,jtag_axi_engine_u_n_97,jtag_axi_engine_u_n_98,jtag_axi_engine_u_n_99,jtag_axi_engine_u_n_100,jtag_axi_engine_u_n_101,jtag_axi_engine_u_n_102,jtag_axi_engine_u_n_103,jtag_axi_engine_u_n_104,jtag_axi_engine_u_n_105,jtag_axi_engine_u_n_106,jtag_axi_engine_u_n_107,jtag_axi_engine_u_n_108,jtag_axi_engine_u_n_109,jtag_axi_engine_u_n_110,jtag_axi_engine_u_n_111,jtag_axi_engine_u_n_112,jtag_axi_engine_u_n_113,jtag_axi_engine_u_n_114,jtag_axi_engine_u_n_115,jtag_axi_engine_u_n_116,jtag_axi_engine_u_n_117}),
        .out(sl_iport0),
        .p_20_out(\rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ram_full_fb_i_reg(jtag_axi_engine_u_n_17),
        .\rd_cmd_fifo_data_out_reg[63]_0 ({jtag_axi_engine_u_n_118,jtag_axi_engine_u_n_119,jtag_axi_engine_u_n_120,jtag_axi_engine_u_n_121,jtag_axi_engine_u_n_122,jtag_axi_engine_u_n_123,jtag_axi_engine_u_n_124,jtag_axi_engine_u_n_125,jtag_axi_engine_u_n_126,jtag_axi_engine_u_n_127,jtag_axi_engine_u_n_128,jtag_axi_engine_u_n_129,jtag_axi_engine_u_n_130,jtag_axi_engine_u_n_131,jtag_axi_engine_u_n_132,jtag_axi_engine_u_n_133,jtag_axi_engine_u_n_134,jtag_axi_engine_u_n_135,jtag_axi_engine_u_n_136,jtag_axi_engine_u_n_137,jtag_axi_engine_u_n_138,jtag_axi_engine_u_n_139,jtag_axi_engine_u_n_140,jtag_axi_engine_u_n_141,jtag_axi_engine_u_n_142,jtag_axi_engine_u_n_143,jtag_axi_engine_u_n_144,jtag_axi_engine_u_n_145,jtag_axi_engine_u_n_146,jtag_axi_engine_u_n_147,jtag_axi_engine_u_n_148,jtag_axi_engine_u_n_149,jtag_axi_engine_u_n_150,jtag_axi_engine_u_n_151,jtag_axi_engine_u_n_152,jtag_axi_engine_u_n_153,jtag_axi_engine_u_n_154,jtag_axi_engine_u_n_155,jtag_axi_engine_u_n_156,jtag_axi_engine_u_n_157,jtag_axi_engine_u_n_158,jtag_axi_engine_u_n_159,jtag_axi_engine_u_n_160,jtag_axi_engine_u_n_161,jtag_axi_engine_u_n_162,jtag_axi_engine_u_n_163,jtag_axi_engine_u_n_164,jtag_axi_engine_u_n_165,jtag_axi_engine_u_n_166,jtag_axi_engine_u_n_167,jtag_axi_engine_u_n_168,jtag_axi_engine_u_n_169,jtag_axi_engine_u_n_170,jtag_axi_engine_u_n_171,jtag_axi_engine_u_n_172,jtag_axi_engine_u_n_173,jtag_axi_engine_u_n_174,jtag_axi_engine_u_n_175,jtag_axi_engine_u_n_176,jtag_axi_engine_u_n_177,jtag_axi_engine_u_n_178,jtag_axi_engine_u_n_179,jtag_axi_engine_u_n_180,jtag_axi_engine_u_n_181}),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .sl_oport_o(sl_oport0),
        .tx_fifo_read_en(tx_fifo_read_en),
        .\wr_cmd_fifo_data_out_qid_reg[3]_0 (p_6_in));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_jtag_axi_engine" *) 
module pcie_7x_0_jtag_axi_v1_2_9_jtag_axi_engine
   (sl_oport_o,
    ram_full_fb_i_reg,
    axi_wr_done_ff,
    axi_rd_done_ff,
    axi_wr,
    axi_rd,
    Q,
    \goreg_dm.dout_i_reg[31] ,
    \rd_cmd_fifo_data_out_reg[63]_0 ,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    p_20_out,
    axi_wr_done,
    axi_rd_done,
    fifo_rst_ff3_reg_0,
    aresetn,
    axi_rd_resp,
    tx_fifo_read_en,
    rx_fifo_wr_en,
    axi_wr_resp,
    E,
    \wr_cmd_fifo_data_out_qid_reg[3]_0 ,
    axi_wr_busy,
    axi_rd_busy);
  output [16:0]sl_oport_o;
  output ram_full_fb_i_reg;
  output axi_wr_done_ff;
  output axi_rd_done_ff;
  output axi_wr;
  output axi_rd;
  output [63:0]Q;
  output [31:0]\goreg_dm.dout_i_reg[31] ;
  output [63:0]\rd_cmd_fifo_data_out_reg[63]_0 ;
  input [36:0]out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input p_20_out;
  input axi_wr_done;
  input axi_rd_done;
  input fifo_rst_ff3_reg_0;
  input aresetn;
  input [1:0]axi_rd_resp;
  input tx_fifo_read_en;
  input rx_fifo_wr_en;
  input [1:0]axi_wr_resp;
  input [0:0]E;
  input [0:0]\wr_cmd_fifo_data_out_qid_reg[3]_0 ;
  input axi_wr_busy;
  input axi_rd_busy;

  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [63:0]Q;
  wire aresetn;
  wire aresetn_xsdb;
  (* async_reg = "true" *) wire aresetn_xsdb_ff;
  (* async_reg = "true" *) wire aresetn_xsdb_ff2;
  wire aresetn_xsdb_ff3;
  (* RTL_KEEP = "true" *) wire axi_aresetn_ff;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire [1:0]axi_rd_resp;
  wire axi_rd_txn_err;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire [1:0]axi_wr_resp;
  wire cmd_decode_wr_channel_n_3;
  wire cmd_decode_wr_channel_n_4;
  wire cmd_valid_rd_ch;
  wire cmd_valid_rd_ch_d;
  wire cmd_valid_wr_ch;
  wire cmd_valid_wr_ch_d;
  (* RTL_KEEP = "true" *) wire fifo_rst;
  (* async_reg = "true" *) wire fifo_rst_ff1;
  (* async_reg = "true" *) wire fifo_rst_ff2;
  wire fifo_rst_ff3;
  wire fifo_rst_ff3_reg_0;
  wire fifo_rst_ff4;
  wire fifo_rst_xsdb;
  wire fifo_rst_xsdb_ff;
  wire fifo_rst_xsdb_ff2;
  wire [31:0]\goreg_dm.dout_i_reg[31] ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2 ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0 ;
  wire \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1 ;
  wire [36:0]out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rd_axi_en;
  (* RTL_KEEP = "true" *) wire rd_axi_en_exec;
  (* async_reg = "true" *) wire rd_axi_en_exec_ff;
  (* async_reg = "true" *) wire rd_axi_en_exec_ff2;
  wire rd_axi_en_exec_ff3;
  wire rd_axi_en_exec_ff4;
  wire [4:0]rd_cmd_counter;
  wire \rd_cmd_counter[1]_i_1_n_0 ;
  wire rd_cmd_counter_1;
  wire [4:0]rd_cmd_counter_reg;
  wire [3:0]rd_cmd_fifo_data_out_qid;
  wire [63:0]\rd_cmd_fifo_data_out_reg[63]_0 ;
  wire [63:0]rd_cmd_fifo_dataout_i;
  wire rd_cmd_fifo_i_n_1;
  wire rd_cmd_fifo_i_n_10;
  wire rd_cmd_fifo_i_n_11;
  wire rd_cmd_fifo_i_n_12;
  wire rd_cmd_fifo_i_n_13;
  wire rd_cmd_fifo_i_n_14;
  wire rd_cmd_fifo_i_n_15;
  wire rd_cmd_fifo_i_n_16;
  wire rd_cmd_fifo_i_n_17;
  wire rd_cmd_fifo_i_n_18;
  wire rd_cmd_fifo_i_n_19;
  wire rd_cmd_fifo_i_n_20;
  wire rd_cmd_fifo_i_n_21;
  wire rd_cmd_fifo_i_n_22;
  wire rd_cmd_fifo_i_n_23;
  wire rd_cmd_fifo_i_n_24;
  wire rd_cmd_fifo_i_n_25;
  wire rd_cmd_fifo_i_n_26;
  wire rd_cmd_fifo_i_n_27;
  wire rd_cmd_fifo_i_n_28;
  wire rd_cmd_fifo_i_n_29;
  wire rd_cmd_fifo_i_n_30;
  wire rd_cmd_fifo_i_n_31;
  wire rd_cmd_fifo_i_n_32;
  wire rd_cmd_fifo_i_n_33;
  wire rd_cmd_fifo_i_n_34;
  wire rd_cmd_fifo_i_n_35;
  wire rd_cmd_fifo_i_n_36;
  wire rd_cmd_fifo_i_n_37;
  wire rd_cmd_fifo_i_n_38;
  wire rd_cmd_fifo_i_n_39;
  wire rd_cmd_fifo_i_n_4;
  wire rd_cmd_fifo_i_n_40;
  wire rd_cmd_fifo_i_n_41;
  wire rd_cmd_fifo_i_n_42;
  wire rd_cmd_fifo_i_n_43;
  wire rd_cmd_fifo_i_n_44;
  wire rd_cmd_fifo_i_n_45;
  wire rd_cmd_fifo_i_n_46;
  wire rd_cmd_fifo_i_n_47;
  wire rd_cmd_fifo_i_n_48;
  wire rd_cmd_fifo_i_n_49;
  wire rd_cmd_fifo_i_n_5;
  wire rd_cmd_fifo_i_n_50;
  wire rd_cmd_fifo_i_n_51;
  wire rd_cmd_fifo_i_n_52;
  wire rd_cmd_fifo_i_n_53;
  wire rd_cmd_fifo_i_n_54;
  wire rd_cmd_fifo_i_n_55;
  wire rd_cmd_fifo_i_n_56;
  wire rd_cmd_fifo_i_n_57;
  wire rd_cmd_fifo_i_n_58;
  wire rd_cmd_fifo_i_n_59;
  wire rd_cmd_fifo_i_n_6;
  wire rd_cmd_fifo_i_n_60;
  wire rd_cmd_fifo_i_n_61;
  wire rd_cmd_fifo_i_n_62;
  wire rd_cmd_fifo_i_n_63;
  wire rd_cmd_fifo_i_n_64;
  wire rd_cmd_fifo_i_n_65;
  wire rd_cmd_fifo_i_n_66;
  wire rd_cmd_fifo_i_n_67;
  wire rd_cmd_fifo_i_n_68;
  wire rd_cmd_fifo_i_n_7;
  wire rd_cmd_fifo_i_n_8;
  wire rd_cmd_fifo_i_n_9;
  wire rd_cmd_fifo_read_en;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff2;
  (* async_reg = "true" *) wire rd_cmd_fifowren_axi_ff3;
  wire rd_cmd_fifowren_i;
  wire rd_cmd_fifowren_xsdb;
  wire rd_cmd_valid;
  wire [1:0]rd_done_state;
  wire \rd_done_state[0]_i_1_n_0 ;
  wire \rd_done_state[1]_i_1_n_0 ;
  wire \rd_done_state[2]_i_1_n_0 ;
  wire \rd_done_state[2]_i_2_n_0 ;
  wire \rd_done_state_reg_n_0_[2] ;
  wire rd_sts_flag_reg_n_0;
  wire rx_fifo_i_n_10;
  wire rx_fifo_i_n_11;
  wire rx_fifo_i_n_12;
  wire rx_fifo_i_n_13;
  wire rx_fifo_i_n_14;
  wire rx_fifo_i_n_15;
  wire rx_fifo_i_n_16;
  wire rx_fifo_i_n_17;
  wire rx_fifo_i_n_18;
  wire rx_fifo_i_n_19;
  wire rx_fifo_i_n_2;
  wire rx_fifo_i_n_20;
  wire rx_fifo_i_n_21;
  wire rx_fifo_i_n_22;
  wire rx_fifo_i_n_23;
  wire rx_fifo_i_n_24;
  wire rx_fifo_i_n_25;
  wire rx_fifo_i_n_26;
  wire rx_fifo_i_n_27;
  wire rx_fifo_i_n_28;
  wire rx_fifo_i_n_29;
  wire rx_fifo_i_n_3;
  wire rx_fifo_i_n_30;
  wire rx_fifo_i_n_31;
  wire rx_fifo_i_n_32;
  wire rx_fifo_i_n_33;
  wire rx_fifo_i_n_34;
  wire rx_fifo_i_n_4;
  wire rx_fifo_i_n_5;
  wire rx_fifo_i_n_6;
  wire rx_fifo_i_n_7;
  wire rx_fifo_i_n_8;
  wire rx_fifo_i_n_9;
  wire rx_fifo_rd;
  wire rx_fifo_wr_en;
  wire s_axi_rd_busy;
  wire s_axi_rd_busy_i_1_n_0;
  wire s_axi_rd_done_i_1_n_0;
  wire s_axi_rd_done_i_2_n_0;
  wire s_axi_rd_resp;
  wire \s_axi_rd_resp[0]_i_1_n_0 ;
  wire \s_axi_rd_resp[1]_i_2_n_0 ;
  wire s_axi_wr_busy;
  wire s_axi_wr_busy_i_1_n_0;
  wire s_axi_wr_done_i_1_n_0;
  wire s_axi_wr_done_i_2_n_0;
  wire \s_axi_wr_resp[0]_i_1_n_0 ;
  wire \s_axi_wr_resp[1]_i_1_n_0 ;
  wire [7:0]s_daddr_i;
  wire [16:0]s_daddr_wire;
  wire s_den_i;
  wire s_den_wire;
  wire [15:0]s_di_i;
  wire [0:0]s_do_i;
  wire \s_do_i_reg_n_0_[10] ;
  wire \s_do_i_reg_n_0_[11] ;
  wire \s_do_i_reg_n_0_[12] ;
  wire \s_do_i_reg_n_0_[13] ;
  wire \s_do_i_reg_n_0_[14] ;
  wire \s_do_i_reg_n_0_[15] ;
  wire \s_do_i_reg_n_0_[1] ;
  wire \s_do_i_reg_n_0_[2] ;
  wire \s_do_i_reg_n_0_[3] ;
  wire \s_do_i_reg_n_0_[4] ;
  wire \s_do_i_reg_n_0_[5] ;
  wire \s_do_i_reg_n_0_[6] ;
  wire \s_do_i_reg_n_0_[7] ;
  wire \s_do_i_reg_n_0_[8] ;
  wire \s_do_i_reg_n_0_[9] ;
  wire [15:0]s_do_wire;
  wire s_drdy_i;
  wire s_dwe_i;
  wire s_dwe_wire;
  wire s_rst_i;
  wire [16:0]sl_oport_o;
  wire [15:0]status_reg_data_in_i;
  (* RTL_KEEP = "true" *) wire [15:0]status_reg_datain;
  (* async_reg = "true" *) wire [15:0]status_reg_datain_ff;
  (* async_reg = "true" *) wire [15:0]status_reg_datain_ff2;
  wire [15:0]status_reg_datain_ff3;
  wire [15:0]status_reg_datain_ff4;
  wire [31:0]tx_fifo_dataout;
  wire tx_fifo_i_n_0;
  wire tx_fifo_read_en;
  wire tx_fifo_wr;
  wire wr_axi_en;
  (* RTL_KEEP = "true" *) wire wr_axi_en_exec;
  (* async_reg = "true" *) wire wr_axi_en_exec_ff;
  (* async_reg = "true" *) wire wr_axi_en_exec_ff2;
  wire wr_axi_en_exec_ff3;
  wire wr_axi_en_exec_ff4;
  wire [4:0]wr_cmd_counter;
  wire \wr_cmd_counter[1]_i_1_n_0 ;
  wire wr_cmd_counter_2;
  wire [4:0]wr_cmd_counter_reg;
  wire [3:0]wr_cmd_fifo_data_out_qid;
  wire [0:0]\wr_cmd_fifo_data_out_qid_reg[3]_0 ;
  wire [63:0]wr_cmd_fifo_dataout_i;
  wire wr_cmd_fifo_i_n_10;
  wire wr_cmd_fifo_i_n_11;
  wire wr_cmd_fifo_i_n_12;
  wire wr_cmd_fifo_i_n_13;
  wire wr_cmd_fifo_i_n_14;
  wire wr_cmd_fifo_i_n_15;
  wire wr_cmd_fifo_i_n_16;
  wire wr_cmd_fifo_i_n_17;
  wire wr_cmd_fifo_i_n_18;
  wire wr_cmd_fifo_i_n_19;
  wire wr_cmd_fifo_i_n_2;
  wire wr_cmd_fifo_i_n_20;
  wire wr_cmd_fifo_i_n_21;
  wire wr_cmd_fifo_i_n_22;
  wire wr_cmd_fifo_i_n_23;
  wire wr_cmd_fifo_i_n_24;
  wire wr_cmd_fifo_i_n_25;
  wire wr_cmd_fifo_i_n_26;
  wire wr_cmd_fifo_i_n_27;
  wire wr_cmd_fifo_i_n_28;
  wire wr_cmd_fifo_i_n_29;
  wire wr_cmd_fifo_i_n_30;
  wire wr_cmd_fifo_i_n_31;
  wire wr_cmd_fifo_i_n_32;
  wire wr_cmd_fifo_i_n_33;
  wire wr_cmd_fifo_i_n_34;
  wire wr_cmd_fifo_i_n_35;
  wire wr_cmd_fifo_i_n_36;
  wire wr_cmd_fifo_i_n_37;
  wire wr_cmd_fifo_i_n_38;
  wire wr_cmd_fifo_i_n_39;
  wire wr_cmd_fifo_i_n_40;
  wire wr_cmd_fifo_i_n_41;
  wire wr_cmd_fifo_i_n_42;
  wire wr_cmd_fifo_i_n_43;
  wire wr_cmd_fifo_i_n_44;
  wire wr_cmd_fifo_i_n_45;
  wire wr_cmd_fifo_i_n_46;
  wire wr_cmd_fifo_i_n_47;
  wire wr_cmd_fifo_i_n_48;
  wire wr_cmd_fifo_i_n_49;
  wire wr_cmd_fifo_i_n_50;
  wire wr_cmd_fifo_i_n_51;
  wire wr_cmd_fifo_i_n_52;
  wire wr_cmd_fifo_i_n_53;
  wire wr_cmd_fifo_i_n_54;
  wire wr_cmd_fifo_i_n_55;
  wire wr_cmd_fifo_i_n_56;
  wire wr_cmd_fifo_i_n_57;
  wire wr_cmd_fifo_i_n_58;
  wire wr_cmd_fifo_i_n_59;
  wire wr_cmd_fifo_i_n_6;
  wire wr_cmd_fifo_i_n_60;
  wire wr_cmd_fifo_i_n_61;
  wire wr_cmd_fifo_i_n_62;
  wire wr_cmd_fifo_i_n_63;
  wire wr_cmd_fifo_i_n_64;
  wire wr_cmd_fifo_i_n_65;
  wire wr_cmd_fifo_i_n_66;
  wire wr_cmd_fifo_i_n_67;
  wire wr_cmd_fifo_i_n_68;
  wire wr_cmd_fifo_i_n_69;
  wire wr_cmd_fifo_i_n_70;
  wire wr_cmd_fifo_i_n_71;
  wire wr_cmd_fifo_i_n_72;
  wire wr_cmd_fifo_i_n_73;
  wire wr_cmd_fifo_i_n_8;
  wire wr_cmd_fifo_i_n_9;
  wire wr_cmd_fifo_read_en;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff2;
  (* async_reg = "true" *) wire wr_cmd_fifowren_axi_ff3;
  wire wr_cmd_fifowren_i;
  wire wr_cmd_fifowren_xsdb;
  wire wr_cmd_valid;
  wire [1:0]wr_done_state;
  wire \wr_done_state[0]_i_1_n_0 ;
  wire \wr_done_state[1]_i_1_n_0 ;
  wire \wr_done_state[2]_i_1_n_0 ;
  wire \wr_done_state[2]_i_2_n_0 ;
  wire \wr_done_state_reg_n_0_[2] ;
  wire wr_sts_flag_reg_n_0;
  wire xsdb_clk;
  wire xsdb_rst;
  wire xsdb_rst0_n_0;

  (* C_BUILD_REVISION = "0" *) 
  (* C_CORE_INFO1 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_CORE_INFO2 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_CORE_MAJOR_VER = "1" *) 
  (* C_CORE_MINOR_VER = "2" *) 
  (* C_CORE_TYPE = "7" *) 
  (* C_CSE_DRV_VER = "1" *) 
  (* C_MAJOR_VERSION = "2016" *) 
  (* C_MINOR_VERSION = "3" *) 
  (* C_NEXT_SLAVE = "0" *) 
  (* C_PIPE_IFACE = "0" *) 
  (* C_USE_TEST_REG = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* C_XSDB_SLAVE_TYPE = "16'b0000000001110001" *) 
  (* DONT_TOUCH *) 
  pcie_7x_0_xsdbs_v1_0_2_xsdbs U_XSDB_SLAVE
       (.s_daddr_o(s_daddr_wire),
        .s_dclk_o(xsdb_clk),
        .s_den_o(s_den_wire),
        .s_di_o(s_do_wire),
        .s_do_i(s_di_i),
        .s_drdy_i(s_drdy_i),
        .s_dwe_o(s_dwe_wire),
        .s_rst_o(s_rst_i),
        .sl_iport_i(out),
        .sl_oport_o(sl_oport_o));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE aresetn_xsdb_ff2_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff),
        .Q(aresetn_xsdb_ff2),
        .R(1'b0));
  FDRE aresetn_xsdb_ff3_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff2),
        .Q(aresetn_xsdb_ff3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE aresetn_xsdb_ff_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(axi_aresetn_ff),
        .Q(aresetn_xsdb_ff),
        .R(1'b0));
  FDRE aresetn_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(aresetn_xsdb_ff3),
        .Q(aresetn_xsdb),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE axi_aresetn_ff_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(aresetn),
        .Q(axi_aresetn_ff),
        .R(1'b0));
  FDRE axi_rd_txn_err_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(axi_rd_resp[1]),
        .Q(axi_rd_txn_err),
        .R(wr_cmd_fifo_i_n_8));
  pcie_7x_0_jtag_axi_v1_2_9_cmd_decode cmd_decode_rd_channel
       (.E(cmd_valid_rd_ch),
        .SR(wr_cmd_fifo_i_n_8),
        .axi_rd(axi_rd),
        .axi_rd_busy(axi_rd_busy),
        .axi_rd_done(axi_rd_done),
        .axi_rd_done_ff(axi_rd_done_ff),
        .axi_tx_reg_0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .out(rd_cmd_valid),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en));
  pcie_7x_0_jtag_axi_v1_2_9_cmd_decode_15 cmd_decode_wr_channel
       (.SR(wr_cmd_fifo_i_n_8),
        .axi_tx_done_ff_reg_0(axi_wr_done_ff),
        .axi_tx_done_ff_reg_1(cmd_decode_wr_channel_n_3),
        .axi_tx_done_ff_reg_2(cmd_decode_wr_channel_n_4),
        .axi_tx_reg_0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .axi_wr(axi_wr),
        .axi_wr_busy(axi_wr_busy),
        .axi_wr_done(axi_wr_done),
        .axi_wr_resp(axi_wr_resp[1]),
        .cmd_valid_wr_ch(cmd_valid_wr_ch),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .out(wr_cmd_valid),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_sts_flag_reg(wr_sts_flag_reg_n_0));
  FDRE cmd_valid_rd_ch_d_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(cmd_valid_rd_ch),
        .Q(cmd_valid_rd_ch_d),
        .R(wr_cmd_fifo_i_n_8));
  FDRE cmd_valid_wr_ch_d_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_cmd_fifo_i_n_9),
        .Q(cmd_valid_wr_ch_d),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE fifo_rst_ff1_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(fifo_rst),
        .Q(fifo_rst_ff1),
        .S(fifo_rst_ff3_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE fifo_rst_ff2_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(fifo_rst_ff1),
        .Q(fifo_rst_ff2),
        .S(fifo_rst_ff3_reg_0));
  FDSE fifo_rst_ff3_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(fifo_rst_ff2),
        .Q(fifo_rst_ff3),
        .S(fifo_rst_ff3_reg_0));
  FDSE fifo_rst_ff4_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(fifo_rst_ff3),
        .Q(fifo_rst_ff4),
        .S(fifo_rst_ff3_reg_0));
  (* KEEP = "yes" *) 
  FDRE fifo_rst_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb),
        .Q(fifo_rst),
        .R(1'b0));
  FDRE fifo_rst_xsdb_ff2_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb_ff),
        .Q(fifo_rst_xsdb_ff2),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE fifo_rst_xsdb_ff_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(fifo_rst_xsdb),
        .Q(fifo_rst_xsdb_ff),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_cmd_fifowren_axi_ff));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(rd_cmd_fifowren_axi_ff));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(wr_cmd_fifowren_axi_ff3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(rd_cmd_fifowren_axi_ff3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_ff2_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff),
        .Q(rd_axi_en_exec_ff2),
        .R(wr_cmd_fifo_i_n_8));
  FDRE rd_axi_en_exec_ff3_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff2),
        .Q(rd_axi_en_exec_ff3),
        .R(wr_cmd_fifo_i_n_8));
  FDRE rd_axi_en_exec_ff4_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_axi_en_exec_ff3),
        .Q(rd_axi_en_exec_ff4),
        .R(wr_cmd_fifo_i_n_8));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_ff_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_axi_en_exec),
        .Q(rd_axi_en_exec_ff),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE rd_axi_en_exec_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(rd_axi_en),
        .Q(rd_axi_en_exec),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_cmd_counter[0]_i_1 
       (.I0(rd_cmd_counter_reg[0]),
        .O(rd_cmd_counter[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_cmd_counter[1]_i_1 
       (.I0(rd_cmd_counter_reg[0]),
        .I1(\rd_done_state_reg_n_0_[2] ),
        .I2(rd_cmd_counter_reg[1]),
        .O(\rd_cmd_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \rd_cmd_counter[2]_i_1 
       (.I0(rd_cmd_counter_reg[0]),
        .I1(\rd_done_state_reg_n_0_[2] ),
        .I2(rd_cmd_counter_reg[2]),
        .I3(rd_cmd_counter_reg[1]),
        .O(rd_cmd_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \rd_cmd_counter[3]_i_1 
       (.I0(\rd_done_state_reg_n_0_[2] ),
        .I1(rd_cmd_counter_reg[0]),
        .I2(rd_cmd_counter_reg[1]),
        .I3(rd_cmd_counter_reg[3]),
        .I4(rd_cmd_counter_reg[2]),
        .O(rd_cmd_counter[3]));
  LUT6 #(
    .INIT(64'h0540004000400040)) 
    \rd_cmd_counter[4]_i_1 
       (.I0(rd_done_state[0]),
        .I1(E),
        .I2(\rd_done_state_reg_n_0_[2] ),
        .I3(rd_done_state[1]),
        .I4(rd_axi_en_exec_ff4),
        .I5(rd_cmd_fifowren_axi_ff2),
        .O(rd_cmd_counter_1));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \rd_cmd_counter[4]_i_2 
       (.I0(rd_cmd_counter_reg[1]),
        .I1(rd_cmd_counter_reg[0]),
        .I2(\rd_done_state_reg_n_0_[2] ),
        .I3(rd_cmd_counter_reg[2]),
        .I4(rd_cmd_counter_reg[4]),
        .I5(rd_cmd_counter_reg[3]),
        .O(rd_cmd_counter[4]));
  FDRE \rd_cmd_counter_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(rd_cmd_counter_1),
        .D(rd_cmd_counter[0]),
        .Q(rd_cmd_counter_reg[0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_counter_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(rd_cmd_counter_1),
        .D(\rd_cmd_counter[1]_i_1_n_0 ),
        .Q(rd_cmd_counter_reg[1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_counter_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(rd_cmd_counter_1),
        .D(rd_cmd_counter[2]),
        .Q(rd_cmd_counter_reg[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_counter_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(rd_cmd_counter_1),
        .D(rd_cmd_counter[3]),
        .Q(rd_cmd_counter_reg[3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_counter_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(rd_cmd_counter_1),
        .D(rd_cmd_counter[4]),
        .Q(rd_cmd_counter_reg[4]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_qid_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(rd_cmd_fifo_i_n_68),
        .Q(rd_cmd_fifo_data_out_qid[0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_qid_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(rd_cmd_fifo_i_n_67),
        .Q(rd_cmd_fifo_data_out_qid[1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_qid_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(rd_cmd_fifo_i_n_66),
        .Q(rd_cmd_fifo_data_out_qid[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_qid_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(rd_cmd_fifo_i_n_65),
        .Q(rd_cmd_fifo_data_out_qid[3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_68),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[10] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_58),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [10]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[11] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_57),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [11]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[12] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_56),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [12]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[13] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_55),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [13]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[14] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_54),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [14]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[15] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_53),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [15]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[16] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_52),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [16]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[17] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_51),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [17]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[18] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_50),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [18]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[19] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_49),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [19]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_67),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[20] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_48),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [20]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[21] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_47),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [21]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[22] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_46),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [22]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[23] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_45),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [23]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[24] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_44),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [24]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[25] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_43),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [25]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[26] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_42),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [26]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[27] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_41),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [27]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[28] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_40),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [28]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[29] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_39),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [29]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_66),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[30] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_38),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [30]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[31] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_37),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [31]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[32] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_36),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [32]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[33] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_35),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [33]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[34] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_34),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [34]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[35] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_33),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [35]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[36] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_32),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [36]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[37] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_31),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [37]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[38] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_30),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [38]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[39] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_29),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [39]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_65),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[40] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_28),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [40]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[41] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_27),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [41]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[42] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_26),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [42]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[43] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_25),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [43]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[44] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_24),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [44]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[45] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_23),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [45]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[46] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_22),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [46]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[47] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_21),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [47]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[48] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_20),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [48]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[49] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_19),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [49]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_64),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [4]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[50] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_18),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [50]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[51] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_17),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [51]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[52] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_16),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [52]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[53] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_15),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [53]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[54] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_14),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [54]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[55] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_13),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [55]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[56] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_12),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [56]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[57] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_11),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [57]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[58] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_10),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [58]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[59] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_9),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [59]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[5] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_63),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [5]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[60] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_8),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [60]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[61] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_7),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [61]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[62] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_6),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [62]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[63] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_5),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [63]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[6] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_62),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [6]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[7] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_61),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [7]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[8] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_60),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [8]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_cmd_fifo_data_out_reg[9] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_rd_ch),
        .D(rd_cmd_fifo_i_n_59),
        .Q(\rd_cmd_fifo_data_out_reg[63]_0 [9]),
        .R(wr_cmd_fifo_i_n_8));
  pcie_7x_0_fifo_generator_v13_2_4__parameterized1 rd_cmd_fifo_i
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(s_axi_rd_resp),
        .ENB_dly_D(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2 ),
        .ENB_dly_D_0(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .POR_B(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .Q(rd_cmd_fifo_dataout_i),
        .SR(wr_cmd_fifo_i_n_8),
        .axi_rd_resp(axi_rd_resp[1]),
        .\axi_rd_resp_reg[1] (rd_cmd_fifo_i_n_4),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\goreg_bm.dout_i_reg[63] ({rd_cmd_fifo_i_n_5,rd_cmd_fifo_i_n_6,rd_cmd_fifo_i_n_7,rd_cmd_fifo_i_n_8,rd_cmd_fifo_i_n_9,rd_cmd_fifo_i_n_10,rd_cmd_fifo_i_n_11,rd_cmd_fifo_i_n_12,rd_cmd_fifo_i_n_13,rd_cmd_fifo_i_n_14,rd_cmd_fifo_i_n_15,rd_cmd_fifo_i_n_16,rd_cmd_fifo_i_n_17,rd_cmd_fifo_i_n_18,rd_cmd_fifo_i_n_19,rd_cmd_fifo_i_n_20,rd_cmd_fifo_i_n_21,rd_cmd_fifo_i_n_22,rd_cmd_fifo_i_n_23,rd_cmd_fifo_i_n_24,rd_cmd_fifo_i_n_25,rd_cmd_fifo_i_n_26,rd_cmd_fifo_i_n_27,rd_cmd_fifo_i_n_28,rd_cmd_fifo_i_n_29,rd_cmd_fifo_i_n_30,rd_cmd_fifo_i_n_31,rd_cmd_fifo_i_n_32,rd_cmd_fifo_i_n_33,rd_cmd_fifo_i_n_34,rd_cmd_fifo_i_n_35,rd_cmd_fifo_i_n_36,rd_cmd_fifo_i_n_37,rd_cmd_fifo_i_n_38,rd_cmd_fifo_i_n_39,rd_cmd_fifo_i_n_40,rd_cmd_fifo_i_n_41,rd_cmd_fifo_i_n_42,rd_cmd_fifo_i_n_43,rd_cmd_fifo_i_n_44,rd_cmd_fifo_i_n_45,rd_cmd_fifo_i_n_46,rd_cmd_fifo_i_n_47,rd_cmd_fifo_i_n_48,rd_cmd_fifo_i_n_49,rd_cmd_fifo_i_n_50,rd_cmd_fifo_i_n_51,rd_cmd_fifo_i_n_52,rd_cmd_fifo_i_n_53,rd_cmd_fifo_i_n_54,rd_cmd_fifo_i_n_55,rd_cmd_fifo_i_n_56,rd_cmd_fifo_i_n_57,rd_cmd_fifo_i_n_58,rd_cmd_fifo_i_n_59,rd_cmd_fifo_i_n_60,rd_cmd_fifo_i_n_61,rd_cmd_fifo_i_n_62,rd_cmd_fifo_i_n_63,rd_cmd_fifo_i_n_64,rd_cmd_fifo_i_n_65,rd_cmd_fifo_i_n_66,rd_cmd_fifo_i_n_67,rd_cmd_fifo_i_n_68}),
        .\gpregsm1.user_valid_reg (cmd_valid_rd_ch),
        .out(rd_cmd_valid),
        .p_20_out(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ram_full_fb_i_reg(rd_cmd_fifo_i_n_1),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .\rd_qid_reg[0] (rd_sts_flag_reg_n_0),
        .s_dclk_o(xsdb_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_cmd_fifowren_axi_ff2_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_cmd_fifowren_axi),
        .Q(rd_cmd_fifowren_axi_ff2),
        .R(wr_cmd_fifo_i_n_8));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE rd_cmd_fifowren_axi_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_cmd_fifowren_xsdb),
        .Q(rd_cmd_fifowren_axi),
        .R(wr_cmd_fifo_i_n_8));
  FDRE rd_cmd_fifowren_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(rd_cmd_fifowren_i),
        .Q(rd_cmd_fifowren_xsdb),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hCCEECC0C)) 
    \rd_done_state[0]_i_1 
       (.I0(\rd_done_state[2]_i_2_n_0 ),
        .I1(rd_done_state[0]),
        .I2(rd_axi_en_exec_ff4),
        .I3(rd_done_state[1]),
        .I4(\rd_done_state_reg_n_0_[2] ),
        .O(\rd_done_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF0E8)) 
    \rd_done_state[1]_i_1 
       (.I0(rd_done_state[0]),
        .I1(rd_axi_en_exec_ff4),
        .I2(rd_done_state[1]),
        .I3(\rd_done_state_reg_n_0_[2] ),
        .O(\rd_done_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFDD0300)) 
    \rd_done_state[2]_i_1 
       (.I0(\rd_done_state[2]_i_2_n_0 ),
        .I1(rd_done_state[0]),
        .I2(rd_axi_en_exec_ff4),
        .I3(rd_done_state[1]),
        .I4(\rd_done_state_reg_n_0_[2] ),
        .O(\rd_done_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rd_done_state[2]_i_2 
       (.I0(rd_cmd_counter_reg[3]),
        .I1(rd_cmd_counter_reg[1]),
        .I2(rd_cmd_counter_reg[0]),
        .I3(rd_cmd_counter_reg[4]),
        .I4(rd_cmd_counter_reg[2]),
        .O(\rd_done_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001" *) 
  FDSE \rd_done_state_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\rd_done_state[0]_i_1_n_0 ),
        .Q(rd_done_state[0]),
        .S(wr_cmd_fifo_i_n_8));
  (* FSM_ENCODED_STATES = "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001" *) 
  FDRE \rd_done_state_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\rd_done_state[1]_i_1_n_0 ),
        .Q(rd_done_state[1]),
        .R(wr_cmd_fifo_i_n_8));
  (* FSM_ENCODED_STATES = "RDQ_CMD_CNT:010,RDQ_DONE_CNT:100,RDQ_IDLE:001" *) 
  FDRE \rd_done_state_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\rd_done_state[2]_i_1_n_0 ),
        .Q(\rd_done_state_reg_n_0_[2] ),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_qid_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[0]),
        .Q(status_reg_data_in_i[8]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_qid_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[1]),
        .Q(status_reg_data_in_i[9]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_qid_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[2]),
        .Q(status_reg_data_in_i[10]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \rd_qid_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(rd_cmd_fifo_data_out_qid[3]),
        .Q(status_reg_data_in_i[11]),
        .R(wr_cmd_fifo_i_n_8));
  FDSE rd_sts_flag_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(rd_cmd_fifo_i_n_4),
        .Q(rd_sts_flag_reg_n_0),
        .S(wr_cmd_fifo_i_n_8));
  pcie_7x_0_fifo_generator_v13_2_4__parameterized0 rx_fifo_i
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .ENA_I(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_dly_D(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .POR_A(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A ),
        .Q(s_daddr_i[3:0]),
        .SR(xsdb_rst),
        .\goreg_bm.dout_i_reg[31] ({rx_fifo_i_n_3,rx_fifo_i_n_4,rx_fifo_i_n_5,rx_fifo_i_n_6,rx_fifo_i_n_7,rx_fifo_i_n_8,rx_fifo_i_n_9,rx_fifo_i_n_10,rx_fifo_i_n_11,rx_fifo_i_n_12,rx_fifo_i_n_13,rx_fifo_i_n_14,rx_fifo_i_n_15,rx_fifo_i_n_16,rx_fifo_i_n_17,rx_fifo_i_n_18,rx_fifo_i_n_19,rx_fifo_i_n_20,rx_fifo_i_n_21,rx_fifo_i_n_22,rx_fifo_i_n_23,rx_fifo_i_n_24,rx_fifo_i_n_25,rx_fifo_i_n_26,rx_fifo_i_n_27,rx_fifo_i_n_28,rx_fifo_i_n_29,rx_fifo_i_n_30,rx_fifo_i_n_31,rx_fifo_i_n_32,rx_fifo_i_n_33,rx_fifo_i_n_34}),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .\s_daddr_i_reg[2] (rx_fifo_i_n_2),
        .s_dclk_o(xsdb_clk));
  LUT6 #(
    .INIT(64'hAEFEFFFFAEFE0000)) 
    s_axi_rd_busy_i_1
       (.I0(rd_done_state[1]),
        .I1(axi_rd_busy),
        .I2(\rd_done_state_reg_n_0_[2] ),
        .I3(\rd_done_state[2]_i_2_n_0 ),
        .I4(s_axi_rd_busy),
        .I5(status_reg_data_in_i[0]),
        .O(s_axi_rd_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0334)) 
    s_axi_rd_busy_i_2
       (.I0(rd_axi_en_exec_ff4),
        .I1(rd_done_state[0]),
        .I2(rd_done_state[1]),
        .I3(\rd_done_state_reg_n_0_[2] ),
        .O(s_axi_rd_busy));
  FDRE s_axi_rd_busy_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(s_axi_rd_busy_i_1_n_0),
        .Q(status_reg_data_in_i[0]),
        .R(wr_cmd_fifo_i_n_8));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    s_axi_rd_done_i_1
       (.I0(axi_rd_done),
        .I1(rd_axi_en_exec_ff4),
        .I2(rd_done_state[0]),
        .I3(\rd_done_state[2]_i_2_n_0 ),
        .I4(s_axi_rd_done_i_2_n_0),
        .I5(status_reg_data_in_i[1]),
        .O(s_axi_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h06)) 
    s_axi_rd_done_i_2
       (.I0(\rd_done_state_reg_n_0_[2] ),
        .I1(rd_done_state[0]),
        .I2(rd_done_state[1]),
        .O(s_axi_rd_done_i_2_n_0));
  FDRE s_axi_rd_done_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(s_axi_rd_done_i_1_n_0),
        .Q(status_reg_data_in_i[1]),
        .R(wr_cmd_fifo_i_n_8));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rd_resp[0]_i_1 
       (.I0(rd_sts_flag_reg_n_0),
        .I1(axi_rd_resp[0]),
        .O(\s_axi_rd_resp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rd_resp[1]_i_2 
       (.I0(rd_sts_flag_reg_n_0),
        .I1(axi_rd_resp[1]),
        .O(\s_axi_rd_resp[1]_i_2_n_0 ));
  FDRE \s_axi_rd_resp_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(\s_axi_rd_resp[0]_i_1_n_0 ),
        .Q(status_reg_data_in_i[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \s_axi_rd_resp_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(s_axi_rd_resp),
        .D(\s_axi_rd_resp[1]_i_2_n_0 ),
        .Q(status_reg_data_in_i[3]),
        .R(wr_cmd_fifo_i_n_8));
  LUT6 #(
    .INIT(64'hAEFEFFFFAEFE0000)) 
    s_axi_wr_busy_i_1
       (.I0(wr_done_state[1]),
        .I1(axi_wr_busy),
        .I2(\wr_done_state_reg_n_0_[2] ),
        .I3(\wr_done_state[2]_i_2_n_0 ),
        .I4(s_axi_wr_busy),
        .I5(status_reg_data_in_i[4]),
        .O(s_axi_wr_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0334)) 
    s_axi_wr_busy_i_2
       (.I0(wr_axi_en_exec_ff4),
        .I1(wr_done_state[0]),
        .I2(wr_done_state[1]),
        .I3(\wr_done_state_reg_n_0_[2] ),
        .O(s_axi_wr_busy));
  FDRE s_axi_wr_busy_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(s_axi_wr_busy_i_1_n_0),
        .Q(status_reg_data_in_i[4]),
        .R(wr_cmd_fifo_i_n_8));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    s_axi_wr_done_i_1
       (.I0(axi_wr_done),
        .I1(wr_axi_en_exec_ff4),
        .I2(wr_done_state[0]),
        .I3(\wr_done_state[2]_i_2_n_0 ),
        .I4(s_axi_wr_done_i_2_n_0),
        .I5(status_reg_data_in_i[5]),
        .O(s_axi_wr_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h06)) 
    s_axi_wr_done_i_2
       (.I0(\wr_done_state_reg_n_0_[2] ),
        .I1(wr_done_state[0]),
        .I2(wr_done_state[1]),
        .O(s_axi_wr_done_i_2_n_0));
  FDRE s_axi_wr_done_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(s_axi_wr_done_i_1_n_0),
        .Q(status_reg_data_in_i[5]),
        .R(wr_cmd_fifo_i_n_8));
  LUT4 #(
    .INIT(16'h8F80)) 
    \s_axi_wr_resp[0]_i_1 
       (.I0(wr_sts_flag_reg_n_0),
        .I1(axi_wr_resp[0]),
        .I2(cmd_decode_wr_channel_n_3),
        .I3(status_reg_data_in_i[6]),
        .O(\s_axi_wr_resp[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FF80808080)) 
    \s_axi_wr_resp[1]_i_1 
       (.I0(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .I1(axi_wr_resp[1]),
        .I2(wr_sts_flag_reg_n_0),
        .I3(cmd_valid_wr_ch),
        .I4(cmd_valid_wr_ch_d),
        .I5(status_reg_data_in_i[7]),
        .O(\s_axi_wr_resp[1]_i_1_n_0 ));
  FDRE \s_axi_wr_resp_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\s_axi_wr_resp[0]_i_1_n_0 ),
        .Q(status_reg_data_in_i[6]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \s_axi_wr_resp_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\s_axi_wr_resp[1]_i_1_n_0 ),
        .Q(status_reg_data_in_i[7]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \s_daddr_i_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[0]),
        .Q(s_daddr_i[0]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[1]),
        .Q(s_daddr_i[1]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[2]),
        .Q(s_daddr_i[2]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[3]),
        .Q(s_daddr_i[3]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[4]),
        .Q(s_daddr_i[4]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[5]),
        .Q(s_daddr_i[5]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[6]),
        .Q(s_daddr_i[6]),
        .R(s_rst_i));
  FDRE \s_daddr_i_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_daddr_wire[7]),
        .Q(s_daddr_i[7]),
        .R(s_rst_i));
  FDRE s_den_i_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_den_wire),
        .Q(s_den_i),
        .R(s_rst_i));
  FDRE \s_do_i_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[0]),
        .Q(s_do_i),
        .R(s_rst_i));
  FDRE \s_do_i_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[10]),
        .Q(\s_do_i_reg_n_0_[10] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[11]),
        .Q(\s_do_i_reg_n_0_[11] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[12]),
        .Q(\s_do_i_reg_n_0_[12] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[13]),
        .Q(\s_do_i_reg_n_0_[13] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[14]),
        .Q(\s_do_i_reg_n_0_[14] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[15]),
        .Q(\s_do_i_reg_n_0_[15] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[1]),
        .Q(\s_do_i_reg_n_0_[1] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[2]),
        .Q(\s_do_i_reg_n_0_[2] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[3]),
        .Q(\s_do_i_reg_n_0_[3] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[4]),
        .Q(\s_do_i_reg_n_0_[4] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[5]),
        .Q(\s_do_i_reg_n_0_[5] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[6]),
        .Q(\s_do_i_reg_n_0_[6] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[7]),
        .Q(\s_do_i_reg_n_0_[7] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[8]),
        .Q(\s_do_i_reg_n_0_[8] ),
        .R(s_rst_i));
  FDRE \s_do_i_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_do_wire[9]),
        .Q(\s_do_i_reg_n_0_[9] ),
        .R(s_rst_i));
  FDRE s_dwe_i_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(s_dwe_wire),
        .Q(s_dwe_i),
        .R(s_rst_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[0]),
        .Q(status_reg_datain_ff2[0]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[10]),
        .Q(status_reg_datain_ff2[10]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[11]),
        .Q(status_reg_datain_ff2[11]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[12]),
        .Q(status_reg_datain_ff2[12]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[13]),
        .Q(status_reg_datain_ff2[13]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[14]),
        .Q(status_reg_datain_ff2[14]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[15]),
        .Q(status_reg_datain_ff2[15]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[1]),
        .Q(status_reg_datain_ff2[1]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[2]),
        .Q(status_reg_datain_ff2[2]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[3]),
        .Q(status_reg_datain_ff2[3]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[4]),
        .Q(status_reg_datain_ff2[4]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[5]),
        .Q(status_reg_datain_ff2[5]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[6]),
        .Q(status_reg_datain_ff2[6]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[7]),
        .Q(status_reg_datain_ff2[7]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[8]),
        .Q(status_reg_datain_ff2[8]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff2_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff[9]),
        .Q(status_reg_datain_ff2[9]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[0]),
        .Q(status_reg_datain_ff3[0]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[10]),
        .Q(status_reg_datain_ff3[10]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[11]),
        .Q(status_reg_datain_ff3[11]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[12]),
        .Q(status_reg_datain_ff3[12]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[13]),
        .Q(status_reg_datain_ff3[13]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[14]),
        .Q(status_reg_datain_ff3[14]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[15]),
        .Q(status_reg_datain_ff3[15]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[1]),
        .Q(status_reg_datain_ff3[1]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[2]),
        .Q(status_reg_datain_ff3[2]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[3]),
        .Q(status_reg_datain_ff3[3]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[4]),
        .Q(status_reg_datain_ff3[4]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[5]),
        .Q(status_reg_datain_ff3[5]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[6]),
        .Q(status_reg_datain_ff3[6]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[7]),
        .Q(status_reg_datain_ff3[7]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[8]),
        .Q(status_reg_datain_ff3[8]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff3_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff2[9]),
        .Q(status_reg_datain_ff3[9]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[0]),
        .Q(status_reg_datain_ff4[0]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[10]),
        .Q(status_reg_datain_ff4[10]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[11]),
        .Q(status_reg_datain_ff4[11]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[12]),
        .Q(status_reg_datain_ff4[12]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[13]),
        .Q(status_reg_datain_ff4[13]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[14]),
        .Q(status_reg_datain_ff4[14]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[15]),
        .Q(status_reg_datain_ff4[15]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[1]),
        .Q(status_reg_datain_ff4[1]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[2]),
        .Q(status_reg_datain_ff4[2]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[3]),
        .Q(status_reg_datain_ff4[3]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[4]),
        .Q(status_reg_datain_ff4[4]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[5]),
        .Q(status_reg_datain_ff4[5]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[6]),
        .Q(status_reg_datain_ff4[6]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[7]),
        .Q(status_reg_datain_ff4[7]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[8]),
        .Q(status_reg_datain_ff4[8]),
        .R(xsdb_rst));
  FDRE \status_reg_datain_ff4_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain_ff3[9]),
        .Q(status_reg_datain_ff4[9]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[0] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[0]),
        .Q(status_reg_datain_ff[0]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[10] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[10]),
        .Q(status_reg_datain_ff[10]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[11] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[11]),
        .Q(status_reg_datain_ff[11]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[12] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[12]),
        .Q(status_reg_datain_ff[12]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[13] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[13]),
        .Q(status_reg_datain_ff[13]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[14] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[14]),
        .Q(status_reg_datain_ff[14]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[15] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[15]),
        .Q(status_reg_datain_ff[15]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[1] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[1]),
        .Q(status_reg_datain_ff[1]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[2] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[2]),
        .Q(status_reg_datain_ff[2]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[3] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[3]),
        .Q(status_reg_datain_ff[3]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[4] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[4]),
        .Q(status_reg_datain_ff[4]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[5] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[5]),
        .Q(status_reg_datain_ff[5]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[6] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[6]),
        .Q(status_reg_datain_ff[6]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[7] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[7]),
        .Q(status_reg_datain_ff[7]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[8] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[8]),
        .Q(status_reg_datain_ff[8]),
        .R(xsdb_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_ff_reg[9] 
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(status_reg_datain[9]),
        .Q(status_reg_datain_ff[9]),
        .R(xsdb_rst));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[0]),
        .Q(status_reg_datain[0]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[10] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[10]),
        .Q(status_reg_datain[10]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[11] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[11]),
        .Q(status_reg_datain[11]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[12] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[12]),
        .Q(status_reg_datain[12]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[13] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[13]),
        .Q(status_reg_datain[13]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[14] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[14]),
        .Q(status_reg_datain[14]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[15] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[15]),
        .Q(status_reg_datain[15]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[1]),
        .Q(status_reg_datain[1]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[2]),
        .Q(status_reg_datain[2]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[3]),
        .Q(status_reg_datain[3]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[4]),
        .Q(status_reg_datain[4]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[5] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[5]),
        .Q(status_reg_datain[5]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[6] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[6]),
        .Q(status_reg_datain[6]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[7] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[7]),
        .Q(status_reg_datain[7]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[8] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[8]),
        .Q(status_reg_datain[8]),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE \status_reg_datain_reg[9] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(status_reg_data_in_i[9]),
        .Q(status_reg_datain[9]),
        .R(wr_cmd_fifo_i_n_8));
  pcie_7x_0_fifo_generator_v13_2_4 tx_fifo_i
       (.Q(tx_fifo_dataout),
        .\goreg_dm.dout_i_reg[31] (\goreg_dm.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[0] (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .out(tx_fifo_i_n_0),
        .p_20_out(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1 ),
        .s_dclk_o(xsdb_clk),
        .tx_fifo_read_en(tx_fifo_read_en),
        .tx_fifo_wr(tx_fifo_wr));
  pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface u_xsdb_fifo_interface
       (.D({rx_fifo_i_n_3,rx_fifo_i_n_4,rx_fifo_i_n_5,rx_fifo_i_n_6,rx_fifo_i_n_7,rx_fifo_i_n_8,rx_fifo_i_n_9,rx_fifo_i_n_10,rx_fifo_i_n_11,rx_fifo_i_n_12,rx_fifo_i_n_13,rx_fifo_i_n_14,rx_fifo_i_n_15,rx_fifo_i_n_16,rx_fifo_i_n_17,rx_fifo_i_n_18,rx_fifo_i_n_19,rx_fifo_i_n_20,rx_fifo_i_n_21,rx_fifo_i_n_22,rx_fifo_i_n_23,rx_fifo_i_n_24,rx_fifo_i_n_25,rx_fifo_i_n_26,rx_fifo_i_n_27,rx_fifo_i_n_28,rx_fifo_i_n_29,rx_fifo_i_n_30,rx_fifo_i_n_31,rx_fifo_i_n_32,rx_fifo_i_n_33,rx_fifo_i_n_34}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (wr_cmd_fifo_i_n_2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (rd_cmd_fifo_i_n_1),
        .Q({\s_do_i_reg_n_0_[15] ,\s_do_i_reg_n_0_[14] ,\s_do_i_reg_n_0_[13] ,\s_do_i_reg_n_0_[12] ,\s_do_i_reg_n_0_[11] ,\s_do_i_reg_n_0_[10] ,\s_do_i_reg_n_0_[9] ,\s_do_i_reg_n_0_[8] ,\s_do_i_reg_n_0_[7] ,\s_do_i_reg_n_0_[6] ,\s_do_i_reg_n_0_[5] ,\s_do_i_reg_n_0_[4] ,\s_do_i_reg_n_0_[3] ,\s_do_i_reg_n_0_[2] ,\s_do_i_reg_n_0_[1] ,s_do_i}),
        .fifo_rst_xsdb(fifo_rst_xsdb),
        .out(tx_fifo_i_n_0),
        .p_20_out(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_1 ),
        .p_20_out_0(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0 ),
        .p_20_out_1(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out ),
        .ram_empty_fb_i_reg(rx_fifo_i_n_2),
        .rd_axi_en(rd_axi_en),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_rden_reg_reg(s_daddr_i),
        .s_dclk_o(xsdb_clk),
        .s_den_i(s_den_i),
        .s_do_i(s_di_i),
        .s_drdy_i(s_drdy_i),
        .s_dwe_i(s_dwe_i),
        .\status_reg_datain_ff_reg[15]_0 (status_reg_datain_ff4),
        .\tx_fifo_dataout_reg[31] (tx_fifo_dataout),
        .\tx_fifo_dataout_reg[63] (wr_cmd_fifo_dataout_i),
        .\tx_fifo_dataout_reg[63]_0 (rd_cmd_fifo_dataout_i),
        .tx_fifo_wr(tx_fifo_wr),
        .wr_axi_en(wr_axi_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_ff2_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff),
        .Q(wr_axi_en_exec_ff2),
        .R(wr_cmd_fifo_i_n_8));
  FDRE wr_axi_en_exec_ff3_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff2),
        .Q(wr_axi_en_exec_ff3),
        .R(wr_cmd_fifo_i_n_8));
  FDRE wr_axi_en_exec_ff4_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_axi_en_exec_ff3),
        .Q(wr_axi_en_exec_ff4),
        .R(wr_cmd_fifo_i_n_8));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_ff_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_axi_en_exec),
        .Q(wr_axi_en_exec_ff),
        .R(wr_cmd_fifo_i_n_8));
  (* KEEP = "yes" *) 
  FDRE wr_axi_en_exec_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(wr_axi_en),
        .Q(wr_axi_en_exec),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_cmd_counter[0]_i_1 
       (.I0(wr_cmd_counter_reg[0]),
        .O(wr_cmd_counter[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_cmd_counter[1]_i_1 
       (.I0(wr_cmd_counter_reg[0]),
        .I1(\wr_done_state_reg_n_0_[2] ),
        .I2(wr_cmd_counter_reg[1]),
        .O(\wr_cmd_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \wr_cmd_counter[2]_i_1 
       (.I0(wr_cmd_counter_reg[0]),
        .I1(\wr_done_state_reg_n_0_[2] ),
        .I2(wr_cmd_counter_reg[2]),
        .I3(wr_cmd_counter_reg[1]),
        .O(wr_cmd_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \wr_cmd_counter[3]_i_1 
       (.I0(\wr_done_state_reg_n_0_[2] ),
        .I1(wr_cmd_counter_reg[0]),
        .I2(wr_cmd_counter_reg[1]),
        .I3(wr_cmd_counter_reg[3]),
        .I4(wr_cmd_counter_reg[2]),
        .O(wr_cmd_counter[3]));
  LUT6 #(
    .INIT(64'h0540004000400040)) 
    \wr_cmd_counter[4]_i_1 
       (.I0(wr_done_state[0]),
        .I1(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .I2(\wr_done_state_reg_n_0_[2] ),
        .I3(wr_done_state[1]),
        .I4(wr_axi_en_exec_ff4),
        .I5(wr_cmd_fifowren_axi_ff2),
        .O(wr_cmd_counter_2));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \wr_cmd_counter[4]_i_2 
       (.I0(wr_cmd_counter_reg[1]),
        .I1(wr_cmd_counter_reg[0]),
        .I2(\wr_done_state_reg_n_0_[2] ),
        .I3(wr_cmd_counter_reg[2]),
        .I4(wr_cmd_counter_reg[4]),
        .I5(wr_cmd_counter_reg[3]),
        .O(wr_cmd_counter[4]));
  FDRE \wr_cmd_counter_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_counter_2),
        .D(wr_cmd_counter[0]),
        .Q(wr_cmd_counter_reg[0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_counter_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_counter_2),
        .D(\wr_cmd_counter[1]_i_1_n_0 ),
        .Q(wr_cmd_counter_reg[1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_counter_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_counter_2),
        .D(wr_cmd_counter[2]),
        .Q(wr_cmd_counter_reg[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_counter_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_counter_2),
        .D(wr_cmd_counter[3]),
        .Q(wr_cmd_counter_reg[3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_counter_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_counter_2),
        .D(wr_cmd_counter[4]),
        .Q(wr_cmd_counter_reg[4]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_qid_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .D(wr_cmd_fifo_i_n_73),
        .Q(wr_cmd_fifo_data_out_qid[0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_qid_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .D(wr_cmd_fifo_i_n_72),
        .Q(wr_cmd_fifo_data_out_qid[1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_qid_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .D(wr_cmd_fifo_i_n_71),
        .Q(wr_cmd_fifo_data_out_qid[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_qid_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(\wr_cmd_fifo_data_out_qid_reg[3]_0 ),
        .D(wr_cmd_fifo_i_n_70),
        .Q(wr_cmd_fifo_data_out_qid[3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_73),
        .Q(Q[0]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[10] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_63),
        .Q(Q[10]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[11] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_62),
        .Q(Q[11]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[12] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_61),
        .Q(Q[12]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[13] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_60),
        .Q(Q[13]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[14] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_59),
        .Q(Q[14]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[15] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_58),
        .Q(Q[15]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[16] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_57),
        .Q(Q[16]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[17] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_56),
        .Q(Q[17]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[18] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_55),
        .Q(Q[18]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[19] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_54),
        .Q(Q[19]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_72),
        .Q(Q[1]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[20] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_53),
        .Q(Q[20]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[21] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_52),
        .Q(Q[21]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[22] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_51),
        .Q(Q[22]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[23] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_50),
        .Q(Q[23]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[24] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_49),
        .Q(Q[24]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[25] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_48),
        .Q(Q[25]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[26] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_47),
        .Q(Q[26]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[27] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_46),
        .Q(Q[27]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[28] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_45),
        .Q(Q[28]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[29] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_44),
        .Q(Q[29]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_71),
        .Q(Q[2]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[30] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_43),
        .Q(Q[30]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[31] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_42),
        .Q(Q[31]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[32] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_41),
        .Q(Q[32]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[33] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_40),
        .Q(Q[33]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[34] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_39),
        .Q(Q[34]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[35] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_38),
        .Q(Q[35]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[36] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_37),
        .Q(Q[36]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[37] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_36),
        .Q(Q[37]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[38] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_35),
        .Q(Q[38]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[39] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_34),
        .Q(Q[39]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_70),
        .Q(Q[3]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[40] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_33),
        .Q(Q[40]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[41] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_32),
        .Q(Q[41]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[42] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_31),
        .Q(Q[42]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[43] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_30),
        .Q(Q[43]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[44] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_29),
        .Q(Q[44]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[45] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_28),
        .Q(Q[45]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[46] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_27),
        .Q(Q[46]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[47] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_26),
        .Q(Q[47]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[48] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_25),
        .Q(Q[48]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[49] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_24),
        .Q(Q[49]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_69),
        .Q(Q[4]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[50] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_23),
        .Q(Q[50]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[51] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_22),
        .Q(Q[51]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[52] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_21),
        .Q(Q[52]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[53] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_20),
        .Q(Q[53]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[54] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_19),
        .Q(Q[54]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[55] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_18),
        .Q(Q[55]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[56] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_17),
        .Q(Q[56]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[57] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_16),
        .Q(Q[57]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[58] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_15),
        .Q(Q[58]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[59] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_14),
        .Q(Q[59]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[5] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_68),
        .Q(Q[5]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[60] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_13),
        .Q(Q[60]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[61] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_12),
        .Q(Q[61]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[62] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_11),
        .Q(Q[62]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[63] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_10),
        .Q(Q[63]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[6] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_67),
        .Q(Q[6]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[7] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_66),
        .Q(Q[7]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[8] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_65),
        .Q(Q[8]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_cmd_fifo_data_out_reg[9] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(cmd_valid_wr_ch),
        .D(wr_cmd_fifo_i_n_64),
        .Q(Q[9]),
        .R(wr_cmd_fifo_i_n_8));
  pcie_7x_0_fifo_generator_v13_2_4__parameterized1__xdcDup__1 wr_cmd_fifo_i
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (ram_full_fb_i_reg),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (wr_cmd_fifo_dataout_i),
        .E(wr_cmd_fifo_i_n_6),
        .ENA_I(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENB_dly_D(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D_2 ),
        .ENB_dly_D_0(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .POR_A(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A ),
        .POR_B(\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B ),
        .Q({wr_cmd_fifo_i_n_10,wr_cmd_fifo_i_n_11,wr_cmd_fifo_i_n_12,wr_cmd_fifo_i_n_13,wr_cmd_fifo_i_n_14,wr_cmd_fifo_i_n_15,wr_cmd_fifo_i_n_16,wr_cmd_fifo_i_n_17,wr_cmd_fifo_i_n_18,wr_cmd_fifo_i_n_19,wr_cmd_fifo_i_n_20,wr_cmd_fifo_i_n_21,wr_cmd_fifo_i_n_22,wr_cmd_fifo_i_n_23,wr_cmd_fifo_i_n_24,wr_cmd_fifo_i_n_25,wr_cmd_fifo_i_n_26,wr_cmd_fifo_i_n_27,wr_cmd_fifo_i_n_28,wr_cmd_fifo_i_n_29,wr_cmd_fifo_i_n_30,wr_cmd_fifo_i_n_31,wr_cmd_fifo_i_n_32,wr_cmd_fifo_i_n_33,wr_cmd_fifo_i_n_34,wr_cmd_fifo_i_n_35,wr_cmd_fifo_i_n_36,wr_cmd_fifo_i_n_37,wr_cmd_fifo_i_n_38,wr_cmd_fifo_i_n_39,wr_cmd_fifo_i_n_40,wr_cmd_fifo_i_n_41,wr_cmd_fifo_i_n_42,wr_cmd_fifo_i_n_43,wr_cmd_fifo_i_n_44,wr_cmd_fifo_i_n_45,wr_cmd_fifo_i_n_46,wr_cmd_fifo_i_n_47,wr_cmd_fifo_i_n_48,wr_cmd_fifo_i_n_49,wr_cmd_fifo_i_n_50,wr_cmd_fifo_i_n_51,wr_cmd_fifo_i_n_52,wr_cmd_fifo_i_n_53,wr_cmd_fifo_i_n_54,wr_cmd_fifo_i_n_55,wr_cmd_fifo_i_n_56,wr_cmd_fifo_i_n_57,wr_cmd_fifo_i_n_58,wr_cmd_fifo_i_n_59,wr_cmd_fifo_i_n_60,wr_cmd_fifo_i_n_61,wr_cmd_fifo_i_n_62,wr_cmd_fifo_i_n_63,wr_cmd_fifo_i_n_64,wr_cmd_fifo_i_n_65,wr_cmd_fifo_i_n_66,wr_cmd_fifo_i_n_67,wr_cmd_fifo_i_n_68,wr_cmd_fifo_i_n_69,wr_cmd_fifo_i_n_70,wr_cmd_fifo_i_n_71,wr_cmd_fifo_i_n_72,wr_cmd_fifo_i_n_73}),
        .SR(wr_cmd_fifo_i_n_8),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gpregsm1.user_valid_reg (cmd_valid_wr_ch),
        .\gpregsm1.user_valid_reg_0 (wr_cmd_fifo_i_n_9),
        .out(wr_cmd_valid),
        .p_20_out(\inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out_0 ),
        .ram_full_fb_i_reg(wr_cmd_fifo_i_n_2),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(xsdb_clk),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .\wr_qid_reg[0] (wr_sts_flag_reg_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_cmd_fifowren_axi_ff2_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_cmd_fifowren_axi),
        .Q(wr_cmd_fifowren_axi_ff2),
        .R(wr_cmd_fifo_i_n_8));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_cmd_fifowren_axi_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(wr_cmd_fifowren_xsdb),
        .Q(wr_cmd_fifowren_axi),
        .R(wr_cmd_fifo_i_n_8));
  FDRE wr_cmd_fifowren_xsdb_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(wr_cmd_fifowren_i),
        .Q(wr_cmd_fifowren_xsdb),
        .R(xsdb_rst));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hCCEECC0C)) 
    \wr_done_state[0]_i_1 
       (.I0(\wr_done_state[2]_i_2_n_0 ),
        .I1(wr_done_state[0]),
        .I2(wr_axi_en_exec_ff4),
        .I3(wr_done_state[1]),
        .I4(\wr_done_state_reg_n_0_[2] ),
        .O(\wr_done_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF0E8)) 
    \wr_done_state[1]_i_1 
       (.I0(wr_done_state[0]),
        .I1(wr_axi_en_exec_ff4),
        .I2(wr_done_state[1]),
        .I3(\wr_done_state_reg_n_0_[2] ),
        .O(\wr_done_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFDD0300)) 
    \wr_done_state[2]_i_1 
       (.I0(\wr_done_state[2]_i_2_n_0 ),
        .I1(wr_done_state[0]),
        .I2(wr_axi_en_exec_ff4),
        .I3(wr_done_state[1]),
        .I4(\wr_done_state_reg_n_0_[2] ),
        .O(\wr_done_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \wr_done_state[2]_i_2 
       (.I0(wr_cmd_counter_reg[3]),
        .I1(wr_cmd_counter_reg[1]),
        .I2(wr_cmd_counter_reg[0]),
        .I3(wr_cmd_counter_reg[4]),
        .I4(wr_cmd_counter_reg[2]),
        .O(\wr_done_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001" *) 
  FDSE \wr_done_state_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\wr_done_state[0]_i_1_n_0 ),
        .Q(wr_done_state[0]),
        .S(wr_cmd_fifo_i_n_8));
  (* FSM_ENCODED_STATES = "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001" *) 
  FDRE \wr_done_state_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\wr_done_state[1]_i_1_n_0 ),
        .Q(wr_done_state[1]),
        .R(wr_cmd_fifo_i_n_8));
  (* FSM_ENCODED_STATES = "WRQ_CMD_CNT:010,WRQ_DONE_CNT:100,WRQ_IDLE:001" *) 
  FDRE \wr_done_state_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(\wr_done_state[2]_i_1_n_0 ),
        .Q(\wr_done_state_reg_n_0_[2] ),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_qid_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_fifo_i_n_6),
        .D(wr_cmd_fifo_data_out_qid[0]),
        .Q(status_reg_data_in_i[12]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_qid_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_fifo_i_n_6),
        .D(wr_cmd_fifo_data_out_qid[1]),
        .Q(status_reg_data_in_i[13]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_qid_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_fifo_i_n_6),
        .D(wr_cmd_fifo_data_out_qid[2]),
        .Q(status_reg_data_in_i[14]),
        .R(wr_cmd_fifo_i_n_8));
  FDRE \wr_qid_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(wr_cmd_fifo_i_n_6),
        .D(wr_cmd_fifo_data_out_qid[3]),
        .Q(status_reg_data_in_i[15]),
        .R(wr_cmd_fifo_i_n_8));
  FDSE wr_sts_flag_reg
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(1'b1),
        .D(cmd_decode_wr_channel_n_4),
        .Q(wr_sts_flag_reg_n_0),
        .S(wr_cmd_fifo_i_n_8));
  LUT3 #(
    .INIT(8'h4F)) 
    xsdb_rst0
       (.I0(fifo_rst_xsdb_ff),
        .I1(fifo_rst_xsdb_ff2),
        .I2(aresetn_xsdb),
        .O(xsdb_rst0_n_0));
  FDRE xsdb_rst_reg
       (.C(xsdb_clk),
        .CE(1'b1),
        .D(xsdb_rst0_n_0),
        .Q(xsdb_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_read_axilite" *) 
module pcie_7x_0_jtag_axi_v1_2_9_read_axilite
   (m_axi_araddr,
    axi_rd_done,
    rx_fifo_wr_en,
    axi_rd_busy,
    axi_rready_reg_0,
    m_axi_arvalid,
    p_20_out,
    E,
    axi_rd_resp,
    \rx_fifo_data_o_reg[31]_0 ,
    SR,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    axi_rd_done_ff,
    m_axi_rvalid,
    axi_rd,
    m_axi_arready,
    m_axi_rresp,
    m_axi_rdata,
    \cmd_fifo_data_out_ff_reg[63]_0 );
  output [31:0]m_axi_araddr;
  output axi_rd_done;
  output rx_fifo_wr_en;
  output axi_rd_busy;
  output axi_rready_reg_0;
  output m_axi_arvalid;
  output p_20_out;
  output [0:0]E;
  output [1:0]axi_rd_resp;
  output [31:0]\rx_fifo_data_o_reg[31]_0 ;
  input [0:0]SR;
  input out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input axi_rd_done_ff;
  input m_axi_rvalid;
  input axi_rd;
  input m_axi_arready;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [63:0]\cmd_fifo_data_out_ff_reg[63]_0 ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]SR;
  wire axi_arvalid_i_1_n_0;
  wire axi_rd;
  wire axi_rd_busy;
  wire axi_rd_busy_i_1_n_0;
  wire axi_rd_done;
  wire axi_rd_done_ff;
  wire axi_rd_done_i_1_n_0;
  wire [1:0]axi_rd_resp;
  wire \axi_rd_resp[0]_i_1_n_0 ;
  wire \axi_rd_resp[1]_i_1_n_0 ;
  wire axi_rready_i_1_n_0;
  wire axi_rready_reg_0;
  (* async_reg = "true" *) wire [63:0]cmd_fifo_data_out_ff;
  wire [63:0]\cmd_fifo_data_out_ff_reg[63]_0 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire out;
  wire p_20_out;
  wire [31:0]\rx_fifo_data_o_reg[31]_0 ;
  wire rx_fifo_wr_en;
  wire rx_fifo_wr_en_i_1_n_0;
  wire [2:0]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[2]_i_1_n_0 ;

  assign m_axi_araddr[31:0] = cmd_fifo_data_out_ff[63:32];
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(rx_fifo_wr_en),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(p_20_out));
  LUT6 #(
    .INIT(64'hFFEECFFF00220000)) 
    axi_arvalid_i_1
       (.I0(axi_rd),
        .I1(state[2]),
        .I2(m_axi_arready),
        .I3(state[1]),
        .I4(state[0]),
        .I5(m_axi_arvalid),
        .O(axi_arvalid_i_1_n_0));
  FDRE axi_arvalid_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_arvalid_i_1_n_0),
        .Q(m_axi_arvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFEFFFF02023000)) 
    axi_rd_busy_i_1
       (.I0(axi_rd),
        .I1(state[1]),
        .I2(state[2]),
        .I3(m_axi_rvalid),
        .I4(state[0]),
        .I5(axi_rd_busy),
        .O(axi_rd_busy_i_1_n_0));
  FDRE axi_rd_busy_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_rd_busy_i_1_n_0),
        .Q(axi_rd_busy),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFAF03F000A0000)) 
    axi_rd_done_i_1
       (.I0(m_axi_rvalid),
        .I1(axi_rd),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(axi_rd_done),
        .O(axi_rd_done_i_1_n_0));
  FDRE axi_rd_done_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_rd_done_i_1_n_0),
        .Q(axi_rd_done),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_rd_resp[0]_i_1 
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rvalid),
        .I2(axi_rready_reg_0),
        .I3(axi_rd_resp[0]),
        .O(\axi_rd_resp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_rd_resp[1]_i_1 
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rvalid),
        .I2(axi_rready_reg_0),
        .I3(axi_rd_resp[1]),
        .O(\axi_rd_resp[1]_i_1_n_0 ));
  FDRE \axi_rd_resp_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\axi_rd_resp[0]_i_1_n_0 ),
        .Q(axi_rd_resp[0]),
        .R(SR));
  FDRE \axi_rd_resp_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\axi_rd_resp[1]_i_1_n_0 ),
        .Q(axi_rd_resp[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFAF5FFF500400040)) 
    axi_rready_i_1
       (.I0(state[0]),
        .I1(m_axi_arready),
        .I2(state[1]),
        .I3(state[2]),
        .I4(m_axi_rvalid),
        .I5(axi_rready_reg_0),
        .O(axi_rready_i_1_n_0));
  FDRE axi_rready_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_rready_i_1_n_0),
        .Q(axi_rready_reg_0),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[0] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [0]),
        .Q(cmd_fifo_data_out_ff[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[10] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [10]),
        .Q(cmd_fifo_data_out_ff[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[11] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [11]),
        .Q(cmd_fifo_data_out_ff[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[12] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [12]),
        .Q(cmd_fifo_data_out_ff[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[13] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [13]),
        .Q(cmd_fifo_data_out_ff[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[14] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [14]),
        .Q(cmd_fifo_data_out_ff[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[15] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [15]),
        .Q(cmd_fifo_data_out_ff[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[16] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [16]),
        .Q(cmd_fifo_data_out_ff[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[17] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [17]),
        .Q(cmd_fifo_data_out_ff[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[18] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [18]),
        .Q(cmd_fifo_data_out_ff[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[19] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [19]),
        .Q(cmd_fifo_data_out_ff[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[1] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [1]),
        .Q(cmd_fifo_data_out_ff[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[20] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [20]),
        .Q(cmd_fifo_data_out_ff[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[21] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [21]),
        .Q(cmd_fifo_data_out_ff[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[22] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [22]),
        .Q(cmd_fifo_data_out_ff[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[23] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [23]),
        .Q(cmd_fifo_data_out_ff[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[24] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [24]),
        .Q(cmd_fifo_data_out_ff[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[25] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [25]),
        .Q(cmd_fifo_data_out_ff[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[26] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [26]),
        .Q(cmd_fifo_data_out_ff[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[27] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [27]),
        .Q(cmd_fifo_data_out_ff[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[28] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [28]),
        .Q(cmd_fifo_data_out_ff[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[29] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [29]),
        .Q(cmd_fifo_data_out_ff[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[2] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [2]),
        .Q(cmd_fifo_data_out_ff[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[30] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [30]),
        .Q(cmd_fifo_data_out_ff[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[31] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [31]),
        .Q(cmd_fifo_data_out_ff[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[32] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [32]),
        .Q(cmd_fifo_data_out_ff[32]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[33] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [33]),
        .Q(cmd_fifo_data_out_ff[33]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[34] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [34]),
        .Q(cmd_fifo_data_out_ff[34]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[35] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [35]),
        .Q(cmd_fifo_data_out_ff[35]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[36] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [36]),
        .Q(cmd_fifo_data_out_ff[36]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[37] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [37]),
        .Q(cmd_fifo_data_out_ff[37]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[38] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [38]),
        .Q(cmd_fifo_data_out_ff[38]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[39] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [39]),
        .Q(cmd_fifo_data_out_ff[39]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[3] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [3]),
        .Q(cmd_fifo_data_out_ff[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[40] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [40]),
        .Q(cmd_fifo_data_out_ff[40]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[41] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [41]),
        .Q(cmd_fifo_data_out_ff[41]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[42] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [42]),
        .Q(cmd_fifo_data_out_ff[42]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[43] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [43]),
        .Q(cmd_fifo_data_out_ff[43]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[44] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [44]),
        .Q(cmd_fifo_data_out_ff[44]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[45] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [45]),
        .Q(cmd_fifo_data_out_ff[45]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[46] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [46]),
        .Q(cmd_fifo_data_out_ff[46]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[47] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [47]),
        .Q(cmd_fifo_data_out_ff[47]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[48] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [48]),
        .Q(cmd_fifo_data_out_ff[48]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[49] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [49]),
        .Q(cmd_fifo_data_out_ff[49]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[4] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [4]),
        .Q(cmd_fifo_data_out_ff[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[50] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [50]),
        .Q(cmd_fifo_data_out_ff[50]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[51] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [51]),
        .Q(cmd_fifo_data_out_ff[51]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[52] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [52]),
        .Q(cmd_fifo_data_out_ff[52]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[53] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [53]),
        .Q(cmd_fifo_data_out_ff[53]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[54] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [54]),
        .Q(cmd_fifo_data_out_ff[54]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[55] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [55]),
        .Q(cmd_fifo_data_out_ff[55]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[56] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [56]),
        .Q(cmd_fifo_data_out_ff[56]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[57] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [57]),
        .Q(cmd_fifo_data_out_ff[57]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[58] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [58]),
        .Q(cmd_fifo_data_out_ff[58]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[59] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [59]),
        .Q(cmd_fifo_data_out_ff[59]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[5] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [5]),
        .Q(cmd_fifo_data_out_ff[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[60] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [60]),
        .Q(cmd_fifo_data_out_ff[60]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[61] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [61]),
        .Q(cmd_fifo_data_out_ff[61]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[62] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [62]),
        .Q(cmd_fifo_data_out_ff[62]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[63] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [63]),
        .Q(cmd_fifo_data_out_ff[63]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[6] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [6]),
        .Q(cmd_fifo_data_out_ff[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[7] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [7]),
        .Q(cmd_fifo_data_out_ff[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[8] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [8]),
        .Q(cmd_fifo_data_out_ff[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[9] 
       (.C(out),
        .CE(axi_rd),
        .D(\cmd_fifo_data_out_ff_reg[63]_0 [9]),
        .Q(cmd_fifo_data_out_ff[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_cmd_fifo_data_out_qid[3]_i_1 
       (.I0(axi_rd_done),
        .I1(axi_rd_done_ff),
        .O(E));
  FDRE \rx_fifo_data_o_reg[0] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[0]),
        .Q(\rx_fifo_data_o_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[10] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[10]),
        .Q(\rx_fifo_data_o_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[11] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[11]),
        .Q(\rx_fifo_data_o_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[12] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[12]),
        .Q(\rx_fifo_data_o_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[13] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[13]),
        .Q(\rx_fifo_data_o_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[14] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[14]),
        .Q(\rx_fifo_data_o_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[15] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[15]),
        .Q(\rx_fifo_data_o_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[16] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[16]),
        .Q(\rx_fifo_data_o_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[17] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[17]),
        .Q(\rx_fifo_data_o_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[18] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[18]),
        .Q(\rx_fifo_data_o_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[19] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[19]),
        .Q(\rx_fifo_data_o_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[1] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[1]),
        .Q(\rx_fifo_data_o_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[20] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[20]),
        .Q(\rx_fifo_data_o_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[21] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[21]),
        .Q(\rx_fifo_data_o_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[22] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[22]),
        .Q(\rx_fifo_data_o_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[23] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[23]),
        .Q(\rx_fifo_data_o_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[24] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[24]),
        .Q(\rx_fifo_data_o_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[25] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[25]),
        .Q(\rx_fifo_data_o_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[26] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[26]),
        .Q(\rx_fifo_data_o_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[27] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[27]),
        .Q(\rx_fifo_data_o_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[28] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[28]),
        .Q(\rx_fifo_data_o_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[29] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[29]),
        .Q(\rx_fifo_data_o_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[2] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[2]),
        .Q(\rx_fifo_data_o_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[30] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[30]),
        .Q(\rx_fifo_data_o_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[31] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[31]),
        .Q(\rx_fifo_data_o_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[3] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[3]),
        .Q(\rx_fifo_data_o_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[4] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[4]),
        .Q(\rx_fifo_data_o_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[5] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[5]),
        .Q(\rx_fifo_data_o_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[6] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[6]),
        .Q(\rx_fifo_data_o_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[7] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[7]),
        .Q(\rx_fifo_data_o_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[8] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[8]),
        .Q(\rx_fifo_data_o_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \rx_fifo_data_o_reg[9] 
       (.C(out),
        .CE(m_axi_rvalid),
        .D(m_axi_rdata[9]),
        .Q(\rx_fifo_data_o_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFCB0008)) 
    rx_fifo_wr_en_i_1
       (.I0(m_axi_rvalid),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(rx_fifo_wr_en),
        .O(rx_fifo_wr_en_i_1_n_0));
  FDRE rx_fifo_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(rx_fifo_wr_en_i_1_n_0),
        .Q(rx_fifo_wr_en),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0FCF050)) 
    \state[0]_i_1__1 
       (.I0(axi_rd),
        .I1(m_axi_rvalid),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00F3A0)) 
    \state[1]_i_1__0 
       (.I0(axi_rd),
        .I1(m_axi_arready),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\state[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF50C00)) 
    \state[2]_i_1 
       (.I0(m_axi_rvalid),
        .I1(m_axi_arready),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001" *) 
  FDSE \state_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(state[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001" *) 
  FDRE \state_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AXI_RD_ADDR:010,AXI_RD_DATA:100,READ_AXI:001" *) 
  FDRE \state_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_rxfifo2xsdb" *) 
module pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb
   (xsdb_drdy_xsdb_rxfifo,
    rst_xsdbfifo_large_reg,
    rx_fifo_rd,
    \s_daddr_i_reg[5] ,
    Q,
    \shift_reg_reg[0]_0 ,
    s_dclk_o,
    select,
    xsdb_den_status,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    rx_fifo_rden_reg_reg_0,
    s_dwe_i,
    \rx_fifo_datain_ff_reg[0]_0 ,
    s_den_i,
    D);
  output xsdb_drdy_xsdb_rxfifo;
  output rst_xsdbfifo_large_reg;
  output rx_fifo_rd;
  output \s_daddr_i_reg[5] ;
  output [15:0]Q;
  input \shift_reg_reg[0]_0 ;
  input s_dclk_o;
  input select;
  input xsdb_den_status;
  input ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [7:0]rx_fifo_rden_reg_reg_0;
  input s_dwe_i;
  input \rx_fifo_datain_ff_reg[0]_0 ;
  input s_den_i;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]Q;
  wire [2:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rst_xsdbfifo_large_reg;
  wire [31:0]rx_fifo_datain_ff;
  wire \rx_fifo_datain_ff_reg[0]_0 ;
  wire rx_fifo_rd;
  wire rx_fifo_rden_i;
  wire rx_fifo_rden_reg;
  wire rx_fifo_rden_reg_i_2_n_0;
  wire rx_fifo_rden_reg_i_3_n_0;
  wire [7:0]rx_fifo_rden_reg_reg_0;
  wire \s_daddr_i_reg[5] ;
  wire s_dclk_o;
  wire s_den_i;
  wire s_dwe_i;
  wire select;
  wire select_i_2_n_0;
  wire \shift_reg[0]_i_1_n_0 ;
  wire \shift_reg[10]_i_1_n_0 ;
  wire \shift_reg[11]_i_1_n_0 ;
  wire \shift_reg[12]_i_1_n_0 ;
  wire \shift_reg[13]_i_1_n_0 ;
  wire \shift_reg[14]_i_1_n_0 ;
  wire \shift_reg[15]_i_1_n_0 ;
  wire \shift_reg[16]_i_1_n_0 ;
  wire \shift_reg[17]_i_1_n_0 ;
  wire \shift_reg[18]_i_1_n_0 ;
  wire \shift_reg[19]_i_1_n_0 ;
  wire \shift_reg[1]_i_1_n_0 ;
  wire \shift_reg[20]_i_1_n_0 ;
  wire \shift_reg[21]_i_1_n_0 ;
  wire \shift_reg[22]_i_1_n_0 ;
  wire \shift_reg[23]_i_1_n_0 ;
  wire \shift_reg[24]_i_1_n_0 ;
  wire \shift_reg[25]_i_1_n_0 ;
  wire \shift_reg[26]_i_1_n_0 ;
  wire \shift_reg[27]_i_1_n_0 ;
  wire \shift_reg[28]_i_1_n_0 ;
  wire \shift_reg[29]_i_1_n_0 ;
  wire \shift_reg[2]_i_1_n_0 ;
  wire \shift_reg[30]_i_1_n_0 ;
  wire \shift_reg[31]_i_1_n_0 ;
  wire \shift_reg[31]_i_2_n_0 ;
  wire \shift_reg[3]_i_1_n_0 ;
  wire \shift_reg[4]_i_1_n_0 ;
  wire \shift_reg[5]_i_1_n_0 ;
  wire \shift_reg[6]_i_1_n_0 ;
  wire \shift_reg[7]_i_1_n_0 ;
  wire \shift_reg[8]_i_1_n_0 ;
  wire \shift_reg[9]_i_1_n_0 ;
  wire \shift_reg_reg[0]_0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire \xsdb2read_cmdfifo/ ;
  wire xsdb_den_status;
  wire xsdb_drdy_i;
  wire xsdb_drdy_i0;
  wire xsdb_drdy_xsdb_rxfifo;
  wire xsdb_rden;

  LUT6 #(
    .INIT(64'h0000400040004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(select_i_2_n_0),
        .I1(rx_fifo_rden_reg_i_3_n_0),
        .I2(rx_fifo_rden_reg_i_2_n_0),
        .I3(\s_daddr_i_reg[5] ),
        .I4(ram_empty_fb_i_reg),
        .I5(ram_empty_fb_i_reg_0),
        .O(rx_fifo_rd));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h11112202)) 
    \count[0]_i_1 
       (.I0(xsdb_rden),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[1]),
        .I3(count[2]),
        .I4(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h12123000)) 
    \count[1]_i_1 
       (.I0(xsdb_rden),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[1]),
        .I3(count[2]),
        .I4(count[0]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h13203300)) 
    \count[2]_i_1 
       (.I0(xsdb_rden),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[1]),
        .I3(count[2]),
        .I4(count[0]),
        .O(\count[2]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(1'b0));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \rx_fifo_datain_ff[31]_i_1 
       (.I0(rx_fifo_rden_reg_reg_0[2]),
        .I1(rx_fifo_rden_reg_reg_0[1]),
        .I2(rx_fifo_rden_reg_reg_0[0]),
        .I3(s_dwe_i),
        .I4(\rx_fifo_datain_ff_reg[0]_0 ),
        .I5(\s_daddr_i_reg[5] ),
        .O(xsdb_rden));
  FDRE \rx_fifo_datain_ff_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[0]),
        .Q(rx_fifo_datain_ff[0]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[10] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[10]),
        .Q(rx_fifo_datain_ff[10]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[11] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[11]),
        .Q(rx_fifo_datain_ff[11]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[12] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[12]),
        .Q(rx_fifo_datain_ff[12]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[13] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[13]),
        .Q(rx_fifo_datain_ff[13]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[14] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[14]),
        .Q(rx_fifo_datain_ff[14]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[15] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[15]),
        .Q(rx_fifo_datain_ff[15]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[16] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[16]),
        .Q(rx_fifo_datain_ff[16]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[17] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[17]),
        .Q(rx_fifo_datain_ff[17]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[18] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[18]),
        .Q(rx_fifo_datain_ff[18]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[19] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[19]),
        .Q(rx_fifo_datain_ff[19]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[1]),
        .Q(rx_fifo_datain_ff[1]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[20] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[20]),
        .Q(rx_fifo_datain_ff[20]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[21] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[21]),
        .Q(rx_fifo_datain_ff[21]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[22] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[22]),
        .Q(rx_fifo_datain_ff[22]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[23] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[23]),
        .Q(rx_fifo_datain_ff[23]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[24] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[24]),
        .Q(rx_fifo_datain_ff[24]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[25] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[25]),
        .Q(rx_fifo_datain_ff[25]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[26] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[26]),
        .Q(rx_fifo_datain_ff[26]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[27] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[27]),
        .Q(rx_fifo_datain_ff[27]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[28] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[28]),
        .Q(rx_fifo_datain_ff[28]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[29] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[29]),
        .Q(rx_fifo_datain_ff[29]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[2]),
        .Q(rx_fifo_datain_ff[2]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[30] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[30]),
        .Q(rx_fifo_datain_ff[30]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[31] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[31]),
        .Q(rx_fifo_datain_ff[31]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[3]),
        .Q(rx_fifo_datain_ff[3]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[4] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[4]),
        .Q(rx_fifo_datain_ff[4]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[5] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[5]),
        .Q(rx_fifo_datain_ff[5]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[6] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[6]),
        .Q(rx_fifo_datain_ff[6]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[7] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[7]),
        .Q(rx_fifo_datain_ff[7]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[8] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[8]),
        .Q(rx_fifo_datain_ff[8]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \rx_fifo_datain_ff_reg[9] 
       (.C(s_dclk_o),
        .CE(xsdb_rden),
        .D(D[9]),
        .Q(rx_fifo_datain_ff[9]),
        .R(\shift_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    rx_fifo_rden_reg_i_1
       (.I0(\s_daddr_i_reg[5] ),
        .I1(rx_fifo_rden_reg_i_2_n_0),
        .I2(rx_fifo_rden_reg_i_3_n_0),
        .I3(count[1]),
        .I4(count[0]),
        .I5(count[2]),
        .O(rx_fifo_rden_i));
  LUT6 #(
    .INIT(64'h0000000400040004)) 
    rx_fifo_rden_reg_i_2
       (.I0(s_dwe_i),
        .I1(rx_fifo_rden_reg_reg_0[1]),
        .I2(rx_fifo_rden_reg_reg_0[2]),
        .I3(rx_fifo_rden_reg_reg_0[5]),
        .I4(rx_fifo_rden_reg_reg_0[4]),
        .I5(rx_fifo_rden_reg_reg_0[3]),
        .O(rx_fifo_rden_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    rx_fifo_rden_reg_i_3
       (.I0(rx_fifo_rden_reg_reg_0[2]),
        .I1(rx_fifo_rden_reg_reg_0[1]),
        .I2(rx_fifo_rden_reg_reg_0[0]),
        .O(rx_fifo_rden_reg_i_3_n_0));
  FDRE rx_fifo_rden_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rx_fifo_rden_i),
        .Q(rx_fifo_rden_reg),
        .R(\shift_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h54545054)) 
    select_i_1
       (.I0(\shift_reg_reg[0]_0 ),
        .I1(select),
        .I2(xsdb_den_status),
        .I3(xsdb_rden),
        .I4(select_i_2_n_0),
        .O(rst_xsdbfifo_large_reg));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    select_i_2
       (.I0(count[2]),
        .I1(count[0]),
        .I2(count[1]),
        .O(select_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[0]_i_1 
       (.I0(rx_fifo_datain_ff[0]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[16] ),
        .O(\shift_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(rx_fifo_datain_ff[10]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[26] ),
        .O(\shift_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(rx_fifo_datain_ff[11]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[27] ),
        .O(\shift_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(rx_fifo_datain_ff[12]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[28] ),
        .O(\shift_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(rx_fifo_datain_ff[13]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[29] ),
        .O(\shift_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(rx_fifo_datain_ff[14]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[30] ),
        .O(\shift_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(rx_fifo_datain_ff[15]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[31] ),
        .O(\shift_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[16]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[16]),
        .O(\shift_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[17]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[17]),
        .O(\shift_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[18]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[18]),
        .O(\shift_reg[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[19]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[19]),
        .O(\shift_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[1]_i_1 
       (.I0(rx_fifo_datain_ff[1]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[17] ),
        .O(\shift_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[20]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[20]),
        .O(\shift_reg[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[21]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[21]),
        .O(\shift_reg[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[22]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[22]),
        .O(\shift_reg[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[23]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[23]),
        .O(\shift_reg[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[24]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[24]),
        .O(\shift_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[25]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[25]),
        .O(\shift_reg[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[26]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[26]),
        .O(\shift_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[27]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[27]),
        .O(\shift_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[28]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[28]),
        .O(\shift_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[29]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[29]),
        .O(\shift_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(rx_fifo_datain_ff[2]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[18] ),
        .O(\shift_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[30]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[30]),
        .O(\shift_reg[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[31]_i_1 
       (.I0(rx_fifo_rden_reg),
        .I1(xsdb_drdy_i),
        .O(\shift_reg[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg[31]_i_2 
       (.I0(rx_fifo_rden_reg),
        .I1(rx_fifo_datain_ff[31]),
        .O(\shift_reg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(rx_fifo_datain_ff[3]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[19] ),
        .O(\shift_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(rx_fifo_datain_ff[4]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[20] ),
        .O(\shift_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(rx_fifo_datain_ff[5]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[21] ),
        .O(\shift_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(rx_fifo_datain_ff[6]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[22] ),
        .O(\shift_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(rx_fifo_datain_ff[7]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[23] ),
        .O(\shift_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(rx_fifo_datain_ff[8]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[24] ),
        .O(\shift_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(rx_fifo_datain_ff[9]),
        .I1(rx_fifo_rden_reg),
        .I2(\shift_reg_reg_n_0_[25] ),
        .O(\shift_reg[9]_i_1_n_0 ));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[0]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[10]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[11]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[12]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[13]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[14]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[15]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[16]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[17]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[18]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[19]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[1]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[20]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[21]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[22]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[23]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[24]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[25]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[26]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[27]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[28]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[29]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[2]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[30]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[31]_i_2_n_0 ),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[3]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[4]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[5]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[6]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[7]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[8]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\shift_reg[31]_i_1_n_0 ),
        .D(\shift_reg[9]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \xsdb_dout_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \xsdb_dout_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    xsdb_drdy_i_1__2
       (.I0(\shift_reg_reg[0]_0 ),
        .O(\xsdb2read_cmdfifo/ ));
  LUT5 #(
    .INIT(32'h01000000)) 
    xsdb_drdy_i_3
       (.I0(rx_fifo_rden_reg_reg_0[5]),
        .I1(rx_fifo_rden_reg_reg_0[7]),
        .I2(rx_fifo_rden_reg_reg_0[6]),
        .I3(s_den_i),
        .I4(rx_fifo_rden_reg_reg_0[4]),
        .O(\s_daddr_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    xsdb_drdy_i_i_1
       (.I0(xsdb_rden),
        .I1(count[2]),
        .I2(count[0]),
        .I3(count[1]),
        .I4(rx_fifo_rden_reg),
        .O(xsdb_drdy_i0));
  FDRE xsdb_drdy_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_i0),
        .Q(xsdb_drdy_i),
        .R(\shift_reg_reg[0]_0 ));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(\xsdb2read_cmdfifo/ ),
        .D(xsdb_drdy_i),
        .Q(xsdb_drdy_xsdb_rxfifo),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_write_axilite" *) 
module pcie_7x_0_jtag_axi_v1_2_9_write_axilite
   (m_axi_awaddr,
    axi_wr_done,
    SR,
    tx_fifo_read_en,
    axi_wr_busy,
    axi_bready_ff_reg_0,
    m_axi_awvalid,
    m_axi_wvalid,
    axi_wr_done_reg_0,
    axi_wr_resp,
    m_axi_wdata,
    out,
    axi_wr_done_ff,
    aresetn,
    axi_wr,
    m_axi_bvalid,
    m_axi_bresp,
    Q,
    \tx_fifo_data_out_ff_reg[31]_0 ,
    m_axi_wready,
    m_axi_awready);
  output [31:0]m_axi_awaddr;
  output axi_wr_done;
  output [0:0]SR;
  output tx_fifo_read_en;
  output axi_wr_busy;
  output axi_bready_ff_reg_0;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output [0:0]axi_wr_done_reg_0;
  output [1:0]axi_wr_resp;
  output [31:0]m_axi_wdata;
  input out;
  input axi_wr_done_ff;
  input aresetn;
  input axi_wr;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input [63:0]Q;
  input [31:0]\tx_fifo_data_out_ff_reg[31]_0 ;
  input m_axi_wready;
  input m_axi_awready;

  wire [63:0]Q;
  wire [0:0]SR;
  wire aresetn;
  wire axi_awvalid_i_2_n_0;
  wire axi_awvalid_i_3_n_0;
  wire axi_awvalid_i_4_n_0;
  wire axi_bready_ff_i_1_n_0;
  wire axi_bready_ff_i_2_n_0;
  wire axi_bready_ff_i_3_n_0;
  wire axi_bready_ff_reg_0;
  wire axi_wr;
  wire axi_wr_busy;
  wire axi_wr_busy_i_1_n_0;
  wire axi_wr_busy_i_2_n_0;
  wire axi_wr_done;
  wire axi_wr_done_ff;
  wire axi_wr_done_i_1_n_0;
  wire axi_wr_done_i_2_n_0;
  wire axi_wr_done_i_3_n_0;
  wire axi_wr_done_i_4_n_0;
  wire [0:0]axi_wr_done_reg_0;
  wire [1:0]axi_wr_resp;
  wire \axi_wr_resp[0]_i_1_n_0 ;
  wire \axi_wr_resp[1]_i_1_n_0 ;
  wire axi_wvalid_i_1_n_0;
  wire axi_wvalid_i_2_n_0;
  (* async_reg = "true" *) wire [63:0]cmd_fifo_data_out_ff;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire out;
  wire [5:0]p_1_in;
  wire [5:0]state;
  wire \state[5]_i_1_n_0 ;
  wire \state[5]_i_3_n_0 ;
  wire \state[5]_i_4_n_0 ;
  wire \state_reg_n_0_[1] ;
  wire [31:0]\tx_fifo_data_out_ff_reg[31]_0 ;
  wire tx_fifo_read_en;
  wire tx_fifo_read_en_i_1_n_0;
  wire tx_fifo_read_en_i_2_n_0;

  assign m_axi_awaddr[31:0] = cmd_fifo_data_out_ff[63:32];
  LUT1 #(
    .INIT(2'h1)) 
    axi_awvalid_i_1
       (.I0(aresetn),
        .O(SR));
  LUT6 #(
    .INIT(64'hFBF0FBFB50F05050)) 
    axi_awvalid_i_2
       (.I0(axi_awvalid_i_3_n_0),
        .I1(state[0]),
        .I2(\state_reg_n_0_[1] ),
        .I3(state[4]),
        .I4(axi_awvalid_i_4_n_0),
        .I5(m_axi_awvalid),
        .O(axi_awvalid_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    axi_awvalid_i_3
       (.I0(state[4]),
        .I1(state[3]),
        .I2(state[5]),
        .I3(state[0]),
        .I4(\state_reg_n_0_[1] ),
        .I5(state[2]),
        .O(axi_awvalid_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000101100000)) 
    axi_awvalid_i_4
       (.I0(\state_reg_n_0_[1] ),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(m_axi_awready),
        .I5(state[5]),
        .O(axi_awvalid_i_4_n_0));
  FDRE axi_awvalid_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_awvalid_i_2_n_0),
        .Q(m_axi_awvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF5777AAAA0000)) 
    axi_bready_ff_i_1
       (.I0(axi_bready_ff_i_2_n_0),
        .I1(state[0]),
        .I2(state[5]),
        .I3(m_axi_bvalid),
        .I4(axi_bready_ff_i_3_n_0),
        .I5(axi_bready_ff_reg_0),
        .O(axi_bready_ff_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    axi_bready_ff_i_2
       (.I0(state[0]),
        .I1(\state_reg_n_0_[1] ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[4]),
        .I5(state[5]),
        .O(axi_bready_ff_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFC0C8C0)) 
    axi_bready_ff_i_3
       (.I0(state[2]),
        .I1(m_axi_awready),
        .I2(state[3]),
        .I3(m_axi_wready),
        .I4(state[4]),
        .O(axi_bready_ff_i_3_n_0));
  FDRE axi_bready_ff_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_bready_ff_i_1_n_0),
        .Q(axi_bready_ff_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEEFF000022C0)) 
    axi_wr_busy_i_1
       (.I0(axi_wr),
        .I1(state[5]),
        .I2(m_axi_bvalid),
        .I3(state[0]),
        .I4(axi_wr_busy_i_2_n_0),
        .I5(axi_wr_busy),
        .O(axi_wr_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    axi_wr_busy_i_2
       (.I0(state[3]),
        .I1(state[4]),
        .I2(\state_reg_n_0_[1] ),
        .I3(state[2]),
        .O(axi_wr_busy_i_2_n_0));
  FDRE axi_wr_busy_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_wr_busy_i_1_n_0),
        .Q(axi_wr_busy),
        .R(SR));
  LUT6 #(
    .INIT(64'hBABABABB8A8A8A88)) 
    axi_wr_done_i_1
       (.I0(axi_wr_done_i_2_n_0),
        .I1(axi_wr_done_i_3_n_0),
        .I2(axi_awvalid_i_3_n_0),
        .I3(\state_reg_n_0_[1] ),
        .I4(p_1_in[1]),
        .I5(axi_wr_done),
        .O(axi_wr_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_wr_done_i_2
       (.I0(m_axi_bvalid),
        .I1(state[5]),
        .O(axi_wr_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000300030230)) 
    axi_wr_done_i_3
       (.I0(m_axi_bvalid),
        .I1(axi_wr_done_i_4_n_0),
        .I2(state[2]),
        .I3(state[5]),
        .I4(state[3]),
        .I5(state[4]),
        .O(axi_wr_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    axi_wr_done_i_4
       (.I0(state[0]),
        .I1(\state_reg_n_0_[1] ),
        .O(axi_wr_done_i_4_n_0));
  FDRE axi_wr_done_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_wr_done_i_1_n_0),
        .Q(axi_wr_done),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_wr_resp[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bvalid),
        .I2(axi_bready_ff_reg_0),
        .I3(axi_wr_resp[0]),
        .O(\axi_wr_resp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_wr_resp[1]_i_1 
       (.I0(m_axi_bresp[1]),
        .I1(m_axi_bvalid),
        .I2(axi_bready_ff_reg_0),
        .I3(axi_wr_resp[1]),
        .O(\axi_wr_resp[1]_i_1_n_0 ));
  FDRE \axi_wr_resp_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\axi_wr_resp[0]_i_1_n_0 ),
        .Q(axi_wr_resp[0]),
        .R(SR));
  FDRE \axi_wr_resp_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\axi_wr_resp[1]_i_1_n_0 ),
        .Q(axi_wr_resp[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFAFCFAFF50505050)) 
    axi_wvalid_i_1
       (.I0(axi_awvalid_i_3_n_0),
        .I1(state[3]),
        .I2(\state_reg_n_0_[1] ),
        .I3(state[0]),
        .I4(axi_wvalid_i_2_n_0),
        .I5(m_axi_wvalid),
        .O(axi_wvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1064)) 
    axi_wvalid_i_2
       (.I0(state[2]),
        .I1(state[5]),
        .I2(m_axi_wready),
        .I3(state[4]),
        .O(axi_wvalid_i_2_n_0));
  FDRE axi_wvalid_reg
       (.C(out),
        .CE(1'b1),
        .D(axi_wvalid_i_1_n_0),
        .Q(m_axi_wvalid),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[0] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[0]),
        .Q(cmd_fifo_data_out_ff[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[10] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[10]),
        .Q(cmd_fifo_data_out_ff[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[11] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[11]),
        .Q(cmd_fifo_data_out_ff[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[12] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[12]),
        .Q(cmd_fifo_data_out_ff[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[13] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[13]),
        .Q(cmd_fifo_data_out_ff[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[14] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[14]),
        .Q(cmd_fifo_data_out_ff[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[15] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[15]),
        .Q(cmd_fifo_data_out_ff[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[16] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[16]),
        .Q(cmd_fifo_data_out_ff[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[17] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[17]),
        .Q(cmd_fifo_data_out_ff[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[18] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[18]),
        .Q(cmd_fifo_data_out_ff[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[19] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[19]),
        .Q(cmd_fifo_data_out_ff[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[1] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[1]),
        .Q(cmd_fifo_data_out_ff[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[20] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[20]),
        .Q(cmd_fifo_data_out_ff[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[21] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[21]),
        .Q(cmd_fifo_data_out_ff[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[22] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[22]),
        .Q(cmd_fifo_data_out_ff[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[23] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[23]),
        .Q(cmd_fifo_data_out_ff[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[24] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[24]),
        .Q(cmd_fifo_data_out_ff[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[25] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[25]),
        .Q(cmd_fifo_data_out_ff[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[26] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[26]),
        .Q(cmd_fifo_data_out_ff[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[27] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[27]),
        .Q(cmd_fifo_data_out_ff[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[28] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[28]),
        .Q(cmd_fifo_data_out_ff[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[29] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[29]),
        .Q(cmd_fifo_data_out_ff[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[2] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[2]),
        .Q(cmd_fifo_data_out_ff[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[30] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[30]),
        .Q(cmd_fifo_data_out_ff[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[31] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[31]),
        .Q(cmd_fifo_data_out_ff[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[32] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[32]),
        .Q(cmd_fifo_data_out_ff[32]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[33] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[33]),
        .Q(cmd_fifo_data_out_ff[33]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[34] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[34]),
        .Q(cmd_fifo_data_out_ff[34]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[35] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[35]),
        .Q(cmd_fifo_data_out_ff[35]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[36] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[36]),
        .Q(cmd_fifo_data_out_ff[36]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[37] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[37]),
        .Q(cmd_fifo_data_out_ff[37]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[38] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[38]),
        .Q(cmd_fifo_data_out_ff[38]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[39] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[39]),
        .Q(cmd_fifo_data_out_ff[39]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[3] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[3]),
        .Q(cmd_fifo_data_out_ff[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[40] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[40]),
        .Q(cmd_fifo_data_out_ff[40]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[41] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[41]),
        .Q(cmd_fifo_data_out_ff[41]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[42] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[42]),
        .Q(cmd_fifo_data_out_ff[42]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[43] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[43]),
        .Q(cmd_fifo_data_out_ff[43]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[44] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[44]),
        .Q(cmd_fifo_data_out_ff[44]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[45] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[45]),
        .Q(cmd_fifo_data_out_ff[45]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[46] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[46]),
        .Q(cmd_fifo_data_out_ff[46]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[47] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[47]),
        .Q(cmd_fifo_data_out_ff[47]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[48] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[48]),
        .Q(cmd_fifo_data_out_ff[48]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[49] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[49]),
        .Q(cmd_fifo_data_out_ff[49]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[4] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[4]),
        .Q(cmd_fifo_data_out_ff[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[50] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[50]),
        .Q(cmd_fifo_data_out_ff[50]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[51] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[51]),
        .Q(cmd_fifo_data_out_ff[51]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[52] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[52]),
        .Q(cmd_fifo_data_out_ff[52]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[53] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[53]),
        .Q(cmd_fifo_data_out_ff[53]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[54] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[54]),
        .Q(cmd_fifo_data_out_ff[54]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[55] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[55]),
        .Q(cmd_fifo_data_out_ff[55]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[56] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[56]),
        .Q(cmd_fifo_data_out_ff[56]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[57] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[57]),
        .Q(cmd_fifo_data_out_ff[57]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[58] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[58]),
        .Q(cmd_fifo_data_out_ff[58]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[59] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[59]),
        .Q(cmd_fifo_data_out_ff[59]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[5] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[5]),
        .Q(cmd_fifo_data_out_ff[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[60] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[60]),
        .Q(cmd_fifo_data_out_ff[60]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[61] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[61]),
        .Q(cmd_fifo_data_out_ff[61]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[62] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[62]),
        .Q(cmd_fifo_data_out_ff[62]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[63] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[63]),
        .Q(cmd_fifo_data_out_ff[63]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[6] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[6]),
        .Q(cmd_fifo_data_out_ff[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[7] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[7]),
        .Q(cmd_fifo_data_out_ff[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[8] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[8]),
        .Q(cmd_fifo_data_out_ff[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \cmd_fifo_data_out_ff_reg[9] 
       (.C(out),
        .CE(axi_wr),
        .D(Q[9]),
        .Q(cmd_fifo_data_out_ff[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \state[0]_i_1__2 
       (.I0(axi_wr),
        .I1(state[0]),
        .I2(state[5]),
        .I3(m_axi_bvalid),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_1__2 
       (.I0(state[0]),
        .I1(axi_wr),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \state[3]_i_1 
       (.I0(state[2]),
        .I1(m_axi_awready),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[4]_i_1 
       (.I0(m_axi_wready),
        .I1(state[2]),
        .I2(m_axi_awready),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \state[5]_i_1 
       (.I0(axi_bready_ff_i_2_n_0),
        .I1(\state[5]_i_3_n_0 ),
        .I2(state[4]),
        .I3(m_axi_wready),
        .I4(state[3]),
        .I5(m_axi_awready),
        .O(\state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \state[5]_i_2 
       (.I0(\state[5]_i_4_n_0 ),
        .I1(state[4]),
        .I2(state[3]),
        .I3(state[5]),
        .I4(m_axi_bvalid),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECC)) 
    \state[5]_i_3 
       (.I0(m_axi_wready),
        .I1(state[5]),
        .I2(m_axi_awready),
        .I3(state[2]),
        .I4(state[0]),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \state[5]_i_4 
       (.I0(m_axi_awready),
        .I1(state[2]),
        .I2(m_axi_wready),
        .O(\state[5]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDSE \state_reg[0] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(state[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDRE \state_reg[1] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDRE \state_reg[2] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(\state_reg_n_0_[1] ),
        .Q(state[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDRE \state_reg[3] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(state[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDRE \state_reg[4] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(state[4]),
        .R(SR));
  (* FSM_ENCODED_STATES = "AXI_WR_SLAVE_READY:000100,AXI_WR_ADDR_DATA:000010,WAIT_AWREADY:001000,WAIT_WREADY:010000,AXI_WR_RESPONSE:100000,READ_TX_FIFO:000001" *) 
  FDRE \state_reg[5] 
       (.C(out),
        .CE(\state[5]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(state[5]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [0]),
        .Q(m_axi_wdata[0]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [10]),
        .Q(m_axi_wdata[10]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [11]),
        .Q(m_axi_wdata[11]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [12]),
        .Q(m_axi_wdata[12]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [13]),
        .Q(m_axi_wdata[13]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[14] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [14]),
        .Q(m_axi_wdata[14]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[15] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [15]),
        .Q(m_axi_wdata[15]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[16] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [16]),
        .Q(m_axi_wdata[16]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[17] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [17]),
        .Q(m_axi_wdata[17]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[18] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [18]),
        .Q(m_axi_wdata[18]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[19] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [19]),
        .Q(m_axi_wdata[19]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [1]),
        .Q(m_axi_wdata[1]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[20] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [20]),
        .Q(m_axi_wdata[20]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[21] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [21]),
        .Q(m_axi_wdata[21]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[22] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [22]),
        .Q(m_axi_wdata[22]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[23] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [23]),
        .Q(m_axi_wdata[23]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[24] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [24]),
        .Q(m_axi_wdata[24]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[25] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [25]),
        .Q(m_axi_wdata[25]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[26] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [26]),
        .Q(m_axi_wdata[26]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[27] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [27]),
        .Q(m_axi_wdata[27]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[28] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [28]),
        .Q(m_axi_wdata[28]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[29] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [29]),
        .Q(m_axi_wdata[29]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [2]),
        .Q(m_axi_wdata[2]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[30] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [30]),
        .Q(m_axi_wdata[30]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[31] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [31]),
        .Q(m_axi_wdata[31]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [3]),
        .Q(m_axi_wdata[3]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [4]),
        .Q(m_axi_wdata[4]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [5]),
        .Q(m_axi_wdata[5]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [6]),
        .Q(m_axi_wdata[6]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [7]),
        .Q(m_axi_wdata[7]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [8]),
        .Q(m_axi_wdata[8]),
        .R(SR));
  FDRE \tx_fifo_data_out_ff_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(\tx_fifo_data_out_ff_reg[31]_0 [9]),
        .Q(m_axi_wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEAEEEF222A2220)) 
    tx_fifo_read_en_i_1
       (.I0(axi_bready_ff_i_3_n_0),
        .I1(axi_awvalid_i_3_n_0),
        .I2(state[0]),
        .I3(\state_reg_n_0_[1] ),
        .I4(tx_fifo_read_en_i_2_n_0),
        .I5(tx_fifo_read_en),
        .O(tx_fifo_read_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100161600001616)) 
    tx_fifo_read_en_i_2
       (.I0(state[5]),
        .I1(state[3]),
        .I2(state[4]),
        .I3(m_axi_awready),
        .I4(state[2]),
        .I5(m_axi_wready),
        .O(tx_fifo_read_en_i_2_n_0));
  FDRE tx_fifo_read_en_reg
       (.C(out),
        .CE(1'b1),
        .D(tx_fifo_read_en_i_1_n_0),
        .Q(tx_fifo_read_en),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cmd_fifo_data_out_qid[3]_i_1 
       (.I0(axi_wr_done),
        .I1(axi_wr_done_ff),
        .O(axi_wr_done_reg_0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_xsdb2txfifo" *) 
module pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo
   (xsdb_drdy_xsdb_txfifo,
    tx_fifo_wr,
    \s_daddr_i_reg[3] ,
    p_20_out,
    \tx_fifo_dataout_reg[31]_0 ,
    \shift_reg_reg[0]_0 ,
    s_dclk_o,
    s_dwe_i,
    \shift_reg_reg[0]_1 ,
    \shift_reg_reg[0]_2 ,
    out,
    Q);
  output xsdb_drdy_xsdb_txfifo;
  output tx_fifo_wr;
  output \s_daddr_i_reg[3] ;
  output p_20_out;
  output [31:0]\tx_fifo_dataout_reg[31]_0 ;
  input \shift_reg_reg[0]_0 ;
  input s_dclk_o;
  input s_dwe_i;
  input [5:0]\shift_reg_reg[0]_1 ;
  input \shift_reg_reg[0]_2 ;
  input out;
  input [15:0]Q;

  wire [15:0]Q;
  wire [2:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire out;
  wire p_20_out;
  wire \s_daddr_i_reg[3] ;
  wire s_dclk_o;
  wire s_dwe_i;
  wire shift_en;
  wire [31:0]shift_reg;
  wire \shift_reg_reg[0]_0 ;
  wire [5:0]\shift_reg_reg[0]_1 ;
  wire \shift_reg_reg[0]_2 ;
  wire \tx_fifo_dataout[31]_i_1_n_0 ;
  wire [31:0]\tx_fifo_dataout_reg[31]_0 ;
  wire tx_fifo_wr;
  wire tx_fifowr_en;
  wire xsdb_drdy_xsdb_txfifo;

  LUT5 #(
    .INIT(32'h11112022)) 
    \count[0]_i_1 
       (.I0(shift_en),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h11223000)) 
    \count[1]_i_1 
       (.I0(shift_en),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h12303030)) 
    \count[2]_i_1 
       (.I0(shift_en),
        .I1(\shift_reg_reg[0]_0 ),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\count[2]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(1'b0));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[7]_i_1 
       (.I0(tx_fifo_wr),
        .I1(out),
        .O(p_20_out));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[16]),
        .Q(shift_reg[0]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[26]),
        .Q(shift_reg[10]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[27]),
        .Q(shift_reg[11]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[28]),
        .Q(shift_reg[12]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[29]),
        .Q(shift_reg[13]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[30]),
        .Q(shift_reg[14]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[31]),
        .Q(shift_reg[15]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[0]),
        .Q(shift_reg[16]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[1]),
        .Q(shift_reg[17]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[2]),
        .Q(shift_reg[18]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[3]),
        .Q(shift_reg[19]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[17]),
        .Q(shift_reg[1]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[4]),
        .Q(shift_reg[20]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[5]),
        .Q(shift_reg[21]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[6]),
        .Q(shift_reg[22]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[7]),
        .Q(shift_reg[23]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[8]),
        .Q(shift_reg[24]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[9]),
        .Q(shift_reg[25]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[10]),
        .Q(shift_reg[26]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[11]),
        .Q(shift_reg[27]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[12]),
        .Q(shift_reg[28]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[13]),
        .Q(shift_reg[29]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[18]),
        .Q(shift_reg[2]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[14]),
        .Q(shift_reg[30]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(Q[15]),
        .Q(shift_reg[31]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[19]),
        .Q(shift_reg[3]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[20]),
        .Q(shift_reg[4]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[21]),
        .Q(shift_reg[5]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[22]),
        .Q(shift_reg[6]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[23]),
        .Q(shift_reg[7]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[24]),
        .Q(shift_reg[8]),
        .R(\shift_reg_reg[0]_0 ));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(shift_en),
        .D(shift_reg[25]),
        .Q(shift_reg[9]),
        .R(\shift_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \tx_fifo_dataout[31]_i_1 
       (.I0(\shift_reg_reg[0]_0 ),
        .I1(count[0]),
        .I2(count[2]),
        .I3(count[1]),
        .O(\tx_fifo_dataout[31]_i_1_n_0 ));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[0]),
        .Q(\tx_fifo_dataout_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[10]),
        .Q(\tx_fifo_dataout_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[11]),
        .Q(\tx_fifo_dataout_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[12]),
        .Q(\tx_fifo_dataout_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[13]),
        .Q(\tx_fifo_dataout_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[14]),
        .Q(\tx_fifo_dataout_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[15]),
        .Q(\tx_fifo_dataout_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[16]),
        .Q(\tx_fifo_dataout_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[17]),
        .Q(\tx_fifo_dataout_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[18]),
        .Q(\tx_fifo_dataout_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[19]),
        .Q(\tx_fifo_dataout_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[1]),
        .Q(\tx_fifo_dataout_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[20]),
        .Q(\tx_fifo_dataout_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[21]),
        .Q(\tx_fifo_dataout_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[22]),
        .Q(\tx_fifo_dataout_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[23]),
        .Q(\tx_fifo_dataout_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[24]),
        .Q(\tx_fifo_dataout_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[25]),
        .Q(\tx_fifo_dataout_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[26]),
        .Q(\tx_fifo_dataout_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[27]),
        .Q(\tx_fifo_dataout_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[28]),
        .Q(\tx_fifo_dataout_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[29]),
        .Q(\tx_fifo_dataout_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[2]),
        .Q(\tx_fifo_dataout_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[30]),
        .Q(\tx_fifo_dataout_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[31]),
        .Q(\tx_fifo_dataout_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[3]),
        .Q(\tx_fifo_dataout_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[4]),
        .Q(\tx_fifo_dataout_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[5]),
        .Q(\tx_fifo_dataout_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[6]),
        .Q(\tx_fifo_dataout_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[7]),
        .Q(\tx_fifo_dataout_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[8]),
        .Q(\tx_fifo_dataout_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[31]_i_1_n_0 ),
        .D(shift_reg[9]),
        .Q(\tx_fifo_dataout_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    tx_fifowren_i_1
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .O(tx_fifowr_en));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowr_en),
        .Q(tx_fifo_wr),
        .R(\shift_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    xsdb_drdy_i_1__1
       (.I0(\s_daddr_i_reg[3] ),
        .I1(s_dwe_i),
        .I2(\shift_reg_reg[0]_1 [2]),
        .I3(\shift_reg_reg[0]_1 [0]),
        .I4(\shift_reg_reg[0]_1 [1]),
        .I5(\shift_reg_reg[0]_2 ),
        .O(shift_en));
  LUT3 #(
    .INIT(8'h07)) 
    xsdb_drdy_i_2
       (.I0(\shift_reg_reg[0]_1 [3]),
        .I1(\shift_reg_reg[0]_1 [4]),
        .I2(\shift_reg_reg[0]_1 [5]),
        .O(\s_daddr_i_reg[3] ));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(shift_en),
        .Q(xsdb_drdy_xsdb_txfifo),
        .R(\shift_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_xsdb2txfifo" *) 
module pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0
   (xsdb_drdy_reg_0,
    rd_cmd_fifowren_i,
    p_20_out_1,
    \tx_fifo_dataout_reg[63]_0 ,
    tx_fifowren_reg_0,
    s_dclk_o,
    \shift_reg_reg[0]_0 ,
    s_dwe_i,
    \shift_reg_reg[0]_1 ,
    \shift_reg_reg[0]_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q);
  output xsdb_drdy_reg_0;
  output rd_cmd_fifowren_i;
  output p_20_out_1;
  output [63:0]\tx_fifo_dataout_reg[63]_0 ;
  input tx_fifowren_reg_0;
  input s_dclk_o;
  input [2:0]\shift_reg_reg[0]_0 ;
  input s_dwe_i;
  input \shift_reg_reg[0]_1 ;
  input \shift_reg_reg[0]_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [15:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [15:0]Q;
  wire \count[3]_i_1__0_n_0 ;
  wire [3:0]count_reg;
  wire [3:0]p_0_in__0;
  wire p_20_out_1;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;
  wire s_dwe_i;
  wire [2:0]\shift_reg_reg[0]_0 ;
  wire \shift_reg_reg[0]_1 ;
  wire \shift_reg_reg[0]_2 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[32] ;
  wire \shift_reg_reg_n_0_[33] ;
  wire \shift_reg_reg_n_0_[34] ;
  wire \shift_reg_reg_n_0_[35] ;
  wire \shift_reg_reg_n_0_[36] ;
  wire \shift_reg_reg_n_0_[37] ;
  wire \shift_reg_reg_n_0_[38] ;
  wire \shift_reg_reg_n_0_[39] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[40] ;
  wire \shift_reg_reg_n_0_[41] ;
  wire \shift_reg_reg_n_0_[42] ;
  wire \shift_reg_reg_n_0_[43] ;
  wire \shift_reg_reg_n_0_[44] ;
  wire \shift_reg_reg_n_0_[45] ;
  wire \shift_reg_reg_n_0_[46] ;
  wire \shift_reg_reg_n_0_[47] ;
  wire \shift_reg_reg_n_0_[48] ;
  wire \shift_reg_reg_n_0_[49] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[50] ;
  wire \shift_reg_reg_n_0_[51] ;
  wire \shift_reg_reg_n_0_[52] ;
  wire \shift_reg_reg_n_0_[53] ;
  wire \shift_reg_reg_n_0_[54] ;
  wire \shift_reg_reg_n_0_[55] ;
  wire \shift_reg_reg_n_0_[56] ;
  wire \shift_reg_reg_n_0_[57] ;
  wire \shift_reg_reg_n_0_[58] ;
  wire \shift_reg_reg_n_0_[59] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[60] ;
  wire \shift_reg_reg_n_0_[61] ;
  wire \shift_reg_reg_n_0_[62] ;
  wire \shift_reg_reg_n_0_[63] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire \tx_fifo_dataout[63]_i_1__0_n_0 ;
  wire [63:0]\tx_fifo_dataout_reg[63]_0 ;
  wire tx_fifowren_i_1__1_n_0;
  wire tx_fifowren_reg_0;
  wire xsdb_drdy_i_1_n_0;
  wire xsdb_drdy_reg_0;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0 
       (.I0(rd_cmd_fifowren_i),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(p_20_out_1));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1__0 
       (.I0(count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1__0 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1__0 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \count[3]_i_1__0 
       (.I0(count_reg[2]),
        .I1(count_reg[3]),
        .I2(count_reg[0]),
        .I3(count_reg[1]),
        .I4(tx_fifowren_reg_0),
        .O(\count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_2__0 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[2]),
        .I3(count_reg[3]),
        .O(p_0_in__0[3]));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[0]),
        .Q(count_reg[0]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[1]),
        .Q(count_reg[1]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[2]),
        .Q(count_reg[2]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \count_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(p_0_in__0[3]),
        .Q(count_reg[3]),
        .R(\count[3]_i_1__0_n_0 ));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[32] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\shift_reg_reg_n_0_[32] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[33] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\shift_reg_reg_n_0_[33] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[34] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\shift_reg_reg_n_0_[34] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[35] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\shift_reg_reg_n_0_[35] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[36] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\shift_reg_reg_n_0_[36] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[37] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\shift_reg_reg_n_0_[37] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[38] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\shift_reg_reg_n_0_[38] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[39] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\shift_reg_reg_n_0_[39] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[40] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\shift_reg_reg_n_0_[40] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[41] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\shift_reg_reg_n_0_[41] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[42] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\shift_reg_reg_n_0_[42] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[43] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\shift_reg_reg_n_0_[43] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[44] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\shift_reg_reg_n_0_[44] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[45] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\shift_reg_reg_n_0_[45] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[46] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\shift_reg_reg_n_0_[46] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[47] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\shift_reg_reg_n_0_[47] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[48] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[0]),
        .Q(\shift_reg_reg_n_0_[48] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[49] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[1]),
        .Q(\shift_reg_reg_n_0_[49] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[50] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[2]),
        .Q(\shift_reg_reg_n_0_[50] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[51] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[3]),
        .Q(\shift_reg_reg_n_0_[51] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[52] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[4]),
        .Q(\shift_reg_reg_n_0_[52] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[53] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[5]),
        .Q(\shift_reg_reg_n_0_[53] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[54] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[6]),
        .Q(\shift_reg_reg_n_0_[54] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[55] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[7]),
        .Q(\shift_reg_reg_n_0_[55] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[56] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[8]),
        .Q(\shift_reg_reg_n_0_[56] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[57] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[9]),
        .Q(\shift_reg_reg_n_0_[57] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[58] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[10]),
        .Q(\shift_reg_reg_n_0_[58] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[59] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[11]),
        .Q(\shift_reg_reg_n_0_[59] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[60] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[12]),
        .Q(\shift_reg_reg_n_0_[60] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[61] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[13]),
        .Q(\shift_reg_reg_n_0_[61] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[62] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[14]),
        .Q(\shift_reg_reg_n_0_[62] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[63] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(Q[15]),
        .Q(\shift_reg_reg_n_0_[63] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(xsdb_drdy_i_1_n_0),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(tx_fifowren_reg_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tx_fifo_dataout[63]_i_1__0 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .I2(tx_fifowren_reg_0),
        .I3(count_reg[3]),
        .I4(count_reg[2]),
        .O(\tx_fifo_dataout[63]_i_1__0_n_0 ));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[32] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[33] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[34] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[35] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[36] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[37] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[38] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[39] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[40] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[41] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[42] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[43] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[44] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[45] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[46] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[47] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[48] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[49] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[50] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[51] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[52] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[53] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[54] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[55] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[56] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[57] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[58] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[59] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[60] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[61] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[62] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[63] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(\tx_fifo_dataout[63]_i_1__0_n_0 ),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    tx_fifowren_i_1__1
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[3]),
        .I3(count_reg[2]),
        .O(tx_fifowren_i_1__1_n_0));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowren_i_1__1_n_0),
        .Q(rd_cmd_fifowren_i),
        .R(tx_fifowren_reg_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    xsdb_drdy_i_1
       (.I0(\shift_reg_reg[0]_0 [2]),
        .I1(\shift_reg_reg[0]_0 [1]),
        .I2(\shift_reg_reg[0]_0 [0]),
        .I3(s_dwe_i),
        .I4(\shift_reg_reg[0]_1 ),
        .I5(\shift_reg_reg[0]_2 ),
        .O(xsdb_drdy_i_1_n_0));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_i_1_n_0),
        .Q(xsdb_drdy_reg_0),
        .R(tx_fifowren_reg_0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_xsdb2txfifo" *) 
module pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16
   (xsdb_drdy_reg_0,
    wr_cmd_fifowren_i,
    p_20_out_0,
    \tx_fifo_dataout_reg[63]_0 ,
    tx_fifowren_reg_0,
    s_dclk_o,
    \count_reg[3]_0 ,
    s_dwe_i,
    \count_reg[3]_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q);
  output xsdb_drdy_reg_0;
  output wr_cmd_fifowren_i;
  output p_20_out_0;
  output [63:0]\tx_fifo_dataout_reg[63]_0 ;
  input tx_fifowren_reg_0;
  input s_dclk_o;
  input [3:0]\count_reg[3]_0 ;
  input s_dwe_i;
  input \count_reg[3]_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [15:0]Q;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [15:0]Q;
  wire clear;
  wire [3:0]count_reg;
  wire [3:0]\count_reg[3]_0 ;
  wire \count_reg[3]_1 ;
  wire [3:0]p_0_in;
  wire p_20_out_0;
  wire s_dclk_o;
  wire s_dwe_i;
  wire sel;
  wire \shift_reg_reg_n_0_[0] ;
  wire \shift_reg_reg_n_0_[10] ;
  wire \shift_reg_reg_n_0_[11] ;
  wire \shift_reg_reg_n_0_[12] ;
  wire \shift_reg_reg_n_0_[13] ;
  wire \shift_reg_reg_n_0_[14] ;
  wire \shift_reg_reg_n_0_[15] ;
  wire \shift_reg_reg_n_0_[16] ;
  wire \shift_reg_reg_n_0_[17] ;
  wire \shift_reg_reg_n_0_[18] ;
  wire \shift_reg_reg_n_0_[19] ;
  wire \shift_reg_reg_n_0_[1] ;
  wire \shift_reg_reg_n_0_[20] ;
  wire \shift_reg_reg_n_0_[21] ;
  wire \shift_reg_reg_n_0_[22] ;
  wire \shift_reg_reg_n_0_[23] ;
  wire \shift_reg_reg_n_0_[24] ;
  wire \shift_reg_reg_n_0_[25] ;
  wire \shift_reg_reg_n_0_[26] ;
  wire \shift_reg_reg_n_0_[27] ;
  wire \shift_reg_reg_n_0_[28] ;
  wire \shift_reg_reg_n_0_[29] ;
  wire \shift_reg_reg_n_0_[2] ;
  wire \shift_reg_reg_n_0_[30] ;
  wire \shift_reg_reg_n_0_[31] ;
  wire \shift_reg_reg_n_0_[32] ;
  wire \shift_reg_reg_n_0_[33] ;
  wire \shift_reg_reg_n_0_[34] ;
  wire \shift_reg_reg_n_0_[35] ;
  wire \shift_reg_reg_n_0_[36] ;
  wire \shift_reg_reg_n_0_[37] ;
  wire \shift_reg_reg_n_0_[38] ;
  wire \shift_reg_reg_n_0_[39] ;
  wire \shift_reg_reg_n_0_[3] ;
  wire \shift_reg_reg_n_0_[40] ;
  wire \shift_reg_reg_n_0_[41] ;
  wire \shift_reg_reg_n_0_[42] ;
  wire \shift_reg_reg_n_0_[43] ;
  wire \shift_reg_reg_n_0_[44] ;
  wire \shift_reg_reg_n_0_[45] ;
  wire \shift_reg_reg_n_0_[46] ;
  wire \shift_reg_reg_n_0_[47] ;
  wire \shift_reg_reg_n_0_[48] ;
  wire \shift_reg_reg_n_0_[49] ;
  wire \shift_reg_reg_n_0_[4] ;
  wire \shift_reg_reg_n_0_[50] ;
  wire \shift_reg_reg_n_0_[51] ;
  wire \shift_reg_reg_n_0_[52] ;
  wire \shift_reg_reg_n_0_[53] ;
  wire \shift_reg_reg_n_0_[54] ;
  wire \shift_reg_reg_n_0_[55] ;
  wire \shift_reg_reg_n_0_[56] ;
  wire \shift_reg_reg_n_0_[57] ;
  wire \shift_reg_reg_n_0_[58] ;
  wire \shift_reg_reg_n_0_[59] ;
  wire \shift_reg_reg_n_0_[5] ;
  wire \shift_reg_reg_n_0_[60] ;
  wire \shift_reg_reg_n_0_[61] ;
  wire \shift_reg_reg_n_0_[62] ;
  wire \shift_reg_reg_n_0_[63] ;
  wire \shift_reg_reg_n_0_[6] ;
  wire \shift_reg_reg_n_0_[7] ;
  wire \shift_reg_reg_n_0_[8] ;
  wire \shift_reg_reg_n_0_[9] ;
  wire tx_fifo_dataout;
  wire [63:0]\tx_fifo_dataout_reg[63]_0 ;
  wire tx_fifowr_en;
  wire tx_fifowren_reg_0;
  wire wr_cmd_fifowren_i;
  wire xsdb_drdy_reg_0;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(wr_cmd_fifowren_i),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(p_20_out_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \count[3]_i_1 
       (.I0(count_reg[2]),
        .I1(count_reg[3]),
        .I2(count_reg[0]),
        .I3(count_reg[1]),
        .I4(tx_fifowren_reg_0),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_2 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[2]),
        .I3(count_reg[3]),
        .O(p_0_in[3]));
  FDRE \count_reg[0] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(count_reg[0]),
        .R(clear));
  FDRE \count_reg[1] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(count_reg[1]),
        .R(clear));
  FDRE \count_reg[2] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(count_reg[2]),
        .R(clear));
  FDRE \count_reg[3] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(count_reg[3]),
        .R(clear));
  FDRE \shift_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\shift_reg_reg_n_0_[10] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\shift_reg_reg_n_0_[11] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\shift_reg_reg_n_0_[12] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\shift_reg_reg_n_0_[13] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\shift_reg_reg_n_0_[14] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\shift_reg_reg_n_0_[15] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[16] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\shift_reg_reg_n_0_[16] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[17] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\shift_reg_reg_n_0_[17] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[18] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\shift_reg_reg_n_0_[18] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[19] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\shift_reg_reg_n_0_[19] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\shift_reg_reg_n_0_[1] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[20] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\shift_reg_reg_n_0_[20] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[21] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\shift_reg_reg_n_0_[21] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[22] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\shift_reg_reg_n_0_[22] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[23] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\shift_reg_reg_n_0_[23] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[24] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\shift_reg_reg_n_0_[24] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[25] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\shift_reg_reg_n_0_[25] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[26] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\shift_reg_reg_n_0_[26] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[27] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\shift_reg_reg_n_0_[27] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[28] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\shift_reg_reg_n_0_[28] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[29] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\shift_reg_reg_n_0_[29] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\shift_reg_reg_n_0_[2] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[30] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\shift_reg_reg_n_0_[30] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[31] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\shift_reg_reg_n_0_[31] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[32] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\shift_reg_reg_n_0_[32] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[33] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\shift_reg_reg_n_0_[33] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[34] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\shift_reg_reg_n_0_[34] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[35] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\shift_reg_reg_n_0_[35] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[36] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\shift_reg_reg_n_0_[36] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[37] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\shift_reg_reg_n_0_[37] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[38] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\shift_reg_reg_n_0_[38] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[39] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\shift_reg_reg_n_0_[39] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\shift_reg_reg_n_0_[3] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[40] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\shift_reg_reg_n_0_[40] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[41] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\shift_reg_reg_n_0_[41] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[42] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\shift_reg_reg_n_0_[42] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[43] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\shift_reg_reg_n_0_[43] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[44] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\shift_reg_reg_n_0_[44] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[45] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\shift_reg_reg_n_0_[45] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[46] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\shift_reg_reg_n_0_[46] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[47] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\shift_reg_reg_n_0_[47] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[48] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[0]),
        .Q(\shift_reg_reg_n_0_[48] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[49] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[1]),
        .Q(\shift_reg_reg_n_0_[49] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\shift_reg_reg_n_0_[4] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[50] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[2]),
        .Q(\shift_reg_reg_n_0_[50] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[51] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[3]),
        .Q(\shift_reg_reg_n_0_[51] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[52] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[4]),
        .Q(\shift_reg_reg_n_0_[52] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[53] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[5]),
        .Q(\shift_reg_reg_n_0_[53] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[54] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[6]),
        .Q(\shift_reg_reg_n_0_[54] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[55] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[7]),
        .Q(\shift_reg_reg_n_0_[55] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[56] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[8]),
        .Q(\shift_reg_reg_n_0_[56] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[57] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[9]),
        .Q(\shift_reg_reg_n_0_[57] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[58] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[10]),
        .Q(\shift_reg_reg_n_0_[58] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[59] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[11]),
        .Q(\shift_reg_reg_n_0_[59] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\shift_reg_reg_n_0_[5] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[60] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[12]),
        .Q(\shift_reg_reg_n_0_[60] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[61] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[13]),
        .Q(\shift_reg_reg_n_0_[61] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[62] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[14]),
        .Q(\shift_reg_reg_n_0_[62] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[63] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(Q[15]),
        .Q(\shift_reg_reg_n_0_[63] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\shift_reg_reg_n_0_[6] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\shift_reg_reg_n_0_[7] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\shift_reg_reg_n_0_[8] ),
        .R(tx_fifowren_reg_0));
  FDRE \shift_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\shift_reg_reg_n_0_[9] ),
        .R(tx_fifowren_reg_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tx_fifo_dataout[63]_i_1 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .I2(tx_fifowren_reg_0),
        .I3(count_reg[3]),
        .I4(count_reg[2]),
        .O(tx_fifo_dataout));
  FDRE \tx_fifo_dataout_reg[0] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[10] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[10] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[11] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[11] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[12] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[12] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[13] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[13] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[14] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[14] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[15] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[15] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[16] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[16] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[17] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[17] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[18] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[18] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[19] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[19] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[1] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[1] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[20] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[20] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[21] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[21] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[22] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[22] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[23] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[23] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[24] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[24] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[25] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[25] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[26] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[26] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[27] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[27] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[28] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[28] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[29] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[29] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[2] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[2] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[30] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[30] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[31] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[31] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[32] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[32] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[33] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[33] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[34] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[34] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[35] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[35] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[36] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[36] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[37] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[37] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[38] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[38] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[39] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[39] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[3] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[3] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[40] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[40] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[41] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[41] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[42] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[42] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[43] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[43] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[44] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[44] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[45] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[45] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[46] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[46] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[47] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[47] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[48] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[48] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[49] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[49] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[4] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[4] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[50] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[50] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[51] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[51] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[52] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[52] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[53] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[53] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[54] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[54] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[55] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[55] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[56] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[56] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[57] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[57] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[58] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[58] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[59] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[59] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[5] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[5] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[60] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[60] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[61] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[61] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[62] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[62] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[63] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[63] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[6] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[6] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[7] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[7] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[8] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[8] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tx_fifo_dataout_reg[9] 
       (.C(s_dclk_o),
        .CE(tx_fifo_dataout),
        .D(\shift_reg_reg_n_0_[9] ),
        .Q(\tx_fifo_dataout_reg[63]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    tx_fifowren_i_1__0
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[3]),
        .I3(count_reg[2]),
        .O(tx_fifowr_en));
  FDRE tx_fifowren_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(tx_fifowr_en),
        .Q(wr_cmd_fifowren_i),
        .R(tx_fifowren_reg_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    xsdb_drdy_i_1__0
       (.I0(\count_reg[3]_0 [2]),
        .I1(\count_reg[3]_0 [1]),
        .I2(\count_reg[3]_0 [3]),
        .I3(s_dwe_i),
        .I4(\count_reg[3]_0 [0]),
        .I5(\count_reg[3]_1 ),
        .O(sel));
  FDRE xsdb_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sel),
        .Q(xsdb_drdy_reg_0),
        .R(tx_fifowren_reg_0));
endmodule

(* ORIG_REF_NAME = "jtag_axi_v1_2_9_xsdb_fifo_interface" *) 
module pcie_7x_0_jtag_axi_v1_2_9_xsdb_fifo_interface
   (fifo_rst_xsdb,
    tx_fifo_wr,
    wr_cmd_fifowren_i,
    rd_cmd_fifowren_i,
    wr_axi_en,
    rd_axi_en,
    rx_fifo_rd,
    p_20_out,
    p_20_out_0,
    p_20_out_1,
    s_drdy_i,
    s_do_i,
    \tx_fifo_dataout_reg[63] ,
    \tx_fifo_dataout_reg[63]_0 ,
    \tx_fifo_dataout_reg[31] ,
    s_dclk_o,
    Q,
    rx_fifo_rden_reg_reg,
    s_dwe_i,
    s_den_i,
    ram_empty_fb_i_reg,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    D,
    \status_reg_datain_ff_reg[15]_0 );
  output fifo_rst_xsdb;
  output tx_fifo_wr;
  output wr_cmd_fifowren_i;
  output rd_cmd_fifowren_i;
  output wr_axi_en;
  output rd_axi_en;
  output rx_fifo_rd;
  output p_20_out;
  output p_20_out_0;
  output p_20_out_1;
  output s_drdy_i;
  output [15:0]s_do_i;
  output [63:0]\tx_fifo_dataout_reg[63] ;
  output [63:0]\tx_fifo_dataout_reg[63]_0 ;
  output [31:0]\tx_fifo_dataout_reg[31] ;
  input s_dclk_o;
  input [15:0]Q;
  input [7:0]rx_fifo_rden_reg_reg;
  input s_dwe_i;
  input s_den_i;
  input ram_empty_fb_i_reg;
  input out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [31:0]D;
  input [15:0]\status_reg_datain_ff_reg[15]_0 ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [15:0]Q;
  wire U_XSDB_SLAVE_i_18_n_0;
  wire axi_has_burst;
  wire [4:0]data0;
  wire [4:0]data3;
  wire fifo_rst_xsdb;
  wire out;
  wire p_20_out;
  wire p_20_out_0;
  wire p_20_out_1;
  wire p_2_in;
  wire ram_empty_fb_i_reg;
  wire rd_axi_en;
  wire rd_axi_en_i_1_n_0;
  wire rd_axi_en_i_2_n_0;
  wire rd_cmd_fifowren_i;
  wire rst_xsdbfifo_reg1;
  wire rst_xsdbfifo_reg10;
  wire rst_xsdbfifo_reg1_i_1_n_0;
  wire rst_xsdbfifo_reg1_i_3_n_0;
  wire rst_xsdbfifo_reg2;
  wire rst_xsdbfifo_reg3;
  wire rx_fifo_rd;
  wire [7:0]rx_fifo_rden_reg_reg;
  wire rxfifo2xsdb_i_n_1;
  wire rxfifo2xsdb_i_n_10;
  wire rxfifo2xsdb_i_n_11;
  wire rxfifo2xsdb_i_n_12;
  wire rxfifo2xsdb_i_n_13;
  wire rxfifo2xsdb_i_n_14;
  wire rxfifo2xsdb_i_n_15;
  wire rxfifo2xsdb_i_n_16;
  wire rxfifo2xsdb_i_n_17;
  wire rxfifo2xsdb_i_n_18;
  wire rxfifo2xsdb_i_n_19;
  wire rxfifo2xsdb_i_n_3;
  wire rxfifo2xsdb_i_n_4;
  wire rxfifo2xsdb_i_n_5;
  wire rxfifo2xsdb_i_n_6;
  wire rxfifo2xsdb_i_n_7;
  wire rxfifo2xsdb_i_n_8;
  wire rxfifo2xsdb_i_n_9;
  wire s_dclk_o;
  wire s_den_i;
  wire [15:0]s_do_i;
  wire s_drdy_i;
  wire s_dwe_i;
  wire s_rst_xsdbfifo_large__0;
  wire select;
  wire [15:0]\status_reg_datain_ff_reg[15]_0 ;
  wire \status_reg_datain_ff_reg_n_0_[1] ;
  wire \status_reg_datain_ff_reg_n_0_[2] ;
  wire \status_reg_datain_ff_reg_n_0_[3] ;
  wire \status_reg_datain_ff_reg_n_0_[5] ;
  wire \status_reg_datain_ff_reg_n_0_[6] ;
  wire \status_reg_datain_ff_reg_n_0_[7] ;
  wire [4:1]sts_flag_reg;
  wire \sts_flag_reg[0]_i_1_n_0 ;
  wire \sts_flag_reg[3]_i_1_n_0 ;
  wire \sts_flag_reg[4]_i_2_n_0 ;
  wire \sts_flag_reg[5]_i_1_n_0 ;
  wire \sts_flag_reg[6]_i_1_n_0 ;
  wire \sts_flag_reg[6]_i_2_n_0 ;
  wire \sts_flag_reg_reg_n_0_[0] ;
  wire \sts_flag_reg_reg_n_0_[1] ;
  wire \sts_flag_reg_reg_n_0_[2] ;
  wire \sts_flag_reg_reg_n_0_[3] ;
  wire \sts_flag_reg_reg_n_0_[4] ;
  wire \sts_flag_reg_reg_n_0_[5] ;
  wire \sts_flag_reg_reg_n_0_[6] ;
  wire [31:0]\tx_fifo_dataout_reg[31] ;
  wire [63:0]\tx_fifo_dataout_reg[63] ;
  wire [63:0]\tx_fifo_dataout_reg[63]_0 ;
  wire tx_fifo_wr;
  wire wr_axi_en;
  wire wr_axi_en_i_1_n_0;
  wire wr_axi_en_i_2_n_0;
  wire wr_axi_en_i_3_n_0;
  wire wr_cmd_fifowren_i;
  wire xsdb2read_cmdfifo_n_0;
  wire xsdb2txfifo_i_n_2;
  wire xsdb2write_cmdfifo_n_0;
  wire xsdb_den_status;
  wire xsdb_drdy_ctrl;
  wire xsdb_drdy_reset;
  wire xsdb_drdy_reset_i_1_n_0;
  wire xsdb_drdy_status_reg;
  wire xsdb_drdy_status_reg_ff;
  wire xsdb_drdy_status_reg_ff_i_2_n_0;
  wire xsdb_drdy_xsdb_rxfifo;
  wire xsdb_drdy_xsdb_txfifo;
  wire [15:0]xsdb_status_reg;
  wire \xsdb_status_reg[0]_i_1_n_0 ;
  wire \xsdb_status_reg[0]_i_2_n_0 ;
  wire \xsdb_status_reg[0]_i_3_n_0 ;
  wire \xsdb_status_reg[10]_i_1_n_0 ;
  wire \xsdb_status_reg[11]_i_1_n_0 ;
  wire \xsdb_status_reg[12]_i_1_n_0 ;
  wire \xsdb_status_reg[13]_i_1_n_0 ;
  wire \xsdb_status_reg[14]_i_1_n_0 ;
  wire \xsdb_status_reg[15]_i_1_n_0 ;
  wire \xsdb_status_reg[15]_i_2_n_0 ;
  wire \xsdb_status_reg[15]_i_3_n_0 ;
  wire \xsdb_status_reg[15]_i_4_n_0 ;
  wire \xsdb_status_reg[1]_i_1_n_0 ;
  wire \xsdb_status_reg[1]_i_2_n_0 ;
  wire \xsdb_status_reg[1]_i_3_n_0 ;
  wire \xsdb_status_reg[2]_i_1_n_0 ;
  wire \xsdb_status_reg[2]_i_2_n_0 ;
  wire \xsdb_status_reg[2]_i_3_n_0 ;
  wire \xsdb_status_reg[3]_i_1_n_0 ;
  wire \xsdb_status_reg[3]_i_2_n_0 ;
  wire \xsdb_status_reg[3]_i_3_n_0 ;
  wire \xsdb_status_reg[4]_i_1_n_0 ;
  wire \xsdb_status_reg[4]_i_2_n_0 ;
  wire \xsdb_status_reg[4]_i_3_n_0 ;
  wire \xsdb_status_reg[5]_i_1_n_0 ;
  wire \xsdb_status_reg[6]_i_1_n_0 ;
  wire \xsdb_status_reg[7]_i_1_n_0 ;
  wire \xsdb_status_reg[8]_i_1_n_0 ;
  wire \xsdb_status_reg[9]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_1
       (.I0(xsdb_status_reg[15]),
        .I1(rxfifo2xsdb_i_n_4),
        .I2(select),
        .O(s_do_i[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_10
       (.I0(xsdb_status_reg[6]),
        .I1(rxfifo2xsdb_i_n_13),
        .I2(select),
        .O(s_do_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_11
       (.I0(xsdb_status_reg[5]),
        .I1(rxfifo2xsdb_i_n_14),
        .I2(select),
        .O(s_do_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_12
       (.I0(xsdb_status_reg[4]),
        .I1(rxfifo2xsdb_i_n_15),
        .I2(select),
        .O(s_do_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_13
       (.I0(xsdb_status_reg[3]),
        .I1(rxfifo2xsdb_i_n_16),
        .I2(select),
        .O(s_do_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_14
       (.I0(xsdb_status_reg[2]),
        .I1(rxfifo2xsdb_i_n_17),
        .I2(select),
        .O(s_do_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_15
       (.I0(xsdb_status_reg[1]),
        .I1(rxfifo2xsdb_i_n_18),
        .I2(select),
        .O(s_do_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_16
       (.I0(xsdb_status_reg[0]),
        .I1(rxfifo2xsdb_i_n_19),
        .I2(select),
        .O(s_do_i[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    U_XSDB_SLAVE_i_17
       (.I0(xsdb_drdy_ctrl),
        .I1(xsdb_drdy_status_reg),
        .I2(xsdb_drdy_reset),
        .I3(U_XSDB_SLAVE_i_18_n_0),
        .O(s_drdy_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    U_XSDB_SLAVE_i_18
       (.I0(xsdb2write_cmdfifo_n_0),
        .I1(xsdb2read_cmdfifo_n_0),
        .I2(xsdb_drdy_xsdb_rxfifo),
        .I3(xsdb_drdy_xsdb_txfifo),
        .O(U_XSDB_SLAVE_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_2
       (.I0(xsdb_status_reg[14]),
        .I1(rxfifo2xsdb_i_n_5),
        .I2(select),
        .O(s_do_i[14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_3
       (.I0(xsdb_status_reg[13]),
        .I1(rxfifo2xsdb_i_n_6),
        .I2(select),
        .O(s_do_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_4
       (.I0(xsdb_status_reg[12]),
        .I1(rxfifo2xsdb_i_n_7),
        .I2(select),
        .O(s_do_i[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_5
       (.I0(xsdb_status_reg[11]),
        .I1(rxfifo2xsdb_i_n_8),
        .I2(select),
        .O(s_do_i[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_6
       (.I0(xsdb_status_reg[10]),
        .I1(rxfifo2xsdb_i_n_9),
        .I2(select),
        .O(s_do_i[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_7
       (.I0(xsdb_status_reg[9]),
        .I1(rxfifo2xsdb_i_n_10),
        .I2(select),
        .O(s_do_i[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_8
       (.I0(xsdb_status_reg[8]),
        .I1(rxfifo2xsdb_i_n_11),
        .I2(select),
        .O(s_do_i[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    U_XSDB_SLAVE_i_9
       (.I0(xsdb_status_reg[7]),
        .I1(rxfifo2xsdb_i_n_12),
        .I2(select),
        .O(s_do_i[7]));
  FDRE axi_has_burst_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(1'b1),
        .Q(axi_has_burst),
        .R(fifo_rst_xsdb));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    rd_axi_en_i_1
       (.I0(Q[0]),
        .I1(rd_axi_en_i_2_n_0),
        .I2(wr_axi_en_i_3_n_0),
        .I3(rx_fifo_rden_reg_reg[0]),
        .I4(xsdb_drdy_status_reg_ff_i_2_n_0),
        .I5(rd_axi_en),
        .O(rd_axi_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_axi_en_i_2
       (.I0(rx_fifo_rden_reg_reg[2]),
        .I1(rx_fifo_rden_reg_reg[1]),
        .O(rd_axi_en_i_2_n_0));
  FDRE rd_axi_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rd_axi_en_i_1_n_0),
        .Q(rd_axi_en),
        .R(fifo_rst_xsdb));
  FDRE rst_xsdbfifo_large_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(s_rst_xsdbfifo_large__0),
        .Q(fifo_rst_xsdb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    rst_xsdbfifo_reg1_i_1
       (.I0(Q[0]),
        .I1(s_den_i),
        .I2(s_dwe_i),
        .I3(rst_xsdbfifo_reg10),
        .O(rst_xsdbfifo_reg1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rst_xsdbfifo_reg1_i_2
       (.I0(rx_fifo_rden_reg_reg[0]),
        .I1(rx_fifo_rden_reg_reg[2]),
        .I2(rx_fifo_rden_reg_reg[1]),
        .I3(rst_xsdbfifo_reg1_i_3_n_0),
        .I4(rx_fifo_rden_reg_reg[4]),
        .I5(rx_fifo_rden_reg_reg[3]),
        .O(rst_xsdbfifo_reg10));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_xsdbfifo_reg1_i_3
       (.I0(rx_fifo_rden_reg_reg[5]),
        .I1(rx_fifo_rden_reg_reg[7]),
        .I2(rx_fifo_rden_reg_reg[6]),
        .O(rst_xsdbfifo_reg1_i_3_n_0));
  FDRE rst_xsdbfifo_reg1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg1_i_1_n_0),
        .Q(rst_xsdbfifo_reg1),
        .R(1'b0));
  FDRE rst_xsdbfifo_reg2_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg1),
        .Q(rst_xsdbfifo_reg2),
        .R(1'b0));
  FDRE rst_xsdbfifo_reg3_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rst_xsdbfifo_reg2),
        .Q(rst_xsdbfifo_reg3),
        .R(1'b0));
  pcie_7x_0_jtag_axi_v1_2_9_rxfifo2xsdb rxfifo2xsdb_i
       (.D(D),
        .Q({rxfifo2xsdb_i_n_4,rxfifo2xsdb_i_n_5,rxfifo2xsdb_i_n_6,rxfifo2xsdb_i_n_7,rxfifo2xsdb_i_n_8,rxfifo2xsdb_i_n_9,rxfifo2xsdb_i_n_10,rxfifo2xsdb_i_n_11,rxfifo2xsdb_i_n_12,rxfifo2xsdb_i_n_13,rxfifo2xsdb_i_n_14,rxfifo2xsdb_i_n_15,rxfifo2xsdb_i_n_16,rxfifo2xsdb_i_n_17,rxfifo2xsdb_i_n_18,rxfifo2xsdb_i_n_19}),
        .ram_empty_fb_i_reg(xsdb_drdy_status_reg_ff_i_2_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rst_xsdbfifo_large_reg(rxfifo2xsdb_i_n_1),
        .\rx_fifo_datain_ff_reg[0]_0 (xsdb2txfifo_i_n_2),
        .rx_fifo_rd(rx_fifo_rd),
        .rx_fifo_rden_reg_reg_0(rx_fifo_rden_reg_reg),
        .\s_daddr_i_reg[5] (rxfifo2xsdb_i_n_3),
        .s_dclk_o(s_dclk_o),
        .s_den_i(s_den_i),
        .s_dwe_i(s_dwe_i),
        .select(select),
        .\shift_reg_reg[0]_0 (fifo_rst_xsdb),
        .xsdb_den_status(xsdb_den_status),
        .xsdb_drdy_xsdb_rxfifo(xsdb_drdy_xsdb_rxfifo));
  LUT3 #(
    .INIT(8'hFE)) 
    s_rst_xsdbfifo_large
       (.I0(rst_xsdbfifo_reg1),
        .I1(rst_xsdbfifo_reg2),
        .I2(rst_xsdbfifo_reg3),
        .O(s_rst_xsdbfifo_large__0));
  FDRE select_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(rxfifo2xsdb_i_n_1),
        .Q(select),
        .R(1'b0));
  FDRE \status_reg_datain_ff_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [0]),
        .Q(data0[0]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [10]),
        .Q(data0[3]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [11]),
        .Q(data0[4]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [12]),
        .Q(data3[1]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [13]),
        .Q(data3[2]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [14]),
        .Q(data3[3]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [15]),
        .Q(data3[4]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [1]),
        .Q(\status_reg_datain_ff_reg_n_0_[1] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [2]),
        .Q(\status_reg_datain_ff_reg_n_0_[2] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [3]),
        .Q(\status_reg_datain_ff_reg_n_0_[3] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [4]),
        .Q(data3[0]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [5]),
        .Q(\status_reg_datain_ff_reg_n_0_[5] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [6]),
        .Q(\status_reg_datain_ff_reg_n_0_[6] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [7]),
        .Q(\status_reg_datain_ff_reg_n_0_[7] ),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [8]),
        .Q(data0[1]),
        .R(fifo_rst_xsdb));
  FDRE \status_reg_datain_ff_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\status_reg_datain_ff_reg[15]_0 [9]),
        .Q(data0[2]),
        .R(fifo_rst_xsdb));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sts_flag_reg[0]_i_1 
       (.I0(rx_fifo_rden_reg_reg[0]),
        .I1(rx_fifo_rden_reg_reg[1]),
        .I2(rx_fifo_rden_reg_reg[2]),
        .O(\sts_flag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \sts_flag_reg[1]_i_1 
       (.I0(rx_fifo_rden_reg_reg[2]),
        .I1(rx_fifo_rden_reg_reg[1]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .I3(rx_fifo_rden_reg_reg[3]),
        .I4(\sts_flag_reg[4]_i_2_n_0 ),
        .O(sts_flag_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sts_flag_reg[2]_i_1 
       (.I0(rx_fifo_rden_reg_reg[1]),
        .I1(rx_fifo_rden_reg_reg[2]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .I3(rx_fifo_rden_reg_reg[3]),
        .I4(\sts_flag_reg[4]_i_2_n_0 ),
        .O(sts_flag_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \sts_flag_reg[3]_i_1 
       (.I0(rx_fifo_rden_reg_reg[0]),
        .I1(rx_fifo_rden_reg_reg[2]),
        .I2(rx_fifo_rden_reg_reg[1]),
        .O(\sts_flag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sts_flag_reg[4]_i_1 
       (.I0(rx_fifo_rden_reg_reg[2]),
        .I1(rx_fifo_rden_reg_reg[3]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .I3(rx_fifo_rden_reg_reg[1]),
        .I4(\sts_flag_reg[4]_i_2_n_0 ),
        .O(sts_flag_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sts_flag_reg[4]_i_2 
       (.I0(rx_fifo_rden_reg_reg[4]),
        .I1(s_den_i),
        .I2(rx_fifo_rden_reg_reg[6]),
        .I3(rx_fifo_rden_reg_reg[7]),
        .I4(rx_fifo_rden_reg_reg[5]),
        .I5(fifo_rst_xsdb),
        .O(\sts_flag_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sts_flag_reg[5]_i_1 
       (.I0(rx_fifo_rden_reg_reg[1]),
        .I1(rx_fifo_rden_reg_reg[2]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .O(\sts_flag_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \sts_flag_reg[6]_i_1 
       (.I0(\sts_flag_reg[4]_i_2_n_0 ),
        .I1(rx_fifo_rden_reg_reg[5]),
        .I2(rx_fifo_rden_reg_reg[4]),
        .I3(rx_fifo_rden_reg_reg[3]),
        .O(\sts_flag_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sts_flag_reg[6]_i_2 
       (.I0(rx_fifo_rden_reg_reg[2]),
        .I1(rx_fifo_rden_reg_reg[1]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .O(\sts_flag_reg[6]_i_2_n_0 ));
  FDRE \sts_flag_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[0]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[0] ),
        .R(\sts_flag_reg[6]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[1]),
        .Q(\sts_flag_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sts_flag_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[2]),
        .Q(\sts_flag_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sts_flag_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[3]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[3] ),
        .R(\sts_flag_reg[6]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sts_flag_reg[4]),
        .Q(\sts_flag_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sts_flag_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[5]_i_1_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[5] ),
        .R(\sts_flag_reg[6]_i_1_n_0 ));
  FDRE \sts_flag_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\sts_flag_reg[6]_i_2_n_0 ),
        .Q(\sts_flag_reg_reg_n_0_[6] ),
        .R(\sts_flag_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    wr_axi_en_i_1
       (.I0(Q[0]),
        .I1(wr_axi_en_i_2_n_0),
        .I2(wr_axi_en_i_3_n_0),
        .I3(rx_fifo_rden_reg_reg[0]),
        .I4(xsdb_drdy_status_reg_ff_i_2_n_0),
        .I5(wr_axi_en),
        .O(wr_axi_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wr_axi_en_i_2
       (.I0(rx_fifo_rden_reg_reg[1]),
        .I1(rx_fifo_rden_reg_reg[2]),
        .O(wr_axi_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wr_axi_en_i_3
       (.I0(rx_fifo_rden_reg_reg[3]),
        .I1(s_dwe_i),
        .O(wr_axi_en_i_3_n_0));
  FDRE wr_axi_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(wr_axi_en_i_1_n_0),
        .Q(wr_axi_en),
        .R(fifo_rst_xsdb));
  pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0 xsdb2read_cmdfifo
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .Q(Q),
        .p_20_out_1(p_20_out_1),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\shift_reg_reg[0]_0 (rx_fifo_rden_reg_reg[2:0]),
        .\shift_reg_reg[0]_1 (xsdb2txfifo_i_n_2),
        .\shift_reg_reg[0]_2 (rxfifo2xsdb_i_n_3),
        .\tx_fifo_dataout_reg[63]_0 (\tx_fifo_dataout_reg[63]_0 ),
        .tx_fifowren_reg_0(fifo_rst_xsdb),
        .xsdb_drdy_reg_0(xsdb2read_cmdfifo_n_0));
  pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo xsdb2txfifo_i
       (.Q(Q),
        .out(out),
        .p_20_out(p_20_out),
        .\s_daddr_i_reg[3] (xsdb2txfifo_i_n_2),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\shift_reg_reg[0]_0 (fifo_rst_xsdb),
        .\shift_reg_reg[0]_1 (rx_fifo_rden_reg_reg[5:0]),
        .\shift_reg_reg[0]_2 (rxfifo2xsdb_i_n_3),
        .\tx_fifo_dataout_reg[31]_0 (\tx_fifo_dataout_reg[31] ),
        .tx_fifo_wr(tx_fifo_wr),
        .xsdb_drdy_xsdb_txfifo(xsdb_drdy_xsdb_txfifo));
  pcie_7x_0_jtag_axi_v1_2_9_xsdb2txfifo__parameterized0_16 xsdb2write_cmdfifo
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .Q(Q),
        .\count_reg[3]_0 (rx_fifo_rden_reg_reg[3:0]),
        .\count_reg[3]_1 (rxfifo2xsdb_i_n_3),
        .p_20_out_0(p_20_out_0),
        .s_dclk_o(s_dclk_o),
        .s_dwe_i(s_dwe_i),
        .\tx_fifo_dataout_reg[63]_0 (\tx_fifo_dataout_reg[63] ),
        .tx_fifowren_reg_0(fifo_rst_xsdb),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i),
        .xsdb_drdy_reg_0(xsdb2write_cmdfifo_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    xsdb_drdy_ctrl_i_1
       (.I0(s_den_i),
        .I1(s_dwe_i),
        .O(p_2_in));
  FDRE xsdb_drdy_ctrl_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_2_in),
        .Q(xsdb_drdy_ctrl),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    xsdb_drdy_reset_i_1
       (.I0(s_dwe_i),
        .I1(s_den_i),
        .I2(rst_xsdbfifo_reg10),
        .O(xsdb_drdy_reset_i_1_n_0));
  FDRE xsdb_drdy_reset_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_reset_i_1_n_0),
        .Q(xsdb_drdy_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h15550000)) 
    xsdb_drdy_status_reg_ff_i_1
       (.I0(rx_fifo_rden_reg_reg[3]),
        .I1(rx_fifo_rden_reg_reg[1]),
        .I2(rx_fifo_rden_reg_reg[0]),
        .I3(rx_fifo_rden_reg_reg[2]),
        .I4(xsdb_drdy_status_reg_ff_i_2_n_0),
        .O(xsdb_den_status));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    xsdb_drdy_status_reg_ff_i_2
       (.I0(rx_fifo_rden_reg_reg[5]),
        .I1(rx_fifo_rden_reg_reg[7]),
        .I2(rx_fifo_rden_reg_reg[6]),
        .I3(s_den_i),
        .I4(rx_fifo_rden_reg_reg[4]),
        .O(xsdb_drdy_status_reg_ff_i_2_n_0));
  FDRE xsdb_drdy_status_reg_ff_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_den_status),
        .Q(xsdb_drdy_status_reg_ff),
        .R(fifo_rst_xsdb));
  FDRE xsdb_drdy_status_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_drdy_status_reg_ff),
        .Q(xsdb_drdy_status_reg),
        .R(fifo_rst_xsdb));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[0]_i_1 
       (.I0(\xsdb_status_reg[0]_i_2_n_0 ),
        .I1(\xsdb_status_reg[0]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(data0[0]),
        .O(\xsdb_status_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \xsdb_status_reg[0]_i_2 
       (.I0(data0[0]),
        .I1(\sts_flag_reg_reg_n_0_[0] ),
        .I2(\sts_flag_reg_reg_n_0_[2] ),
        .I3(\status_reg_datain_ff_reg_n_0_[2] ),
        .I4(\sts_flag_reg_reg_n_0_[1] ),
        .I5(\status_reg_datain_ff_reg_n_0_[1] ),
        .O(\xsdb_status_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \xsdb_status_reg[0]_i_3 
       (.I0(data3[0]),
        .I1(\sts_flag_reg_reg_n_0_[3] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(\status_reg_datain_ff_reg_n_0_[6] ),
        .I4(\sts_flag_reg_reg_n_0_[4] ),
        .I5(\status_reg_datain_ff_reg_n_0_[5] ),
        .O(\xsdb_status_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[10]_i_1 
       (.I0(data0[3]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[11]_i_1 
       (.I0(data0[4]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[12]_i_1 
       (.I0(data3[1]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \xsdb_status_reg[13]_i_1 
       (.I0(\sts_flag_reg_reg_n_0_[6] ),
        .I1(axi_has_burst),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(data3[2]),
        .O(\xsdb_status_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[14]_i_1 
       (.I0(data3[3]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[15]_i_1 
       (.I0(data3[4]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \xsdb_status_reg[15]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[1] ),
        .I2(\sts_flag_reg_reg_n_0_[2] ),
        .I3(\xsdb_status_reg[15]_i_3_n_0 ),
        .I4(\xsdb_status_reg[15]_i_4_n_0 ),
        .O(\xsdb_status_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \xsdb_status_reg[15]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[4] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(\sts_flag_reg_reg_n_0_[6] ),
        .O(\xsdb_status_reg[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \xsdb_status_reg[15]_i_4 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[4] ),
        .I2(\sts_flag_reg_reg_n_0_[5] ),
        .I3(\sts_flag_reg_reg_n_0_[6] ),
        .O(\xsdb_status_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \xsdb_status_reg[1]_i_1 
       (.I0(\xsdb_status_reg[1]_i_2_n_0 ),
        .I1(\sts_flag_reg_reg_n_0_[6] ),
        .I2(axi_has_burst),
        .I3(\xsdb_status_reg[1]_i_3_n_0 ),
        .I4(\xsdb_status_reg[15]_i_2_n_0 ),
        .I5(\status_reg_datain_ff_reg_n_0_[1] ),
        .O(\xsdb_status_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[1]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(\status_reg_datain_ff_reg_n_0_[3] ),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(data0[1]),
        .O(\xsdb_status_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[1]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(\status_reg_datain_ff_reg_n_0_[7] ),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(data3[1]),
        .O(\xsdb_status_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[2]_i_1 
       (.I0(\xsdb_status_reg[2]_i_2_n_0 ),
        .I1(\xsdb_status_reg[2]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(\status_reg_datain_ff_reg_n_0_[2] ),
        .O(\xsdb_status_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[2]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(data0[1]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(data0[2]),
        .O(\xsdb_status_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[2]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(data3[1]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(data3[2]),
        .O(\xsdb_status_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[3]_i_1 
       (.I0(\xsdb_status_reg[3]_i_2_n_0 ),
        .I1(\xsdb_status_reg[3]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(\status_reg_datain_ff_reg_n_0_[3] ),
        .O(\xsdb_status_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[3]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(data0[2]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(data0[3]),
        .O(\xsdb_status_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[3]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(data3[2]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(data3[3]),
        .O(\xsdb_status_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \xsdb_status_reg[4]_i_1 
       (.I0(\xsdb_status_reg[4]_i_2_n_0 ),
        .I1(\xsdb_status_reg[4]_i_3_n_0 ),
        .I2(\xsdb_status_reg[15]_i_2_n_0 ),
        .I3(data3[0]),
        .O(\xsdb_status_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[4]_i_2 
       (.I0(\sts_flag_reg_reg_n_0_[0] ),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(data0[3]),
        .I3(\sts_flag_reg_reg_n_0_[1] ),
        .I4(data0[4]),
        .O(\xsdb_status_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \xsdb_status_reg[4]_i_3 
       (.I0(\sts_flag_reg_reg_n_0_[3] ),
        .I1(\sts_flag_reg_reg_n_0_[5] ),
        .I2(data3[3]),
        .I3(\sts_flag_reg_reg_n_0_[4] ),
        .I4(data3[4]),
        .O(\xsdb_status_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \xsdb_status_reg[5]_i_1 
       (.I0(data0[4]),
        .I1(\sts_flag_reg_reg_n_0_[2] ),
        .I2(data3[4]),
        .I3(\sts_flag_reg_reg_n_0_[5] ),
        .I4(\xsdb_status_reg[15]_i_2_n_0 ),
        .I5(\status_reg_datain_ff_reg_n_0_[5] ),
        .O(\xsdb_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[6]_i_1 
       (.I0(\status_reg_datain_ff_reg_n_0_[6] ),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[7]_i_1 
       (.I0(\status_reg_datain_ff_reg_n_0_[7] ),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[8]_i_1 
       (.I0(data0[1]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xsdb_status_reg[9]_i_1 
       (.I0(data0[2]),
        .I1(\xsdb_status_reg[15]_i_2_n_0 ),
        .O(\xsdb_status_reg[9]_i_1_n_0 ));
  FDRE \xsdb_status_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[0]_i_1_n_0 ),
        .Q(xsdb_status_reg[0]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[10]_i_1_n_0 ),
        .Q(xsdb_status_reg[10]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[11]_i_1_n_0 ),
        .Q(xsdb_status_reg[11]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[12]_i_1_n_0 ),
        .Q(xsdb_status_reg[12]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[13]_i_1_n_0 ),
        .Q(xsdb_status_reg[13]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[14]_i_1_n_0 ),
        .Q(xsdb_status_reg[14]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[15]_i_1_n_0 ),
        .Q(xsdb_status_reg[15]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[1]_i_1_n_0 ),
        .Q(xsdb_status_reg[1]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[2]_i_1_n_0 ),
        .Q(xsdb_status_reg[2]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[3]_i_1_n_0 ),
        .Q(xsdb_status_reg[3]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[4]_i_1_n_0 ),
        .Q(xsdb_status_reg[4]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[5]_i_1_n_0 ),
        .Q(xsdb_status_reg[5]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[6]_i_1_n_0 ),
        .Q(xsdb_status_reg[6]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[7]_i_1_n_0 ),
        .Q(xsdb_status_reg[7]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[8]_i_1_n_0 ),
        .Q(xsdb_status_reg[8]),
        .R(fifo_rst_xsdb));
  FDRE \xsdb_status_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\xsdb_status_reg[9]_i_1_n_0 ),
        .Q(xsdb_status_reg[9]),
        .R(fifo_rst_xsdb));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module pcie_7x_0_memory
   (\goreg_dm.dout_i_reg[31]_0 ,
    s_dclk_o,
    Q,
    \gpr1.dout_i_reg[31] ,
    p_0_out_0,
    p_13_out,
    \gpr1.dout_i_reg[31]_0 ,
    \gpr1.dout_i_reg[31]_1 ,
    \gpr1.dout_i_reg[31]_2 ,
    dm_rd_en,
    \gpr1.dout_i_reg[0] ,
    E);
  output [31:0]\goreg_dm.dout_i_reg[31]_0 ;
  input s_dclk_o;
  input [31:0]Q;
  input \gpr1.dout_i_reg[31] ;
  input [7:0]p_0_out_0;
  input [5:0]p_13_out;
  input \gpr1.dout_i_reg[31]_0 ;
  input \gpr1.dout_i_reg[31]_1 ;
  input \gpr1.dout_i_reg[31]_2 ;
  input dm_rd_en;
  input \gpr1.dout_i_reg[0] ;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire dm_rd_en;
  wire [31:0]dout_i;
  wire [31:0]\goreg_dm.dout_i_reg[31]_0 ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[31] ;
  wire \gpr1.dout_i_reg[31]_0 ;
  wire \gpr1.dout_i_reg[31]_1 ;
  wire \gpr1.dout_i_reg[31]_2 ;
  wire [7:0]p_0_out_0;
  wire [5:0]p_13_out;
  wire s_dclk_o;

  pcie_7x_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .Q(Q),
        .dm_rd_en(dm_rd_en),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[31]_0 (\gpr1.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[31]_1 (\gpr1.dout_i_reg[31]_0 ),
        .\gpr1.dout_i_reg[31]_2 (\gpr1.dout_i_reg[31]_1 ),
        .\gpr1.dout_i_reg[31]_3 (\gpr1.dout_i_reg[31]_2 ),
        .p_0_out_0(p_0_out_0),
        .p_13_out(p_13_out),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[0]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[10]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[11]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[12]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[13]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[14]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[15]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[16]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[17]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[18]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[19]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[1]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[20]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[21]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[22]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[23]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[24]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[25]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[26]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[27]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[28]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[29]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[2]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[30]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[31]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[3]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[4]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[5]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[6]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[7]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[8]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(\gpr1.dout_i_reg[0] ),
        .CE(E),
        .D(dout_i[9]),
        .Q(\goreg_dm.dout_i_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module pcie_7x_0_memory__parameterized0
   (ENB_dly_D,
    \goreg_bm.dout_i_reg[31]_0 ,
    s_dclk_o,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ENB_I,
    ENA_I,
    POR_A,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    p_20_out,
    E);
  output ENB_dly_D;
  output [31:0]\goreg_bm.dout_i_reg[31]_0 ;
  input s_dclk_o;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ENB_I;
  input ENA_I;
  input POR_A;
  input [7:0]RD_PNTR;
  input [7:0]WR_PNTR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input p_20_out;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR;
  wire [31:0]doutb;
  wire [31:0]\goreg_bm.dout_i_reg[31]_0 ;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[0]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[10]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[11]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[12]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[13]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[14]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[15]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[16]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[17]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[18]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[19]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[1]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[20]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[21]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[22]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[23]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[24]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[25]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[26]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[27]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[28]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[29]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[2]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[30]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[31]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[3]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[4]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[5]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[6]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[7]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[8]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(s_dclk_o),
        .CE(E),
        .D(doutb[9]),
        .Q(\goreg_bm.dout_i_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module pcie_7x_0_memory__parameterized1
   (POR_B,
    POR_A,
    ENB_dly_D,
    ENA_I,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I_0,
    RD_PNTR,
    WR_PNTR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_20_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rx_fifo_wr_en,
    fifo_rst_ff3,
    fifo_rst_ff4,
    aresetn,
    E);
  output POR_B;
  output POR_A;
  output ENB_dly_D;
  output ENA_I;
  output [0:0]SR;
  output [63:0]Q;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I_0;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input p_20_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rx_fifo_wr_en;
  input fifo_rst_ff3;
  input fifo_rst_ff4;
  input aresetn;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [63:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [0:0]SR;
  wire [3:0]WR_PNTR;
  wire aresetn;
  wire [63:0]doutb;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire p_20_out;
  wire rx_fifo_wr_en;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .rx_fifo_wr_en(rx_fifo_wr_en),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[49]),
        .Q(Q[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[50]),
        .Q(Q[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[51]),
        .Q(Q[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[52]),
        .Q(Q[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[53]),
        .Q(Q[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[54]),
        .Q(Q[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[55]),
        .Q(Q[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[56]),
        .Q(Q[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[57]),
        .Q(Q[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[58]),
        .Q(Q[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[59]),
        .Q(Q[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[60]),
        .Q(Q[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[61]),
        .Q(Q[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[62]),
        .Q(Q[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[63]),
        .Q(Q[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h2F)) 
    \state[1]_i_1__1 
       (.I0(fifo_rst_ff3),
        .I1(fifo_rst_ff4),
        .I2(aresetn),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module pcie_7x_0_memory__parameterized1_27
   (\goreg_bm.dout_i_reg[63]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_dclk_o,
    ENB_I,
    ENA_I,
    POR_B,
    RD_PNTR,
    WR_PNTR,
    Q,
    p_20_out,
    SR,
    E);
  output [63:0]\goreg_bm.dout_i_reg[63]_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_dclk_o;
  input ENB_I;
  input ENA_I;
  input POR_B;
  input [3:0]RD_PNTR;
  input [3:0]WR_PNTR;
  input [63:0]Q;
  input p_20_out;
  input [0:0]SR;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_I;
  wire POR_B;
  wire [63:0]Q;
  wire [3:0]RD_PNTR;
  wire [0:0]SR;
  wire [3:0]WR_PNTR;
  wire [63:0]doutb;
  wire [63:0]\goreg_bm.dout_i_reg[63]_0 ;
  wire p_20_out;
  wire s_dclk_o;

  pcie_7x_0_blk_mem_gen_v8_4_3__parameterized1_28 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_B(POR_B),
        .Q(Q),
        .RD_PNTR(RD_PNTR),
        .WR_PNTR(WR_PNTR),
        .p_20_out(p_20_out),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[0]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[10]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[11]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[12]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[13]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[14]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[15]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[16]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[17]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[18]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[19]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[1]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[20]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[21]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[22]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[23]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[24]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[25]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[26]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[27]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[28]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[29]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[2]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[30]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[31]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[32]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[33]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[34]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[35]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[36]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[37]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[38]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[39]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[3]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[40]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[41]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[42]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[43]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[44]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[45]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[46]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[47]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[48]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[49]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[4]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[50]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[51]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[52]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[53]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[54]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[55]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[56]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[57]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[58]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[59]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[5]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[60]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[61]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[62]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[63]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[6]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[7]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[8]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .CE(E),
        .D(doutb[9]),
        .Q(\goreg_bm.dout_i_reg[63]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module pcie_7x_0_rd_bin_cntr
   (\dest_out_bin_ff_reg[5] ,
    p_0_out_0,
    p_8_out,
    WR_PNTR_RD,
    \gc0.count_reg[0]_0 );
  output \dest_out_bin_ff_reg[5] ;
  output [7:0]p_0_out_0;
  input p_8_out;
  input [7:0]WR_PNTR_RD;
  input \gc0.count_reg[0]_0 ;

  wire [7:0]WR_PNTR_RD;
  wire \dest_out_bin_ff_reg[5] ;
  wire \gc0.count[7]_i_2__0_n_0 ;
  wire \gc0.count_reg[0]_0 ;
  wire [7:0]p_0_out_0;
  wire p_8_out;
  wire [7:0]plusOp;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_3__0_n_0;
  wire ram_empty_i_i_4__0_n_0;
  wire ram_empty_i_i_5__0_n_0;
  wire ram_empty_i_i_6__0_n_0;
  wire ram_empty_i_i_7__0_n_0;
  wire ram_empty_i_i_8__0_n_0;
  wire ram_empty_i_i_9__0_n_0;
  wire [7:0]rd_pntr_plus1;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1__0 
       (.I0(\gc0.count[7]_i_2__0_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1__0 
       (.I0(\gc0.count[7]_i_2__0_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[7]_i_2__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[0]),
        .Q(p_0_out_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[1]),
        .Q(p_0_out_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[2]),
        .Q(p_0_out_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[3]),
        .Q(p_0_out_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[4]),
        .Q(p_0_out_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[5]),
        .Q(p_0_out_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[6]),
        .Q(p_0_out_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[7]),
        .Q(p_0_out_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h111111F1)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(ram_empty_i_i_3__0_n_0),
        .I2(p_8_out),
        .I3(ram_empty_i_i_4__0_n_0),
        .I4(ram_empty_i_i_5__0_n_0),
        .O(\dest_out_bin_ff_reg[5] ));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_empty_i_i_2__0
       (.I0(WR_PNTR_RD[5]),
        .I1(p_0_out_0[5]),
        .I2(WR_PNTR_RD[4]),
        .I3(p_0_out_0[4]),
        .I4(ram_empty_i_i_6__0_n_0),
        .O(ram_empty_i_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_empty_i_i_3__0
       (.I0(WR_PNTR_RD[1]),
        .I1(p_0_out_0[1]),
        .I2(WR_PNTR_RD[0]),
        .I3(p_0_out_0[0]),
        .I4(ram_empty_i_i_7__0_n_0),
        .O(ram_empty_i_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_empty_i_i_4__0
       (.I0(WR_PNTR_RD[1]),
        .I1(rd_pntr_plus1[1]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[0]),
        .I4(ram_empty_i_i_8__0_n_0),
        .O(ram_empty_i_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    ram_empty_i_i_5__0
       (.I0(WR_PNTR_RD[5]),
        .I1(rd_pntr_plus1[5]),
        .I2(WR_PNTR_RD[4]),
        .I3(rd_pntr_plus1[4]),
        .I4(ram_empty_i_i_9__0_n_0),
        .O(ram_empty_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__0
       (.I0(p_0_out_0[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(p_0_out_0[7]),
        .I3(WR_PNTR_RD[7]),
        .O(ram_empty_i_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_7__0
       (.I0(p_0_out_0[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(p_0_out_0[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_8__0
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_9__0
       (.I0(rd_pntr_plus1[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[7]),
        .O(ram_empty_i_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module pcie_7x_0_rd_bin_cntr_24
   (\gpregsm1.curr_fwft_state_reg[0] ,
    RD_PNTR,
    out,
    rx_fifo_rd,
    WR_PNTR_RD,
    ram_empty_fb_i_reg,
    p_8_out,
    s_dclk_o);
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [7:0]RD_PNTR;
  input [1:0]out;
  input rx_fifo_rd;
  input [7:0]WR_PNTR_RD;
  input ram_empty_fb_i_reg;
  input p_8_out;
  input s_dclk_o;

  wire [7:0]RD_PNTR;
  wire [7:0]WR_PNTR_RD;
  wire \gc0.count[7]_i_2_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]out;
  wire p_8_out;
  wire [7:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_10_n_0;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire ram_empty_i_i_5_n_0;
  wire ram_empty_i_i_6_n_0;
  wire ram_empty_i_i_7_n_0;
  wire ram_empty_i_i_8_n_0;
  wire ram_empty_i_i_9_n_0;
  wire [7:0]rd_pntr_plus1;
  wire rx_fifo_rd;
  wire s_dclk_o;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[7]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp__4[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[7]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp__4[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[7]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[2]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[3]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[0]),
        .Q(RD_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[1]),
        .Q(RD_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[2]),
        .Q(RD_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[3]),
        .Q(RD_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[4]),
        .Q(RD_PNTR[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[5]),
        .Q(RD_PNTR[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[6]),
        .Q(RD_PNTR[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(rd_pntr_plus1[7]),
        .Q(RD_PNTR[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[4]),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[5]),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[6]),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_dclk_o),
        .CE(p_8_out),
        .D(plusOp__4[7]),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DF00)) 
    ram_empty_i_i_1
       (.I0(out[0]),
        .I1(rx_fifo_rd),
        .I2(out[1]),
        .I3(ram_empty_i_i_2_n_0),
        .I4(ram_empty_i_i_3_n_0),
        .I5(ram_empty_i_i_4_n_0),
        .O(\gpregsm1.curr_fwft_state_reg[0] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_10
       (.I0(RD_PNTR[7]),
        .I1(WR_PNTR_RD[7]),
        .I2(RD_PNTR[5]),
        .I3(WR_PNTR_RD[5]),
        .O(ram_empty_i_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_empty_i_i_2
       (.I0(ram_empty_i_i_5_n_0),
        .I1(rd_pntr_plus1[7]),
        .I2(WR_PNTR_RD[7]),
        .I3(rd_pntr_plus1[5]),
        .I4(WR_PNTR_RD[5]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_i_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_3
       (.I0(WR_PNTR_RD[1]),
        .I1(rd_pntr_plus1[1]),
        .I2(WR_PNTR_RD[3]),
        .I3(rd_pntr_plus1[3]),
        .I4(ram_empty_i_i_6_n_0),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_empty_i_i_4
       (.I0(ram_empty_i_i_7_n_0),
        .I1(ram_empty_i_i_8_n_0),
        .I2(ram_empty_i_i_9_n_0),
        .I3(ram_empty_i_i_10_n_0),
        .O(ram_empty_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_5
       (.I0(rd_pntr_plus1[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(rd_pntr_plus1[6]),
        .I3(WR_PNTR_RD[6]),
        .O(ram_empty_i_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_6
       (.I0(rd_pntr_plus1[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(WR_PNTR_RD[2]),
        .O(ram_empty_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_7
       (.I0(RD_PNTR[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(RD_PNTR[2]),
        .I3(WR_PNTR_RD[2]),
        .O(ram_empty_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_8
       (.I0(RD_PNTR[3]),
        .I1(WR_PNTR_RD[3]),
        .I2(RD_PNTR[1]),
        .I3(WR_PNTR_RD[1]),
        .O(ram_empty_i_i_8_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_9
       (.I0(RD_PNTR[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(RD_PNTR[6]),
        .I3(WR_PNTR_RD[6]),
        .O(ram_empty_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module pcie_7x_0_rd_bin_cntr__parameterized0
   (\gc0.count_d1_reg[0]_0 ,
    RD_PNTR,
    WR_PNTR_RD,
    p_8_out,
    \gc0.count_reg[0]_0 );
  output \gc0.count_d1_reg[0]_0 ;
  output [3:0]RD_PNTR;
  input [3:0]WR_PNTR_RD;
  input p_8_out;
  input \gc0.count_reg[0]_0 ;

  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_reg[0]_0 ;
  wire p_8_out;
  wire [3:0]plusOp__1;
  wire ram_empty_i_i_2__1_n_0;
  wire ram_empty_i_i_3__1_n_0;
  wire ram_empty_i_i_4__1_n_0;
  wire [3:0]rd_pntr_plus1;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[0]),
        .Q(RD_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[1]),
        .Q(RD_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[2]),
        .Q(RD_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[3]),
        .Q(RD_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp__1[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp__1[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(\gc0.count_reg[0]_0 ),
        .CE(p_8_out),
        .D(plusOp__1[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__1
       (.I0(ram_empty_i_i_2__1_n_0),
        .I1(RD_PNTR[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(RD_PNTR[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(ram_empty_i_i_3__1_n_0),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2__1
       (.I0(RD_PNTR[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(RD_PNTR[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_3__1
       (.I0(ram_empty_i_i_4__1_n_0),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(p_8_out),
        .O(ram_empty_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4__1
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module pcie_7x_0_rd_bin_cntr__parameterized0_38
   (\gc0.count_d1_reg[0]_0 ,
    RD_PNTR,
    WR_PNTR_RD,
    p_8_out,
    \gc0.count_reg[3]_0 );
  output \gc0.count_d1_reg[0]_0 ;
  output [3:0]RD_PNTR;
  input [3:0]WR_PNTR_RD;
  input p_8_out;
  input \gc0.count_reg[3]_0 ;

  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_reg[3]_0 ;
  wire p_8_out;
  wire [3:0]plusOp__2;
  wire ram_empty_i_i_2__2_n_0;
  wire ram_empty_i_i_3__2_n_0;
  wire ram_empty_i_i_4__2_n_0;
  wire [3:0]rd_pntr_plus1;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[0]),
        .Q(RD_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[1]),
        .Q(RD_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[2]),
        .Q(RD_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(rd_pntr_plus1[3]),
        .Q(RD_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(plusOp__2[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(plusOp__2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(\gc0.count_reg[3]_0 ),
        .CE(p_8_out),
        .D(plusOp__2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__2
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(RD_PNTR[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(RD_PNTR[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(ram_empty_i_i_3__2_n_0),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2__2
       (.I0(RD_PNTR[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(RD_PNTR[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_3__2
       (.I0(ram_empty_i_i_4__2_n_0),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(p_8_out),
        .O(ram_empty_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4__2
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module pcie_7x_0_rd_fwft
   (out,
    ENB_I,
    E,
    \gpregsm1.user_valid_reg_0 ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    p_8_out,
    \gpregsm1.user_valid_reg_1 ,
    empty_fwft_fb_o_i_reg_0,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    aresetn,
    fifo_rst_ff4,
    fifo_rst_ff3);
  output out;
  output ENB_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg_0 ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output p_8_out;
  output \gpregsm1.user_valid_reg_1 ;
  input empty_fwft_fb_o_i_reg_0;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input aresetn;
  input fifo_rst_ff4;
  input fifo_rst_ff3;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  wire empty_fwft_fb_o_i_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [0:0]\gpregsm1.user_valid_reg_0 ;
  wire \gpregsm1.user_valid_reg_1 ;
  wire [1:0]next_fwft_state;
  wire p_8_out;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire \wr_qid_reg[0] ;

  assign out = user_valid;
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(ENB_dly_D),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I2(wr_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(ENB_I));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(wr_cmd_fifo_read_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
    cmd_valid_wr_ch_d_i_1
       (.I0(user_valid),
        .I1(wr_axi_en_exec_ff4),
        .I2(aresetn),
        .I3(fifo_rst_ff4),
        .I4(fifo_rst_ff3),
        .I5(cmd_valid_wr_ch_d),
        .O(\gpregsm1.user_valid_reg_1 ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__1
       (.I0(wr_cmd_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(wr_cmd_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(p_8_out));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[63]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(wr_cmd_fifo_read_en),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(wr_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(empty_fwft_fb_o_i_reg_0),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cmd_fifo_data_out[63]_i_1 
       (.I0(user_valid),
        .I1(wr_axi_en_exec_ff4),
        .O(\gpregsm1.user_valid_reg_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \wr_qid[3]_i_1 
       (.I0(\wr_qid_reg[0] ),
        .I1(cmd_valid_wr_ch_d),
        .I2(user_valid),
        .I3(wr_axi_en_exec_ff4),
        .O(E));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module pcie_7x_0_rd_fwft_17
   (dm_rd_en,
    E,
    p_8_out,
    \gpregsm1.user_valid_reg_0 ,
    tx_fifo_read_en,
    out);
  output dm_rd_en;
  output [0:0]E;
  output p_8_out;
  input \gpregsm1.user_valid_reg_0 ;
  input tx_fifo_read_en;
  input out;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \gpregsm1.user_valid_reg_0 ;
  wire [1:0]next_fwft_state;
  wire out;
  wire p_8_out;
  wire tx_fifo_read_en;
  (* DONT_TOUCH *) wire user_valid;

  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(tx_fifo_read_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(tx_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(tx_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[7]_i_1__0 
       (.I0(out),
        .I1(tx_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(p_8_out));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_dm.dout_i[31]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(tx_fifo_read_en),
        .O(E));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[31]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(tx_fifo_read_en),
        .I3(out),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(tx_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(tx_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(\gpregsm1.user_valid_reg_0 ),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module pcie_7x_0_rd_fwft_22
   (out,
    E,
    ENB_I,
    p_8_out,
    \s_daddr_i_reg[2] ,
    s_dclk_o,
    rx_fifo_rd,
    aempty_fwft_fb_i_reg_0,
    SR,
    ENB_dly_D,
    Q);
  output [1:0]out;
  output [0:0]E;
  output ENB_I;
  output p_8_out;
  output \s_daddr_i_reg[2] ;
  input s_dclk_o;
  input rx_fifo_rd;
  input aempty_fwft_fb_i_reg_0;
  input [0:0]SR;
  input ENB_dly_D;
  input [3:0]Q;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [3:0]Q;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_reg_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [1:0]next_fwft_state;
  wire p_8_out;
  wire rx_fifo_rd;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(aempty_fwft_fb_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(rx_fifo_rd),
        .I3(curr_fwft_state[1]),
        .I4(ENB_dly_D),
        .O(ENB_I));
  LUT4 #(
    .INIT(16'h007F)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\s_daddr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hF8E0A0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(aempty_fwft_fb_i_reg_0),
        .I1(rx_fifo_rd),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_i_i_1
       (.I0(rx_fifo_rd),
        .I1(empty_fwft_fb_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rx_fifo_rd),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i_reg_0),
        .O(p_8_out));
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(SR),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rx_fifo_rd),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rx_fifo_rd),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rx_fifo_rd),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module pcie_7x_0_rd_fwft_36
   (out,
    ENB_I,
    E,
    \gpregsm1.user_valid_reg_0 ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    p_8_out,
    \axi_rd_resp_reg[1] ,
    \gpregsm1.user_valid_reg_1 ,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    axi_rd_resp,
    axi_rd_txn_err);
  output out;
  output ENB_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg_0 ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output p_8_out;
  output \axi_rd_resp_reg[1] ;
  input \gpregsm1.user_valid_reg_1 ;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [0:0]\gpregsm1.user_valid_reg_0 ;
  wire \gpregsm1.user_valid_reg_1 ;
  wire [1:0]next_fwft_state;
  wire p_8_out;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire \rd_qid_reg[0] ;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(ENB_dly_D),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I2(rd_cmd_fifo_read_en),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(ENB_I));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(rd_cmd_fifo_read_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    cmd_valid_rd_ch_d_i_1
       (.I0(user_valid),
        .I1(rd_axi_en_exec_ff4),
        .O(\gpregsm1.user_valid_reg_0 ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__2
       (.I0(rd_cmd_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(rd_cmd_fifo_read_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(p_8_out));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[63]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_cmd_fifo_read_en),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(rd_cmd_fifo_read_en),
        .I2(curr_fwft_state[0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(\gpregsm1.user_valid_reg_1 ),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DFD0D0)) 
    rd_sts_flag_i_1
       (.I0(axi_rd_resp),
        .I1(axi_rd_txn_err),
        .I2(\rd_qid_reg[0] ),
        .I3(rd_axi_en_exec_ff4),
        .I4(user_valid),
        .I5(cmd_valid_rd_ch_d),
        .O(\axi_rd_resp_reg[1] ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \s_axi_rd_resp[1]_i_1 
       (.I0(\rd_qid_reg[0] ),
        .I1(cmd_valid_rd_ch_d),
        .I2(user_valid),
        .I3(rd_axi_en_exec_ff4),
        .O(E));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module pcie_7x_0_rd_logic
   (dm_rd_en,
    p_0_out_0,
    E,
    \gc0.count_reg[0] ,
    tx_fifo_read_en,
    WR_PNTR_RD);
  output dm_rd_en;
  output [7:0]p_0_out_0;
  output [0:0]E;
  input \gc0.count_reg[0] ;
  input tx_fifo_read_en;
  input [7:0]WR_PNTR_RD;

  wire [0:0]E;
  wire [7:0]WR_PNTR_RD;
  wire dm_rd_en;
  wire \gc0.count_reg[0] ;
  wire [7:0]p_0_out_0;
  wire p_2_out;
  wire p_8_out;
  wire rpntr_n_0;
  wire tx_fifo_read_en;

  pcie_7x_0_rd_fwft_17 \gr1.gr1_int.rfwft 
       (.E(E),
        .dm_rd_en(dm_rd_en),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_reg[0] ),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .tx_fifo_read_en(tx_fifo_read_en));
  pcie_7x_0_rd_status_flags_as \gras.rsts 
       (.out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0),
        .ram_empty_i_reg_0(\gc0.count_reg[0] ));
  pcie_7x_0_rd_bin_cntr rpntr
       (.WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[5] (rpntr_n_0),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .p_0_out_0(p_0_out_0),
        .p_8_out(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module pcie_7x_0_rd_logic_18
   (E,
    ENB_I,
    \s_daddr_i_reg[2] ,
    RD_PNTR,
    s_dclk_o,
    rx_fifo_rd,
    SR,
    ENB_dly_D,
    Q,
    WR_PNTR_RD);
  output [0:0]E;
  output ENB_I;
  output \s_daddr_i_reg[2] ;
  output [7:0]RD_PNTR;
  input s_dclk_o;
  input rx_fifo_rd;
  input [0:0]SR;
  input ENB_dly_D;
  input [3:0]Q;
  input [7:0]WR_PNTR_RD;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [3:0]Q;
  wire [7:0]RD_PNTR;
  wire [0:0]SR;
  wire [7:0]WR_PNTR_RD;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire [0:0]p_0_in;
  wire p_2_out;
  wire p_8_out;
  wire rpntr_n_0;
  wire rx_fifo_rd;
  wire \s_daddr_i_reg[2] ;
  wire s_dclk_o;

  pcie_7x_0_rd_fwft_22 \gr1.gr1_int.rfwft 
       (.E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .aempty_fwft_fb_i_reg_0(p_2_out),
        .out({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .p_8_out(p_8_out),
        .rx_fifo_rd(rx_fifo_rd),
        .\s_daddr_i_reg[2] (\s_daddr_i_reg[2] ),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_rd_status_flags_as_23 \gras.rsts 
       (.out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_rd_bin_cntr_24 rpntr
       (.RD_PNTR(RD_PNTR),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gpregsm1.curr_fwft_state_reg[0] (rpntr_n_0),
        .out({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(p_2_out),
        .rx_fifo_rd(rx_fifo_rd),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module pcie_7x_0_rd_logic__parameterized0
   (out,
    ENB_I,
    E,
    \gpregsm1.user_valid_reg ,
    RD_PNTR,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.user_valid_reg_0 ,
    \gc0.count_reg[0] ,
    ENB_dly_D,
    wr_cmd_fifo_read_en,
    \wr_qid_reg[0] ,
    cmd_valid_wr_ch_d,
    wr_axi_en_exec_ff4,
    WR_PNTR_RD,
    aresetn,
    fifo_rst_ff4,
    fifo_rst_ff3);
  output out;
  output ENB_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [3:0]RD_PNTR;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.user_valid_reg_0 ;
  input \gc0.count_reg[0] ;
  input ENB_dly_D;
  input wr_cmd_fifo_read_en;
  input \wr_qid_reg[0] ;
  input cmd_valid_wr_ch_d;
  input wr_axi_en_exec_ff4;
  input [3:0]WR_PNTR_RD;
  input aresetn;
  input fifo_rst_ff4;
  input fifo_rst_ff3;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire aresetn;
  wire cmd_valid_wr_ch_d;
  wire fifo_rst_ff3;
  wire fifo_rst_ff4;
  wire \gc0.count_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire out;
  wire p_2_out;
  wire p_8_out;
  wire rpntr_n_0;
  wire wr_axi_en_exec_ff4;
  wire wr_cmd_fifo_read_en;
  wire \wr_qid_reg[0] ;

  pcie_7x_0_rd_fwft \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_2_out),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aresetn(aresetn),
        .cmd_valid_wr_ch_d(cmd_valid_wr_ch_d),
        .empty_fwft_fb_o_i_reg_0(\gc0.count_reg[0] ),
        .fifo_rst_ff3(fifo_rst_ff3),
        .fifo_rst_ff4(fifo_rst_ff4),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_1 (\gpregsm1.user_valid_reg_0 ),
        .out(out),
        .p_8_out(p_8_out),
        .wr_axi_en_exec_ff4(wr_axi_en_exec_ff4),
        .wr_cmd_fifo_read_en(wr_cmd_fifo_read_en),
        .\wr_qid_reg[0] (\wr_qid_reg[0] ));
  pcie_7x_0_rd_status_flags_as__parameterized0 \gras.rsts 
       (.out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0),
        .ram_empty_fb_i_reg_1(\gc0.count_reg[0] ));
  pcie_7x_0_rd_bin_cntr__parameterized0 rpntr
       (.RD_PNTR(RD_PNTR),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_0),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .p_8_out(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module pcie_7x_0_rd_logic__parameterized0_25
   (out,
    ENB_I,
    E,
    \gpregsm1.user_valid_reg ,
    RD_PNTR,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \axi_rd_resp_reg[1] ,
    \gc0.count_reg[3] ,
    ENB_dly_D,
    rd_cmd_fifo_read_en,
    \rd_qid_reg[0] ,
    cmd_valid_rd_ch_d,
    rd_axi_en_exec_ff4,
    WR_PNTR_RD,
    axi_rd_resp,
    axi_rd_txn_err);
  output out;
  output ENB_I;
  output [0:0]E;
  output [0:0]\gpregsm1.user_valid_reg ;
  output [3:0]RD_PNTR;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  output \axi_rd_resp_reg[1] ;
  input \gc0.count_reg[3] ;
  input ENB_dly_D;
  input rd_cmd_fifo_read_en;
  input \rd_qid_reg[0] ;
  input cmd_valid_rd_ch_d;
  input rd_axi_en_exec_ff4;
  input [3:0]WR_PNTR_RD;
  input [0:0]axi_rd_resp;
  input axi_rd_txn_err;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [3:0]RD_PNTR;
  wire [3:0]WR_PNTR_RD;
  wire [0:0]axi_rd_resp;
  wire \axi_rd_resp_reg[1] ;
  wire axi_rd_txn_err;
  wire cmd_valid_rd_ch_d;
  wire \gc0.count_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire out;
  wire p_2_out;
  wire p_8_out;
  wire rd_axi_en_exec_ff4;
  wire rd_cmd_fifo_read_en;
  wire \rd_qid_reg[0] ;
  wire rpntr_n_0;

  pcie_7x_0_rd_fwft_36 \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_2_out),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .axi_rd_resp(axi_rd_resp),
        .\axi_rd_resp_reg[1] (\axi_rd_resp_reg[1] ),
        .axi_rd_txn_err(axi_rd_txn_err),
        .cmd_valid_rd_ch_d(cmd_valid_rd_ch_d),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_1 (\gc0.count_reg[3] ),
        .out(out),
        .p_8_out(p_8_out),
        .rd_axi_en_exec_ff4(rd_axi_en_exec_ff4),
        .rd_cmd_fifo_read_en(rd_cmd_fifo_read_en),
        .\rd_qid_reg[0] (\rd_qid_reg[0] ));
  pcie_7x_0_rd_status_flags_as__parameterized0_37 \gras.rsts 
       (.out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0),
        .ram_empty_i_reg_0(\gc0.count_reg[3] ));
  pcie_7x_0_rd_bin_cntr__parameterized0_38 rpntr
       (.RD_PNTR(RD_PNTR),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_0),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .p_8_out(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module pcie_7x_0_rd_status_flags_as
   (out,
    ram_empty_fb_i_reg_0,
    ram_empty_i_reg_0);
  output out;
  input ram_empty_fb_i_reg_0;
  input ram_empty_i_reg_0;

  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(ram_empty_i_reg_0),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(ram_empty_i_reg_0),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module pcie_7x_0_rd_status_flags_as_23
   (out,
    ram_empty_fb_i_reg_0,
    s_dclk_o);
  output out;
  input ram_empty_fb_i_reg_0;
  input s_dclk_o;

  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_dclk_o;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module pcie_7x_0_rd_status_flags_as__parameterized0
   (out,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1);
  output out;
  input ram_empty_fb_i_reg_0;
  input ram_empty_fb_i_reg_1;

  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(ram_empty_fb_i_reg_1),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(ram_empty_fb_i_reg_1),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module pcie_7x_0_rd_status_flags_as__parameterized0_37
   (out,
    ram_empty_fb_i_reg_0,
    ram_empty_i_reg_0);
  output out;
  input ram_empty_fb_i_reg_0;
  input ram_empty_i_reg_0;

  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(ram_empty_i_reg_0),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(ram_empty_i_reg_0),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module pcie_7x_0_wr_bin_cntr
   (\gic0.gc0.count_reg[0]_0 ,
    \gic0.gc0.count_reg[1]_0 ,
    \gic0.gc0.count_reg[2]_0 ,
    \gic0.gc0.count_reg[3]_0 ,
    \gic0.gc0.count_reg[4]_0 ,
    \gic0.gc0.count_reg[5]_0 ,
    \gic0.gc0.count_reg[6]_0 ,
    wr_pntr_plus2,
    ram_full_fb_i_reg,
    \gic0.gc0.count_d2_reg[6]_0 ,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[7]_1 ,
    \gic0.gc0.count_d2_reg[6]_1 ,
    ram_full_fb_i_reg_0,
    p_14_out,
    p_13_out,
    out,
    tx_fifo_wr,
    p_20_out,
    s_dclk_o);
  output \gic0.gc0.count_reg[0]_0 ;
  output \gic0.gc0.count_reg[1]_0 ;
  output \gic0.gc0.count_reg[2]_0 ;
  output \gic0.gc0.count_reg[3]_0 ;
  output \gic0.gc0.count_reg[4]_0 ;
  output \gic0.gc0.count_reg[5]_0 ;
  output \gic0.gc0.count_reg[6]_0 ;
  output [0:0]wr_pntr_plus2;
  output ram_full_fb_i_reg;
  output \gic0.gc0.count_d2_reg[6]_0 ;
  output \gic0.gc0.count_d2_reg[7]_0 ;
  output \gic0.gc0.count_d2_reg[7]_1 ;
  output \gic0.gc0.count_d2_reg[6]_1 ;
  output ram_full_fb_i_reg_0;
  output [7:0]p_14_out;
  output [5:0]p_13_out;
  input out;
  input tx_fifo_wr;
  input p_20_out;
  input s_dclk_o;

  wire \gic0.gc0.count[7]_i_2_n_0 ;
  wire \gic0.gc0.count_d2_reg[6]_0 ;
  wire \gic0.gc0.count_d2_reg[6]_1 ;
  wire \gic0.gc0.count_d2_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[7]_1 ;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire \gic0.gc0.count_reg[1]_0 ;
  wire \gic0.gc0.count_reg[2]_0 ;
  wire \gic0.gc0.count_reg[3]_0 ;
  wire \gic0.gc0.count_reg[4]_0 ;
  wire \gic0.gc0.count_reg[5]_0 ;
  wire \gic0.gc0.count_reg[6]_0 ;
  wire out;
  wire [5:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [7:0]plusOp__3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire s_dclk_o;
  wire tx_fifo_wr;
  wire [0:0]wr_pntr_plus2;

  LUT4 #(
    .INIT(16'h0004)) 
    RAM_reg_0_63_0_2_i_1
       (.I0(out),
        .I1(tx_fifo_wr),
        .I2(\gic0.gc0.count_d2_reg[6]_0 ),
        .I3(\gic0.gc0.count_d2_reg[7]_0 ),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    RAM_reg_128_191_0_2_i_1
       (.I0(\gic0.gc0.count_d2_reg[6]_0 ),
        .I1(\gic0.gc0.count_d2_reg[7]_0 ),
        .I2(tx_fifo_wr),
        .I3(out),
        .O(\gic0.gc0.count_d2_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h4000)) 
    RAM_reg_192_255_0_2_i_1
       (.I0(out),
        .I1(tx_fifo_wr),
        .I2(\gic0.gc0.count_d2_reg[6]_0 ),
        .I3(\gic0.gc0.count_d2_reg[7]_0 ),
        .O(ram_full_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h0040)) 
    RAM_reg_64_127_0_2_i_1
       (.I0(\gic0.gc0.count_d2_reg[7]_0 ),
        .I1(\gic0.gc0.count_d2_reg[6]_0 ),
        .I2(tx_fifo_wr),
        .I3(out),
        .O(\gic0.gc0.count_d2_reg[7]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .O(plusOp__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .I2(\gic0.gc0.count_reg[2]_0 ),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(\gic0.gc0.count_reg[2]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .I2(\gic0.gc0.count_reg[0]_0 ),
        .I3(\gic0.gc0.count_reg[3]_0 ),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(\gic0.gc0.count_reg[3]_0 ),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(\gic0.gc0.count_reg[1]_0 ),
        .I3(\gic0.gc0.count_reg[2]_0 ),
        .I4(\gic0.gc0.count_reg[4]_0 ),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(\gic0.gc0.count_reg[2]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .I2(\gic0.gc0.count_reg[0]_0 ),
        .I3(\gic0.gc0.count_reg[3]_0 ),
        .I4(\gic0.gc0.count_reg[4]_0 ),
        .I5(\gic0.gc0.count_reg[5]_0 ),
        .O(plusOp__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[7]_i_2_n_0 ),
        .I1(\gic0.gc0.count_reg[6]_0 ),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count_reg[6]_0 ),
        .I1(\gic0.gc0.count[7]_i_2_n_0 ),
        .I2(wr_pntr_plus2),
        .O(plusOp__3[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gic0.gc0.count[7]_i_2 
       (.I0(\gic0.gc0.count_reg[5]_0 ),
        .I1(\gic0.gc0.count_reg[2]_0 ),
        .I2(\gic0.gc0.count_reg[1]_0 ),
        .I3(\gic0.gc0.count_reg[0]_0 ),
        .I4(\gic0.gc0.count_reg[3]_0 ),
        .I5(\gic0.gc0.count_reg[4]_0 ),
        .O(\gic0.gc0.count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_0 ),
        .Q(p_14_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[1]_0 ),
        .Q(p_14_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[2]_0 ),
        .Q(p_14_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[3]_0 ),
        .Q(p_14_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_0 ),
        .Q(p_14_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[5]_0 ),
        .Q(p_14_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[6]_0 ),
        .Q(p_14_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2),
        .Q(p_14_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[0]),
        .Q(p_13_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[1]),
        .Q(p_13_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[2]),
        .Q(p_13_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[3]),
        .Q(p_13_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[4]),
        .Q(p_13_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[5]),
        .Q(p_13_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[6]),
        .Q(\gic0.gc0.count_d2_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[7]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[0]),
        .Q(\gic0.gc0.count_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[1]),
        .Q(\gic0.gc0.count_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[2]),
        .Q(\gic0.gc0.count_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[3]),
        .Q(\gic0.gc0.count_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[4]),
        .Q(\gic0.gc0.count_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[5]),
        .Q(\gic0.gc0.count_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[6]),
        .Q(\gic0.gc0.count_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__3[7]),
        .Q(wr_pntr_plus2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module pcie_7x_0_wr_bin_cntr_21
   (\gic0.gc0.count_reg[0]_0 ,
    \gic0.gc0.count_reg[1]_0 ,
    \gic0.gc0.count_reg[6]_0 ,
    wr_pntr_plus2,
    p_14_out,
    WR_PNTR,
    p_20_out,
    \gic0.gc0.count_reg[7]_0 );
  output \gic0.gc0.count_reg[0]_0 ;
  output \gic0.gc0.count_reg[1]_0 ;
  output \gic0.gc0.count_reg[6]_0 ;
  output [4:0]wr_pntr_plus2;
  output [7:0]p_14_out;
  output [7:0]WR_PNTR;
  input p_20_out;
  input \gic0.gc0.count_reg[7]_0 ;

  wire [7:0]WR_PNTR;
  wire \gic0.gc0.count[7]_i_2__0_n_0 ;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire \gic0.gc0.count_reg[1]_0 ;
  wire \gic0.gc0.count_reg[6]_0 ;
  wire \gic0.gc0.count_reg[7]_0 ;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [7:0]plusOp__0;
  wire [4:0]wr_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__2 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__2 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__2 
       (.I0(\gic0.gc0.count_reg[0]_0 ),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .I2(wr_pntr_plus2[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__2 
       (.I0(\gic0.gc0.count_reg[1]_0 ),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(\gic0.gc0.count_reg[1]_0 ),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[2]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__0 
       (.I0(wr_pntr_plus2[1]),
        .I1(\gic0.gc0.count_reg[1]_0 ),
        .I2(\gic0.gc0.count_reg[0]_0 ),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[3]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1__0 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(\gic0.gc0.count_reg[6]_0 ),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1__0 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(\gic0.gc0.count_reg[6]_0 ),
        .I2(wr_pntr_plus2[4]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[7]_i_2__0 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(\gic0.gc0.count_reg[1]_0 ),
        .I3(\gic0.gc0.count_reg[0]_0 ),
        .I4(wr_pntr_plus2[0]),
        .I5(wr_pntr_plus2[2]),
        .O(\gic0.gc0.count[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_0 ),
        .Q(p_14_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[1]_0 ),
        .Q(p_14_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[6]_0 ),
        .Q(p_14_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(wr_pntr_plus2[4]),
        .Q(p_14_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[0]),
        .Q(WR_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[1]),
        .Q(WR_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[2]),
        .Q(WR_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[3]),
        .Q(WR_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[4]),
        .Q(WR_PNTR[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[5]),
        .Q(WR_PNTR[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[6]),
        .Q(WR_PNTR[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(p_14_out[7]),
        .Q(WR_PNTR[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[0]),
        .Q(\gic0.gc0.count_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[1]),
        .Q(\gic0.gc0.count_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[4]),
        .Q(wr_pntr_plus2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[5]),
        .Q(wr_pntr_plus2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[6]),
        .Q(\gic0.gc0.count_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(\gic0.gc0.count_reg[7]_0 ),
        .CE(p_20_out),
        .D(plusOp__0[7]),
        .Q(wr_pntr_plus2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module pcie_7x_0_wr_bin_cntr__parameterized0
   (\dest_out_bin_ff_reg[0] ,
    WR_PNTR,
    RD_PNTR_WR,
    wr_cmd_fifowren_i,
    ram_full_i_reg,
    p_20_out,
    s_dclk_o);
  output \dest_out_bin_ff_reg[0] ;
  output [3:0]WR_PNTR;
  input [3:0]RD_PNTR_WR;
  input wr_cmd_fifowren_i;
  input ram_full_i_reg;
  input p_20_out;
  input s_dclk_o;

  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire \dest_out_bin_ff_reg[0] ;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]plusOp__5;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_3__0_n_0;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_reg;
  wire s_dclk_o;
  wire wr_cmd_fifowren_i;
  wire [3:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__5[3]));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[0]),
        .Q(WR_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[1]),
        .Q(WR_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[2]),
        .Q(WR_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[3]),
        .Q(WR_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__5[0]),
        .Q(wr_pntr_plus2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__5[1]),
        .Q(wr_pntr_plus2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__5[2]),
        .Q(wr_pntr_plus2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__5[3]),
        .Q(wr_pntr_plus2[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    ram_full_i_i_1__0
       (.I0(RD_PNTR_WR[0]),
        .I1(wr_pntr_plus2[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(wr_pntr_plus2[1]),
        .I4(ram_full_i_i_2_n_0),
        .I5(ram_full_i_i_3__0_n_0),
        .O(\dest_out_bin_ff_reg[0] ));
  LUT6 #(
    .INIT(64'h0090000000000090)) 
    ram_full_i_i_2
       (.I0(RD_PNTR_WR[2]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_cmd_fifowren_i),
        .I3(ram_full_i_reg),
        .I4(wr_pntr_plus2[3]),
        .I5(RD_PNTR_WR[3]),
        .O(ram_full_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_3__0
       (.I0(p_14_out[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(p_14_out[3]),
        .I3(RD_PNTR_WR[3]),
        .I4(ram_full_i_i_4__0_n_0),
        .O(ram_full_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_4__0
       (.I0(p_14_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_14_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(ram_full_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module pcie_7x_0_wr_bin_cntr__parameterized0_35
   (\dest_out_bin_ff_reg[0] ,
    WR_PNTR,
    RD_PNTR_WR,
    rd_cmd_fifowren_i,
    ram_full_i_reg,
    p_20_out,
    s_dclk_o);
  output \dest_out_bin_ff_reg[0] ;
  output [3:0]WR_PNTR;
  input [3:0]RD_PNTR_WR;
  input rd_cmd_fifowren_i;
  input ram_full_i_reg;
  input p_20_out;
  input s_dclk_o;

  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire \dest_out_bin_ff_reg[0] ;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]plusOp__6;
  wire ram_full_i_i_2__0_n_0;
  wire ram_full_i_i_3__1_n_0;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_reg;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;
  wire [3:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__6[3]));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[0]),
        .Q(WR_PNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[1]),
        .Q(WR_PNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[2]),
        .Q(WR_PNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(p_14_out[3]),
        .Q(WR_PNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__6[0]),
        .Q(wr_pntr_plus2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__6[1]),
        .Q(wr_pntr_plus2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__6[2]),
        .Q(wr_pntr_plus2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_dclk_o),
        .CE(p_20_out),
        .D(plusOp__6[3]),
        .Q(wr_pntr_plus2[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    ram_full_i_i_1__1
       (.I0(RD_PNTR_WR[0]),
        .I1(wr_pntr_plus2[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(wr_pntr_plus2[1]),
        .I4(ram_full_i_i_2__0_n_0),
        .I5(ram_full_i_i_3__1_n_0),
        .O(\dest_out_bin_ff_reg[0] ));
  LUT6 #(
    .INIT(64'h0090000000000090)) 
    ram_full_i_i_2__0
       (.I0(RD_PNTR_WR[2]),
        .I1(wr_pntr_plus2[2]),
        .I2(rd_cmd_fifowren_i),
        .I3(ram_full_i_reg),
        .I4(wr_pntr_plus2[3]),
        .I5(RD_PNTR_WR[3]),
        .O(ram_full_i_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_3__1
       (.I0(p_14_out[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(p_14_out[3]),
        .I3(RD_PNTR_WR[3]),
        .I4(ram_full_i_i_4__1_n_0),
        .O(ram_full_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_4__1
       (.I0(p_14_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_14_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(ram_full_i_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module pcie_7x_0_wr_logic
   (out,
    wr_pntr_plus2,
    ram_full_fb_i_reg,
    p_13_out,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_fb_i_reg_0,
    p_14_out,
    ram_full_fb_i_reg_1,
    s_dclk_o,
    tx_fifo_wr,
    p_20_out);
  output out;
  output [7:0]wr_pntr_plus2;
  output ram_full_fb_i_reg;
  output [7:0]p_13_out;
  output \gic0.gc0.count_d2_reg[7] ;
  output \gic0.gc0.count_d2_reg[6] ;
  output ram_full_fb_i_reg_0;
  output [7:0]p_14_out;
  input ram_full_fb_i_reg_1;
  input s_dclk_o;
  input tx_fifo_wr;
  input p_20_out;

  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire out;
  wire [7:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire s_dclk_o;
  wire tx_fifo_wr;
  wire [7:0]wr_pntr_plus2;

  pcie_7x_0_wr_status_flags_as \gwas.wsts 
       (.out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_1),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_wr_bin_cntr wpntr
       (.\gic0.gc0.count_d2_reg[6]_0 (p_13_out[6]),
        .\gic0.gc0.count_d2_reg[6]_1 (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7]_0 (p_13_out[7]),
        .\gic0.gc0.count_d2_reg[7]_1 (\gic0.gc0.count_d2_reg[7] ),
        .\gic0.gc0.count_reg[0]_0 (wr_pntr_plus2[0]),
        .\gic0.gc0.count_reg[1]_0 (wr_pntr_plus2[1]),
        .\gic0.gc0.count_reg[2]_0 (wr_pntr_plus2[2]),
        .\gic0.gc0.count_reg[3]_0 (wr_pntr_plus2[3]),
        .\gic0.gc0.count_reg[4]_0 (wr_pntr_plus2[4]),
        .\gic0.gc0.count_reg[5]_0 (wr_pntr_plus2[5]),
        .\gic0.gc0.count_reg[6]_0 (wr_pntr_plus2[6]),
        .out(out),
        .p_13_out(p_13_out[5:0]),
        .p_14_out(p_14_out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .s_dclk_o(s_dclk_o),
        .tx_fifo_wr(tx_fifo_wr),
        .wr_pntr_plus2(wr_pntr_plus2[7]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module pcie_7x_0_wr_logic_19
   (ram_full_fb_i_reg,
    wr_pntr_plus2,
    p_14_out,
    WR_PNTR,
    ram_full_fb_i_reg_0,
    \gic0.gc0.count_reg[7] ,
    p_20_out);
  output ram_full_fb_i_reg;
  output [7:0]wr_pntr_plus2;
  output [7:0]p_14_out;
  output [7:0]WR_PNTR;
  input ram_full_fb_i_reg_0;
  input \gic0.gc0.count_reg[7] ;
  input p_20_out;

  wire [7:0]WR_PNTR;
  wire \gic0.gc0.count_reg[7] ;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [7:0]wr_pntr_plus2;

  pcie_7x_0_wr_status_flags_as_20 \gwas.wsts 
       (.ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_2(\gic0.gc0.count_reg[7] ));
  pcie_7x_0_wr_bin_cntr_21 wpntr
       (.WR_PNTR(WR_PNTR),
        .\gic0.gc0.count_reg[0]_0 (wr_pntr_plus2[0]),
        .\gic0.gc0.count_reg[1]_0 (wr_pntr_plus2[1]),
        .\gic0.gc0.count_reg[6]_0 (wr_pntr_plus2[6]),
        .\gic0.gc0.count_reg[7]_0 (\gic0.gc0.count_reg[7] ),
        .p_14_out(p_14_out),
        .p_20_out(p_20_out),
        .wr_pntr_plus2({wr_pntr_plus2[7],wr_pntr_plus2[5:2]}));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module pcie_7x_0_wr_logic__parameterized0
   (ram_full_fb_i_reg,
    ENA_I,
    WR_PNTR,
    s_dclk_o,
    wr_cmd_fifowren_i,
    ENB_dly_D_0,
    RD_PNTR_WR,
    p_20_out);
  output ram_full_fb_i_reg;
  output ENA_I;
  output [3:0]WR_PNTR;
  input s_dclk_o;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [3:0]RD_PNTR_WR;
  input p_20_out;

  wire ENA_I;
  wire ENB_dly_D_0;
  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire s_dclk_o;
  wire wpntr_n_0;
  wire wr_cmd_fifowren_i;

  pcie_7x_0_wr_status_flags_as__parameterized0 \gwas.wsts 
       (.ENA_I(ENA_I),
        .ENB_dly_D_0(ENB_dly_D_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(wpntr_n_0),
        .s_dclk_o(s_dclk_o),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
  pcie_7x_0_wr_bin_cntr__parameterized0 wpntr
       (.RD_PNTR_WR(RD_PNTR_WR),
        .WR_PNTR(WR_PNTR),
        .\dest_out_bin_ff_reg[0] (wpntr_n_0),
        .p_20_out(p_20_out),
        .ram_full_i_reg(ram_full_fb_i_reg),
        .s_dclk_o(s_dclk_o),
        .wr_cmd_fifowren_i(wr_cmd_fifowren_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module pcie_7x_0_wr_logic__parameterized0_26
   (ram_full_fb_i_reg,
    ENA_I,
    WR_PNTR,
    s_dclk_o,
    rd_cmd_fifowren_i,
    ENB_dly_D_0,
    RD_PNTR_WR,
    p_20_out);
  output ram_full_fb_i_reg;
  output ENA_I;
  output [3:0]WR_PNTR;
  input s_dclk_o;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;
  input [3:0]RD_PNTR_WR;
  input p_20_out;

  wire ENA_I;
  wire ENB_dly_D_0;
  wire [3:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;
  wire wpntr_n_0;

  pcie_7x_0_wr_status_flags_as__parameterized0_34 \gwas.wsts 
       (.ENA_I(ENA_I),
        .ENB_dly_D_0(ENB_dly_D_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(wpntr_n_0),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o));
  pcie_7x_0_wr_bin_cntr__parameterized0_35 wpntr
       (.RD_PNTR_WR(RD_PNTR_WR),
        .WR_PNTR(WR_PNTR),
        .\dest_out_bin_ff_reg[0] (wpntr_n_0),
        .p_20_out(p_20_out),
        .ram_full_i_reg(ram_full_fb_i_reg),
        .rd_cmd_fifowren_i(rd_cmd_fifowren_i),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module pcie_7x_0_wr_status_flags_as
   (out,
    ram_full_fb_i_reg_0,
    s_dclk_o);
  output out;
  input ram_full_fb_i_reg_0;
  input s_dclk_o;

  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_dclk_o;

  assign out = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module pcie_7x_0_wr_status_flags_as_20
   (ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2);
  output ram_full_fb_i_reg_0;
  input ram_full_fb_i_reg_1;
  input ram_full_fb_i_reg_2;

  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_full_i;

  assign ram_full_fb_i_reg_0 = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(ram_full_fb_i_reg_2),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(ram_full_fb_i_reg_2),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module pcie_7x_0_wr_status_flags_as__parameterized0
   (ram_full_fb_i_reg_0,
    ENA_I,
    ram_full_i_reg_0,
    s_dclk_o,
    wr_cmd_fifowren_i,
    ENB_dly_D_0);
  output ram_full_fb_i_reg_0;
  output ENA_I;
  input ram_full_i_reg_0;
  input s_dclk_o;
  input wr_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire ENA_I;
  wire ENB_dly_D_0;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire s_dclk_o;
  wire wr_cmd_fifowren_i;

  assign ram_full_fb_i_reg_0 = ram_full_fb_i;
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(ram_full_fb_i),
        .I1(wr_cmd_fifowren_i),
        .I2(ENB_dly_D_0),
        .O(ENA_I));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module pcie_7x_0_wr_status_flags_as__parameterized0_34
   (ram_full_fb_i_reg_0,
    ENA_I,
    ram_full_i_reg_0,
    s_dclk_o,
    rd_cmd_fifowren_i,
    ENB_dly_D_0);
  output ram_full_fb_i_reg_0;
  output ENA_I;
  input ram_full_i_reg_0;
  input s_dclk_o;
  input rd_cmd_fifowren_i;
  input ENB_dly_D_0;

  wire ENA_I;
  wire ENB_dly_D_0;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire rd_cmd_fifowren_i;
  wire s_dclk_o;

  assign ram_full_fb_i_reg_0 = ram_full_fb_i;
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(ram_full_fb_i),
        .I1(rd_cmd_fifowren_i),
        .I2(ENB_dly_D_0),
        .O(ENA_I));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* C_BUILD_REVISION = "0" *) (* C_CORE_INFO1 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_CORE_INFO2 = "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_CORE_MAJOR_VER = "1" *) (* C_CORE_MINOR_VER = "2" *) (* C_CORE_TYPE = "7" *) 
(* C_CSE_DRV_VER = "1" *) (* C_MAJOR_VERSION = "2016" *) (* C_MINOR_VERSION = "3" *) 
(* C_NEXT_SLAVE = "0" *) (* C_PIPE_IFACE = "0" *) (* C_USE_TEST_REG = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* C_XSDB_SLAVE_TYPE = "16'b0000000001110001" *) (* ORIG_REF_NAME = "xsdbs_v1_0_2_xsdbs" *) 
(* dont_touch = "true" *) 
module pcie_7x_0_xsdbs_v1_0_2_xsdbs
   (s_rst_o,
    s_dclk_o,
    s_den_o,
    s_dwe_o,
    s_daddr_o,
    s_di_o,
    sl_oport_o,
    s_do_i,
    sl_iport_i,
    s_drdy_i);
  output s_rst_o;
  output s_dclk_o;
  output s_den_o;
  output s_dwe_o;
  output [16:0]s_daddr_o;
  output [15:0]s_di_o;
  output [16:0]sl_oport_o;
  input [15:0]s_do_i;
  input [36:0]sl_iport_i;
  input s_drdy_i;

  wire [15:0]reg_do;
  wire \reg_do[0]_i_2_n_0 ;
  wire \reg_do[0]_i_3_n_0 ;
  wire \reg_do[0]_i_4_n_0 ;
  wire \reg_do[10]_i_2_n_0 ;
  wire \reg_do[10]_i_3_n_0 ;
  wire \reg_do[10]_i_4_n_0 ;
  wire \reg_do[10]_i_5_n_0 ;
  wire \reg_do[11]_i_2_n_0 ;
  wire \reg_do[11]_i_3_n_0 ;
  wire \reg_do[12]_i_2_n_0 ;
  wire \reg_do[12]_i_3_n_0 ;
  wire \reg_do[13]_i_2_n_0 ;
  wire \reg_do[13]_i_3_n_0 ;
  wire \reg_do[14]_i_2_n_0 ;
  wire \reg_do[14]_i_3_n_0 ;
  wire \reg_do[15]_i_2_n_0 ;
  wire \reg_do[15]_i_3_n_0 ;
  wire \reg_do[15]_i_4_n_0 ;
  wire \reg_do[15]_i_5_n_0 ;
  wire \reg_do[15]_i_6_n_0 ;
  wire \reg_do[1]_i_2_n_0 ;
  wire \reg_do[1]_i_3_n_0 ;
  wire \reg_do[1]_i_4_n_0 ;
  wire \reg_do[2]_i_2_n_0 ;
  wire \reg_do[2]_i_3_n_0 ;
  wire \reg_do[2]_i_4_n_0 ;
  wire \reg_do[3]_i_2_n_0 ;
  wire \reg_do[3]_i_3_n_0 ;
  wire \reg_do[3]_i_4_n_0 ;
  wire \reg_do[4]_i_2_n_0 ;
  wire \reg_do[4]_i_3_n_0 ;
  wire \reg_do[4]_i_4_n_0 ;
  wire \reg_do[5]_i_2_n_0 ;
  wire \reg_do[5]_i_3_n_0 ;
  wire \reg_do[5]_i_4_n_0 ;
  wire \reg_do[6]_i_2_n_0 ;
  wire \reg_do[6]_i_3_n_0 ;
  wire \reg_do[6]_i_4_n_0 ;
  wire \reg_do[6]_i_5_n_0 ;
  wire \reg_do[7]_i_2_n_0 ;
  wire \reg_do[7]_i_3_n_0 ;
  wire \reg_do[7]_i_4_n_0 ;
  wire \reg_do[8]_i_2_n_0 ;
  wire \reg_do[8]_i_3_n_0 ;
  wire \reg_do[8]_i_4_n_0 ;
  wire \reg_do[8]_i_5_n_0 ;
  wire \reg_do[9]_i_2_n_0 ;
  wire \reg_do[9]_i_3_n_0 ;
  wire \reg_do[9]_i_4_n_0 ;
  wire \reg_do_reg_n_0_[0] ;
  wire \reg_do_reg_n_0_[10] ;
  wire \reg_do_reg_n_0_[11] ;
  wire \reg_do_reg_n_0_[12] ;
  wire \reg_do_reg_n_0_[13] ;
  wire \reg_do_reg_n_0_[14] ;
  wire \reg_do_reg_n_0_[15] ;
  wire \reg_do_reg_n_0_[1] ;
  wire \reg_do_reg_n_0_[2] ;
  wire \reg_do_reg_n_0_[3] ;
  wire \reg_do_reg_n_0_[4] ;
  wire \reg_do_reg_n_0_[5] ;
  wire \reg_do_reg_n_0_[6] ;
  wire \reg_do_reg_n_0_[7] ;
  wire \reg_do_reg_n_0_[8] ;
  wire \reg_do_reg_n_0_[9] ;
  wire reg_drdy;
  wire reg_drdy_i_1_n_0;
  wire [15:0]reg_test;
  wire reg_test0;
  wire s_den_o;
  wire s_den_o_INST_0_i_1_n_0;
  wire [15:0]s_do_i;
  wire s_drdy_i;
  wire [36:0]sl_iport_i;
  wire [16:0]sl_oport_o;
  (* DONT_TOUCH *) (* UUID = "1" *) wire [127:0]uuid_stamp;

  assign s_daddr_o[16:0] = sl_iport_i[20:4];
  assign s_dclk_o = sl_iport_i[1];
  assign s_di_o[15:0] = sl_iport_i[36:21];
  assign s_dwe_o = sl_iport_i[3];
  assign s_rst_o = sl_iport_i[0];
  LUT6 #(
    .INIT(64'h2A2A0A02AAAAAAAA)) 
    \reg_do[0]_i_1 
       (.I0(\reg_do[0]_i_2_n_0 ),
        .I1(sl_iport_i[5]),
        .I2(sl_iport_i[4]),
        .I3(reg_test[0]),
        .I4(\reg_do[8]_i_2_n_0 ),
        .I5(\reg_do[10]_i_2_n_0 ),
        .O(reg_do[0]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \reg_do[0]_i_2 
       (.I0(\reg_do[6]_i_3_n_0 ),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[7]),
        .I3(\reg_do[0]_i_3_n_0 ),
        .I4(sl_iport_i[6]),
        .I5(\reg_do[0]_i_4_n_0 ),
        .O(\reg_do[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[0]_i_3 
       (.I0(uuid_stamp[48]),
        .I1(uuid_stamp[32]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[16]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[0]),
        .O(\reg_do[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[0]_i_4 
       (.I0(uuid_stamp[112]),
        .I1(uuid_stamp[96]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[80]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[64]),
        .O(\reg_do[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00808800)) 
    \reg_do[10]_i_1 
       (.I0(sl_iport_i[6]),
        .I1(\reg_do[10]_i_2_n_0 ),
        .I2(reg_test[10]),
        .I3(sl_iport_i[4]),
        .I4(sl_iport_i[5]),
        .I5(\reg_do[10]_i_3_n_0 ),
        .O(reg_do[10]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \reg_do[10]_i_2 
       (.I0(sl_iport_i[11]),
        .I1(sl_iport_i[7]),
        .I2(sl_iport_i[8]),
        .I3(sl_iport_i[9]),
        .I4(sl_iport_i[10]),
        .O(\reg_do[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \reg_do[10]_i_3 
       (.I0(\reg_do[10]_i_4_n_0 ),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[7]),
        .I3(sl_iport_i[8]),
        .I4(\reg_do[10]_i_5_n_0 ),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[10]_i_4 
       (.I0(uuid_stamp[122]),
        .I1(uuid_stamp[106]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[90]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[74]),
        .O(\reg_do[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[10]_i_5 
       (.I0(uuid_stamp[58]),
        .I1(uuid_stamp[42]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[26]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[10]),
        .O(\reg_do[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \reg_do[11]_i_1 
       (.I0(\reg_do[15]_i_4_n_0 ),
        .I1(\reg_do[11]_i_2_n_0 ),
        .I2(\reg_do[15]_i_2_n_0 ),
        .I3(\reg_do[11]_i_3_n_0 ),
        .I4(\reg_do[15]_i_6_n_0 ),
        .I5(reg_test[11]),
        .O(reg_do[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[11]_i_2 
       (.I0(uuid_stamp[59]),
        .I1(uuid_stamp[43]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[27]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[11]),
        .O(\reg_do[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[11]_i_3 
       (.I0(uuid_stamp[123]),
        .I1(uuid_stamp[107]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[91]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[75]),
        .O(\reg_do[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54045404)) 
    \reg_do[12]_i_1 
       (.I0(\reg_do[15]_i_4_n_0 ),
        .I1(\reg_do[12]_i_2_n_0 ),
        .I2(\reg_do[15]_i_2_n_0 ),
        .I3(\reg_do[12]_i_3_n_0 ),
        .I4(\reg_do[15]_i_6_n_0 ),
        .I5(reg_test[12]),
        .O(reg_do[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[12]_i_2 
       (.I0(uuid_stamp[124]),
        .I1(uuid_stamp[108]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[92]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[76]),
        .O(\reg_do[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[12]_i_3 
       (.I0(uuid_stamp[60]),
        .I1(uuid_stamp[44]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[28]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[12]),
        .O(\reg_do[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \reg_do[13]_i_1 
       (.I0(\reg_do[15]_i_4_n_0 ),
        .I1(\reg_do[13]_i_2_n_0 ),
        .I2(\reg_do[15]_i_2_n_0 ),
        .I3(\reg_do[13]_i_3_n_0 ),
        .I4(\reg_do[15]_i_6_n_0 ),
        .I5(reg_test[13]),
        .O(reg_do[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[13]_i_2 
       (.I0(uuid_stamp[61]),
        .I1(uuid_stamp[45]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[29]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[13]),
        .O(\reg_do[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[13]_i_3 
       (.I0(uuid_stamp[125]),
        .I1(uuid_stamp[109]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[93]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[77]),
        .O(\reg_do[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \reg_do[14]_i_1 
       (.I0(\reg_do[15]_i_4_n_0 ),
        .I1(\reg_do[14]_i_2_n_0 ),
        .I2(\reg_do[15]_i_2_n_0 ),
        .I3(\reg_do[14]_i_3_n_0 ),
        .I4(\reg_do[15]_i_6_n_0 ),
        .I5(reg_test[14]),
        .O(reg_do[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[14]_i_2 
       (.I0(uuid_stamp[62]),
        .I1(uuid_stamp[46]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[30]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[14]),
        .O(\reg_do[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[14]_i_3 
       (.I0(uuid_stamp[126]),
        .I1(uuid_stamp[110]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[94]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[78]),
        .O(\reg_do[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0B01FFFF0B010B01)) 
    \reg_do[15]_i_1 
       (.I0(\reg_do[15]_i_2_n_0 ),
        .I1(\reg_do[15]_i_3_n_0 ),
        .I2(\reg_do[15]_i_4_n_0 ),
        .I3(\reg_do[15]_i_5_n_0 ),
        .I4(\reg_do[15]_i_6_n_0 ),
        .I5(reg_test[15]),
        .O(reg_do[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \reg_do[15]_i_2 
       (.I0(sl_iport_i[8]),
        .I1(sl_iport_i[7]),
        .I2(sl_iport_i[6]),
        .O(\reg_do[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \reg_do[15]_i_3 
       (.I0(uuid_stamp[127]),
        .I1(uuid_stamp[111]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[95]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[79]),
        .O(\reg_do[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_do[15]_i_4 
       (.I0(sl_iport_i[7]),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[9]),
        .I3(sl_iport_i[11]),
        .I4(sl_iport_i[10]),
        .O(\reg_do[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[15]_i_5 
       (.I0(uuid_stamp[63]),
        .I1(uuid_stamp[47]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[31]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[15]),
        .O(\reg_do[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \reg_do[15]_i_6 
       (.I0(sl_iport_i[7]),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[4]),
        .I3(sl_iport_i[5]),
        .I4(\reg_do[10]_i_2_n_0 ),
        .O(\reg_do[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \reg_do[1]_i_1 
       (.I0(\reg_do[1]_i_2_n_0 ),
        .I1(\reg_do[10]_i_2_n_0 ),
        .I2(\reg_do[15]_i_4_n_0 ),
        .I3(\reg_do[1]_i_3_n_0 ),
        .I4(\reg_do[15]_i_2_n_0 ),
        .I5(\reg_do[1]_i_4_n_0 ),
        .O(reg_do[1]));
  LUT6 #(
    .INIT(64'h75007575FF8AFF8A)) 
    \reg_do[1]_i_2 
       (.I0(sl_iport_i[8]),
        .I1(sl_iport_i[7]),
        .I2(sl_iport_i[6]),
        .I3(sl_iport_i[4]),
        .I4(reg_test[1]),
        .I5(sl_iport_i[5]),
        .O(\reg_do[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[1]_i_3 
       (.I0(uuid_stamp[113]),
        .I1(uuid_stamp[97]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[81]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[65]),
        .O(\reg_do[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[1]_i_4 
       (.I0(uuid_stamp[49]),
        .I1(uuid_stamp[33]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[17]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[1]),
        .O(\reg_do[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEAAAAAA)) 
    \reg_do[2]_i_1 
       (.I0(\reg_do[2]_i_2_n_0 ),
        .I1(reg_test[2]),
        .I2(\reg_do[8]_i_2_n_0 ),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[5]),
        .I5(sl_iport_i[4]),
        .O(reg_do[2]));
  LUT6 #(
    .INIT(64'h00000000FFAE00A2)) 
    \reg_do[2]_i_2 
       (.I0(\reg_do[2]_i_3_n_0 ),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[7]),
        .I3(sl_iport_i[8]),
        .I4(\reg_do[2]_i_4_n_0 ),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[2]_i_3 
       (.I0(uuid_stamp[50]),
        .I1(uuid_stamp[34]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[18]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[2]),
        .O(\reg_do[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[2]_i_4 
       (.I0(uuid_stamp[114]),
        .I1(uuid_stamp[98]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[82]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[66]),
        .O(\reg_do[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \reg_do[3]_i_1 
       (.I0(\reg_do[3]_i_2_n_0 ),
        .I1(\reg_do[8]_i_2_n_0 ),
        .I2(reg_test[3]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[5]),
        .I5(sl_iport_i[4]),
        .O(reg_do[3]));
  LUT6 #(
    .INIT(64'h00000000AAAA33A3)) 
    \reg_do[3]_i_2 
       (.I0(\reg_do[3]_i_3_n_0 ),
        .I1(\reg_do[3]_i_4_n_0 ),
        .I2(sl_iport_i[6]),
        .I3(sl_iport_i[7]),
        .I4(sl_iport_i[8]),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[3]_i_3 
       (.I0(uuid_stamp[115]),
        .I1(uuid_stamp[99]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[83]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[67]),
        .O(\reg_do[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \reg_do[3]_i_4 
       (.I0(uuid_stamp[51]),
        .I1(uuid_stamp[35]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[19]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[3]),
        .O(\reg_do[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02022000AAAAAAAA)) 
    \reg_do[4]_i_1 
       (.I0(\reg_do[4]_i_2_n_0 ),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[5]),
        .I3(reg_test[4]),
        .I4(\reg_do[8]_i_2_n_0 ),
        .I5(\reg_do[10]_i_2_n_0 ),
        .O(reg_do[4]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \reg_do[4]_i_2 
       (.I0(\reg_do[6]_i_3_n_0 ),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[7]),
        .I3(\reg_do[4]_i_3_n_0 ),
        .I4(sl_iport_i[6]),
        .I5(\reg_do[4]_i_4_n_0 ),
        .O(\reg_do[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[4]_i_3 
       (.I0(uuid_stamp[52]),
        .I1(uuid_stamp[36]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[20]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[4]),
        .O(\reg_do[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[4]_i_4 
       (.I0(uuid_stamp[116]),
        .I1(uuid_stamp[100]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[84]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[68]),
        .O(\reg_do[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00222088AAAAAAAA)) 
    \reg_do[5]_i_1 
       (.I0(\reg_do[5]_i_2_n_0 ),
        .I1(\reg_do[8]_i_2_n_0 ),
        .I2(reg_test[5]),
        .I3(sl_iport_i[5]),
        .I4(sl_iport_i[4]),
        .I5(\reg_do[10]_i_2_n_0 ),
        .O(reg_do[5]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \reg_do[5]_i_2 
       (.I0(\reg_do[6]_i_3_n_0 ),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[7]),
        .I3(\reg_do[5]_i_3_n_0 ),
        .I4(sl_iport_i[6]),
        .I5(\reg_do[5]_i_4_n_0 ),
        .O(\reg_do[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[5]_i_3 
       (.I0(uuid_stamp[53]),
        .I1(uuid_stamp[37]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[21]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[5]),
        .O(\reg_do[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[5]_i_4 
       (.I0(uuid_stamp[117]),
        .I1(uuid_stamp[101]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[85]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[69]),
        .O(\reg_do[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00222088AAAAAAAA)) 
    \reg_do[6]_i_1 
       (.I0(\reg_do[6]_i_2_n_0 ),
        .I1(\reg_do[8]_i_2_n_0 ),
        .I2(reg_test[6]),
        .I3(sl_iport_i[5]),
        .I4(sl_iport_i[4]),
        .I5(\reg_do[10]_i_2_n_0 ),
        .O(reg_do[6]));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \reg_do[6]_i_2 
       (.I0(\reg_do[6]_i_3_n_0 ),
        .I1(sl_iport_i[8]),
        .I2(sl_iport_i[7]),
        .I3(\reg_do[6]_i_4_n_0 ),
        .I4(sl_iport_i[6]),
        .I5(\reg_do[6]_i_5_n_0 ),
        .O(\reg_do[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_do[6]_i_3 
       (.I0(sl_iport_i[10]),
        .I1(sl_iport_i[11]),
        .I2(sl_iport_i[9]),
        .I3(sl_iport_i[8]),
        .O(\reg_do[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[6]_i_4 
       (.I0(uuid_stamp[54]),
        .I1(uuid_stamp[38]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[22]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[6]),
        .O(\reg_do[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[6]_i_5 
       (.I0(uuid_stamp[118]),
        .I1(uuid_stamp[102]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[86]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[70]),
        .O(\reg_do[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF62000000)) 
    \reg_do[7]_i_1 
       (.I0(sl_iport_i[4]),
        .I1(sl_iport_i[5]),
        .I2(reg_test[7]),
        .I3(sl_iport_i[6]),
        .I4(\reg_do[10]_i_2_n_0 ),
        .I5(\reg_do[7]_i_2_n_0 ),
        .O(reg_do[7]));
  LUT6 #(
    .INIT(64'h000000003333AA3A)) 
    \reg_do[7]_i_2 
       (.I0(\reg_do[7]_i_3_n_0 ),
        .I1(\reg_do[7]_i_4_n_0 ),
        .I2(sl_iport_i[6]),
        .I3(sl_iport_i[7]),
        .I4(sl_iport_i[8]),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[7]_i_3 
       (.I0(uuid_stamp[55]),
        .I1(uuid_stamp[39]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[23]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[7]),
        .O(\reg_do[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \reg_do[7]_i_4 
       (.I0(uuid_stamp[87]),
        .I1(uuid_stamp[71]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[119]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[103]),
        .O(\reg_do[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC02F0000)) 
    \reg_do[8]_i_1 
       (.I0(reg_test[8]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[5]),
        .I3(\reg_do[8]_i_2_n_0 ),
        .I4(\reg_do[10]_i_2_n_0 ),
        .I5(\reg_do[8]_i_3_n_0 ),
        .O(reg_do[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_do[8]_i_2 
       (.I0(sl_iport_i[8]),
        .I1(sl_iport_i[7]),
        .I2(sl_iport_i[6]),
        .O(\reg_do[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \reg_do[8]_i_3 
       (.I0(\reg_do[8]_i_4_n_0 ),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[7]),
        .I3(sl_iport_i[8]),
        .I4(\reg_do[8]_i_5_n_0 ),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[8]_i_4 
       (.I0(uuid_stamp[120]),
        .I1(uuid_stamp[104]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[88]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[72]),
        .O(\reg_do[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[8]_i_5 
       (.I0(uuid_stamp[56]),
        .I1(uuid_stamp[40]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[24]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[8]),
        .O(\reg_do[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF62000000)) 
    \reg_do[9]_i_1 
       (.I0(sl_iport_i[4]),
        .I1(sl_iport_i[5]),
        .I2(reg_test[9]),
        .I3(sl_iport_i[6]),
        .I4(\reg_do[10]_i_2_n_0 ),
        .I5(\reg_do[9]_i_2_n_0 ),
        .O(reg_do[9]));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \reg_do[9]_i_2 
       (.I0(\reg_do[9]_i_3_n_0 ),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[7]),
        .I3(sl_iport_i[8]),
        .I4(\reg_do[9]_i_4_n_0 ),
        .I5(\reg_do[15]_i_4_n_0 ),
        .O(\reg_do[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[9]_i_3 
       (.I0(uuid_stamp[121]),
        .I1(uuid_stamp[105]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[89]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[73]),
        .O(\reg_do[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_do[9]_i_4 
       (.I0(uuid_stamp[57]),
        .I1(uuid_stamp[41]),
        .I2(sl_iport_i[5]),
        .I3(uuid_stamp[25]),
        .I4(sl_iport_i[4]),
        .I5(uuid_stamp[9]),
        .O(\reg_do[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[0]),
        .Q(\reg_do_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[10]),
        .Q(\reg_do_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[11]),
        .Q(\reg_do_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[12]),
        .Q(\reg_do_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[13]),
        .Q(\reg_do_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[14]),
        .Q(\reg_do_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[15]),
        .Q(\reg_do_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[1]),
        .Q(\reg_do_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[2]),
        .Q(\reg_do_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[3]),
        .Q(\reg_do_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[4]),
        .Q(\reg_do_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[5]),
        .Q(\reg_do_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[6]),
        .Q(\reg_do_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[7]),
        .Q(\reg_do_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[8]),
        .Q(\reg_do_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[9]),
        .Q(\reg_do_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    reg_drdy_i_1
       (.I0(s_den_o_INST_0_i_1_n_0),
        .I1(sl_iport_i[12]),
        .I2(sl_iport_i[13]),
        .I3(sl_iport_i[14]),
        .I4(sl_iport_i[0]),
        .I5(sl_iport_i[2]),
        .O(reg_drdy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_drdy_reg
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_drdy_i_1_n_0),
        .Q(reg_drdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reg_test[15]_i_1 
       (.I0(s_den_o_INST_0_i_1_n_0),
        .I1(sl_iport_i[12]),
        .I2(sl_iport_i[13]),
        .I3(sl_iport_i[14]),
        .I4(sl_iport_i[3]),
        .I5(sl_iport_i[2]),
        .O(reg_test0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[21]),
        .Q(reg_test[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[31]),
        .Q(reg_test[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[32]),
        .Q(reg_test[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[33]),
        .Q(reg_test[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[34]),
        .Q(reg_test[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[35]),
        .Q(reg_test[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[36]),
        .Q(reg_test[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[22]),
        .Q(reg_test[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[23]),
        .Q(reg_test[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[24]),
        .Q(reg_test[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[25]),
        .Q(reg_test[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[26]),
        .Q(reg_test[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[27]),
        .Q(reg_test[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[28]),
        .Q(reg_test[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[29]),
        .Q(reg_test[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[30]),
        .Q(reg_test[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    s_den_o_INST_0
       (.I0(s_den_o_INST_0_i_1_n_0),
        .I1(sl_iport_i[12]),
        .I2(sl_iport_i[13]),
        .I3(sl_iport_i[14]),
        .I4(sl_iport_i[2]),
        .O(s_den_o));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    s_den_o_INST_0_i_1
       (.I0(sl_iport_i[15]),
        .I1(sl_iport_i[16]),
        .I2(sl_iport_i[17]),
        .I3(sl_iport_i[18]),
        .I4(sl_iport_i[20]),
        .I5(sl_iport_i[19]),
        .O(s_den_o_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sl_oport_o[0]_INST_0 
       (.I0(reg_drdy),
        .I1(s_drdy_i),
        .O(sl_oport_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[10]_INST_0 
       (.I0(\reg_do_reg_n_0_[9] ),
        .I1(reg_drdy),
        .I2(s_do_i[9]),
        .O(sl_oport_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[11]_INST_0 
       (.I0(\reg_do_reg_n_0_[10] ),
        .I1(reg_drdy),
        .I2(s_do_i[10]),
        .O(sl_oport_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[12]_INST_0 
       (.I0(\reg_do_reg_n_0_[11] ),
        .I1(reg_drdy),
        .I2(s_do_i[11]),
        .O(sl_oport_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[13]_INST_0 
       (.I0(\reg_do_reg_n_0_[12] ),
        .I1(reg_drdy),
        .I2(s_do_i[12]),
        .O(sl_oport_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[14]_INST_0 
       (.I0(\reg_do_reg_n_0_[13] ),
        .I1(reg_drdy),
        .I2(s_do_i[13]),
        .O(sl_oport_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[15]_INST_0 
       (.I0(\reg_do_reg_n_0_[14] ),
        .I1(reg_drdy),
        .I2(s_do_i[14]),
        .O(sl_oport_o[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[16]_INST_0 
       (.I0(\reg_do_reg_n_0_[15] ),
        .I1(reg_drdy),
        .I2(s_do_i[15]),
        .O(sl_oport_o[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[1]_INST_0 
       (.I0(\reg_do_reg_n_0_[0] ),
        .I1(reg_drdy),
        .I2(s_do_i[0]),
        .O(sl_oport_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[2]_INST_0 
       (.I0(\reg_do_reg_n_0_[1] ),
        .I1(reg_drdy),
        .I2(s_do_i[1]),
        .O(sl_oport_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[3]_INST_0 
       (.I0(\reg_do_reg_n_0_[2] ),
        .I1(reg_drdy),
        .I2(s_do_i[2]),
        .O(sl_oport_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[4]_INST_0 
       (.I0(\reg_do_reg_n_0_[3] ),
        .I1(reg_drdy),
        .I2(s_do_i[3]),
        .O(sl_oport_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[5]_INST_0 
       (.I0(\reg_do_reg_n_0_[4] ),
        .I1(reg_drdy),
        .I2(s_do_i[4]),
        .O(sl_oport_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[6]_INST_0 
       (.I0(\reg_do_reg_n_0_[5] ),
        .I1(reg_drdy),
        .I2(s_do_i[5]),
        .O(sl_oport_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[7]_INST_0 
       (.I0(\reg_do_reg_n_0_[6] ),
        .I1(reg_drdy),
        .I2(s_do_i[6]),
        .O(sl_oport_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[8]_INST_0 
       (.I0(\reg_do_reg_n_0_[7] ),
        .I1(reg_drdy),
        .I2(s_do_i[7]),
        .O(sl_oport_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sl_oport_o[9]_INST_0 
       (.I0(\reg_do_reg_n_0_[8] ),
        .I1(reg_drdy),
        .I2(s_do_i[8]),
        .O(sl_oport_o[9]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[0]),
        .Q(uuid_stamp[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[100] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[100]),
        .Q(uuid_stamp[100]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[101] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[101]),
        .Q(uuid_stamp[101]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[102] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[102]),
        .Q(uuid_stamp[102]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[103] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[103]),
        .Q(uuid_stamp[103]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[104] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[104]),
        .Q(uuid_stamp[104]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[105] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[105]),
        .Q(uuid_stamp[105]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[106] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[106]),
        .Q(uuid_stamp[106]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[107] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[107]),
        .Q(uuid_stamp[107]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[108] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[108]),
        .Q(uuid_stamp[108]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[109] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[109]),
        .Q(uuid_stamp[109]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[10]),
        .Q(uuid_stamp[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[110] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[110]),
        .Q(uuid_stamp[110]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[111] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[111]),
        .Q(uuid_stamp[111]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[112] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[112]),
        .Q(uuid_stamp[112]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[113] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[113]),
        .Q(uuid_stamp[113]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[114] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[114]),
        .Q(uuid_stamp[114]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[115] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[115]),
        .Q(uuid_stamp[115]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[116] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[116]),
        .Q(uuid_stamp[116]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[117] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[117]),
        .Q(uuid_stamp[117]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[118] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[118]),
        .Q(uuid_stamp[118]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[119] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[119]),
        .Q(uuid_stamp[119]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[11]),
        .Q(uuid_stamp[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[120] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[120]),
        .Q(uuid_stamp[120]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[121] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[121]),
        .Q(uuid_stamp[121]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[122] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[122]),
        .Q(uuid_stamp[122]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[123] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[123]),
        .Q(uuid_stamp[123]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[124] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[124]),
        .Q(uuid_stamp[124]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[125] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[125]),
        .Q(uuid_stamp[125]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[126] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[126]),
        .Q(uuid_stamp[126]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[127] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[127]),
        .Q(uuid_stamp[127]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[12]),
        .Q(uuid_stamp[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[13]),
        .Q(uuid_stamp[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[14]),
        .Q(uuid_stamp[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[15]),
        .Q(uuid_stamp[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[16] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[16]),
        .Q(uuid_stamp[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[17] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[17]),
        .Q(uuid_stamp[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[18] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[18]),
        .Q(uuid_stamp[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[19] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[19]),
        .Q(uuid_stamp[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[1]),
        .Q(uuid_stamp[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[20] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[20]),
        .Q(uuid_stamp[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[21] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[21]),
        .Q(uuid_stamp[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[22] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[22]),
        .Q(uuid_stamp[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[23] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[23]),
        .Q(uuid_stamp[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[24] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[24]),
        .Q(uuid_stamp[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[25] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[25]),
        .Q(uuid_stamp[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[26] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[26]),
        .Q(uuid_stamp[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[27] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[27]),
        .Q(uuid_stamp[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[28] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[28]),
        .Q(uuid_stamp[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[29] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[29]),
        .Q(uuid_stamp[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[2]),
        .Q(uuid_stamp[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[30] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[30]),
        .Q(uuid_stamp[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[31] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[31]),
        .Q(uuid_stamp[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[32] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[32]),
        .Q(uuid_stamp[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[33] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[33]),
        .Q(uuid_stamp[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[34] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[34]),
        .Q(uuid_stamp[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[35] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[35]),
        .Q(uuid_stamp[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[36] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[36]),
        .Q(uuid_stamp[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[37] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[37]),
        .Q(uuid_stamp[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[38] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[38]),
        .Q(uuid_stamp[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[39] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[39]),
        .Q(uuid_stamp[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[3]),
        .Q(uuid_stamp[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[40] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[40]),
        .Q(uuid_stamp[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[41] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[41]),
        .Q(uuid_stamp[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[42] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[42]),
        .Q(uuid_stamp[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[43] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[43]),
        .Q(uuid_stamp[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[44] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[44]),
        .Q(uuid_stamp[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[45] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[45]),
        .Q(uuid_stamp[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[46] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[46]),
        .Q(uuid_stamp[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[47] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[47]),
        .Q(uuid_stamp[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[48] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[48]),
        .Q(uuid_stamp[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[49] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[49]),
        .Q(uuid_stamp[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[4]),
        .Q(uuid_stamp[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[50] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[50]),
        .Q(uuid_stamp[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[51] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[51]),
        .Q(uuid_stamp[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[52] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[52]),
        .Q(uuid_stamp[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[53] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[53]),
        .Q(uuid_stamp[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[54] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[54]),
        .Q(uuid_stamp[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[55] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[55]),
        .Q(uuid_stamp[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[56] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[56]),
        .Q(uuid_stamp[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[57] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[57]),
        .Q(uuid_stamp[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[58] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[58]),
        .Q(uuid_stamp[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[59] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[59]),
        .Q(uuid_stamp[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[5]),
        .Q(uuid_stamp[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[60] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[60]),
        .Q(uuid_stamp[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[61] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[61]),
        .Q(uuid_stamp[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[62] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[62]),
        .Q(uuid_stamp[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[63] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[63]),
        .Q(uuid_stamp[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[64] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[64]),
        .Q(uuid_stamp[64]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[65] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[65]),
        .Q(uuid_stamp[65]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[66] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[66]),
        .Q(uuid_stamp[66]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[67] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[67]),
        .Q(uuid_stamp[67]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[68] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[68]),
        .Q(uuid_stamp[68]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[69] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[69]),
        .Q(uuid_stamp[69]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[6]),
        .Q(uuid_stamp[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[70] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[70]),
        .Q(uuid_stamp[70]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[71] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[71]),
        .Q(uuid_stamp[71]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[72] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[72]),
        .Q(uuid_stamp[72]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[73] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[73]),
        .Q(uuid_stamp[73]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[74] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[74]),
        .Q(uuid_stamp[74]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[75] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[75]),
        .Q(uuid_stamp[75]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[76] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[76]),
        .Q(uuid_stamp[76]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[77] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[77]),
        .Q(uuid_stamp[77]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[78] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[78]),
        .Q(uuid_stamp[78]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[79] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[79]),
        .Q(uuid_stamp[79]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[7]),
        .Q(uuid_stamp[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[80] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[80]),
        .Q(uuid_stamp[80]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[81] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[81]),
        .Q(uuid_stamp[81]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[82] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[82]),
        .Q(uuid_stamp[82]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[83] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[83]),
        .Q(uuid_stamp[83]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[84] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[84]),
        .Q(uuid_stamp[84]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[85] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[85]),
        .Q(uuid_stamp[85]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[86] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[86]),
        .Q(uuid_stamp[86]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[87] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[87]),
        .Q(uuid_stamp[87]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[88] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[88]),
        .Q(uuid_stamp[88]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[89] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[89]),
        .Q(uuid_stamp[89]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[8]),
        .Q(uuid_stamp[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[90] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[90]),
        .Q(uuid_stamp[90]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[91] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[91]),
        .Q(uuid_stamp[91]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[92] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[92]),
        .Q(uuid_stamp[92]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[93] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[93]),
        .Q(uuid_stamp[93]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[94] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[94]),
        .Q(uuid_stamp[94]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[95] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[95]),
        .Q(uuid_stamp[95]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[96] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[96]),
        .Q(uuid_stamp[96]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[97] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[97]),
        .Q(uuid_stamp[97]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[98] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[98]),
        .Q(uuid_stamp[98]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[99] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[99]),
        .Q(uuid_stamp[99]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* UUID = "1" *) 
  FDRE \uuid_stamp_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(uuid_stamp[9]),
        .Q(uuid_stamp[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
