
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040027                       # Number of seconds simulated
sim_ticks                                 40026820000                       # Number of ticks simulated
final_tick                                40026820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145187                       # Simulator instruction rate (inst/s)
host_op_rate                                   147430                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14852467                       # Simulator tick rate (ticks/s)
host_mem_usage                                 885096                       # Number of bytes of host memory used
host_seconds                                  2694.96                       # Real time elapsed on the host
sim_insts                                   391272329                       # Number of instructions simulated
sim_ops                                     397317921                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           19072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            3136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          195008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          176576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            2816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          205824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          202496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          139136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            3776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          145664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst             896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          149952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            2560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          125184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          162432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            3328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          144896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          159232                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          174400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          129664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          165120                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          134400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            1792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          130112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2608896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         3136                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         3776                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           49728                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        51968                       # Number of bytes written to this memory
system.physmem.bytes_written::total             51968                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              298                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               49                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             3047                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             2759                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               44                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             3216                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             3164                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               24                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             2174                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               59                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             2276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             2343                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               40                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             1956                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             2538                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               52                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             2264                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             2488                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             2725                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst                9                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             2026                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             2580                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             2100                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               28                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             2033                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40764                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             812                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  812                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             514855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             476481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst              78347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            4871933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              51166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            4411442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              70353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            5142152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              84743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            5059008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              38374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3476069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              94337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3639160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              22385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            3746288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              63957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            3127503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              30380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            4058079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              83144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            3619973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              15989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3978133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              15989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            4357079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst              14390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            3239428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst               9594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            4125234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst               9594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            3357749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              44770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            3250620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65178698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        514855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst         78347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         51166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         70353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         84743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         38374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         94337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         22385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         63957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         30380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         83144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         15989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         15989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst         14390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst          9594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst          9594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         44770                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1242367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1298329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1298329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1298329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            514855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            476481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst             78347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           4871933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             51166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           4411442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             70353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           5142152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             84743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           5059008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             38374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3476069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             94337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3639160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             22385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           3746288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             63957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           3127503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             30380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           4058079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             83144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           3619973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             15989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3978133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             15989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           4357079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst             14390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           3239428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst              9594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           4125234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst              9594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           3357749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             44770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           3250620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66477027                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              20001911                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        20000688                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             718                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           19999545                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              19999113                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.997840                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   460                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               51                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             109032                       # Number of system calls
system.cpu00.numCycles                       40026821                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             8311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    100011341                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  20001911                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         19999573                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    40009986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1698                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2484                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 253                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         40019302                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.499216                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.502046                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  13405      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    815      0.00%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               19999194     49.97%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               20005888     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           40019302                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499713                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.498608                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   7845                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6475                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                40003631                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 683                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  668                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                447                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 195                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            100013004                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 437                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  668                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   8581                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   563                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3473                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                40003493                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2524                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            100011768                       # Number of instructions processed by rename
system.cpu00.rename.SQFullEvents                 2413                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         100013387                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           460058931                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      100017833                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           100004306                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                   9054                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1143                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           39999230                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          20002378                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        19997938                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       19997896                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                100009533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               100007231                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        14732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     40019302                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.498975                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.706520                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             14869      0.04%      0.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           4941220     12.35%     12.38% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          10123628     25.30%     37.68% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          24939585     62.32%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      40019302                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            40006355     40.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           39998805     40.00%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          20002060     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            100007231                       # Type of FU issued
system.cpu00.iq.rate                         2.498505                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        240034108                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       100015742                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    100006033                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            100007215                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       19998132                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1606                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          628                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  668                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   457                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 109                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         100009642                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             426                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            39999230                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           20002378                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               67                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           73                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          489                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                562                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           100006491                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            39998609                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             738                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          18                       # number of nop insts executed
system.cpu00.iew.exec_refs                   60000525                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               20000153                       # Number of branches executed
system.cpu00.iew.exec_stores                 20001916                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.498487                       # Inst execution rate
system.cpu00.iew.wb_sent                    100006178                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   100006049                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                60001011                       # num instructions producing a value
system.cpu00.iew.wb_consumers                60011539                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.498476                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999825                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6061                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             537                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     40018196                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.498952                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.580624                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        16022      0.04%      0.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     20000532     49.98%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1300      0.00%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      4939918     12.34%     62.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     10122002     25.29%     87.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      4938144     12.34%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           85      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          107      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8           86      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     40018196                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          100000003                       # Number of instructions committed
system.cpu00.commit.committedOps            100003561                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     59999362                       # Number of memory references committed
system.cpu00.commit.loads                    39997616                       # Number of loads committed
system.cpu00.commit.membars                        24                       # Number of memory barriers committed
system.cpu00.commit.branches                 19999709                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                80004283                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                176                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       40004188     40.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      39997616     40.00%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     20001746     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       100003561                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                  86                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  140027211                       # The number of ROB reads
system.cpu00.rob.rob_writes                 200020375                       # The number of ROB writes
system.cpu00.timesIdled                           223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 100000003                       # Number of Instructions Simulated
system.cpu00.committedOps                   100003561                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400268                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400268                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.498325                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.498325                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              100009895                       # number of integer regfile reads
system.cpu00.int_regfile_writes              40005311                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               420014065                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               60001717                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              60908403                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              42                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         122.511081                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          39998844                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             162                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        246906.444444                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   122.511081                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.239279                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.239279                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        80004339                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       80004339                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     20000120                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      20000120                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     19999179                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     19999179                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           20                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           23                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     39999299                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       39999299                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     39999299                       # number of overall hits
system.cpu00.dcache.overall_hits::total      39999299                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          163                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2499                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2499                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2662                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2662                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2662                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2662                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data      7894490                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total      7894490                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123570500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123570500                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    131464990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    131464990                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    131464990                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    131464990                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20000283                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20000283                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     20001678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     20001678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     40001961                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     40001961                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     40001961                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     40001961                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000008                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000125                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000067                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000067                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 48432.453988                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 48432.453988                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49447.979192                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49447.979192                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 49385.796394                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 49385.796394                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 49385.796394                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 49385.796394                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           52                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2337                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2337                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2337                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2337                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          111                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          214                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          325                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          325                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      5301006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      5301006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11866000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11866000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     17167006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     17167006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     17167006                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     17167006                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000008                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000008                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 47756.810811                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 47756.810811                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 55448.598131                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 55448.598131                       # average WriteReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 52821.556923                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 52821.556923                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 52821.556923                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 52821.556923                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              54                       # number of replacements
system.cpu00.icache.tags.tagsinuse         290.915709                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2077                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             345                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.020290                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   290.915709                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.568195                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.568195                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            5313                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           5313                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2077                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2077                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2077                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2077                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2077                       # number of overall hits
system.cpu00.icache.overall_hits::total          2077                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          407                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          407                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          407                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          407                       # number of overall misses
system.cpu00.icache.overall_misses::total          407                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     21275498                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     21275498                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     21275498                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     21275498                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     21275498                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     21275498                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2484                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2484                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2484                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2484                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2484                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2484                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.163849                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.163849                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.163849                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.163849                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.163849                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.163849                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 52273.950860                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 52273.950860                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 52273.950860                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 52273.950860                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 52273.950860                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 52273.950860                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           62                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           62                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           62                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          345                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          345                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          345                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     18232502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     18232502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     18232502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     18232502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     18232502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     18232502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.138889                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.138889                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.138889                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.138889                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.138889                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.138889                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 52847.831884                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 52847.831884                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 52847.831884                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 52847.831884                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 52847.831884                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 52847.831884                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               5785036                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         5242143                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          112745                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            5244349                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               5103950                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.322852                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                191591                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect            48325                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       40000225                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles         10060288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     28437714                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   5785036                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          5295541                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    29819516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                237448                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          473                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 9956089                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes               26505                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         39999002                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.731781                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.149022                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               27214291     68.04%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                2292022      5.73%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                4499581     11.25%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                5993108     14.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           39999002                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.144625                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.710939                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                8203128                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            21217761                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 8445796                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles             2014445                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               117872                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             195827                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 991                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             27470651                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1496                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               117872                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                8718458                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                243077                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     19770401                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 9949043                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1200151                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             27165886                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                12646                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.SQFullEvents                  213                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          31548643                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups           131110755                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       31872318                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            29805406                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1743230                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts          1214708                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts      1215090                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 2553387                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            8501860                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           4881082                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         3339315                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          62664                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 25577560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded           1256604                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                26352164                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           26993                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1199323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      2608807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved        25107                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     39999002                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.658821                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.862298                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          23167718     57.92%     57.92% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           8164886     20.41%     78.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           7811916     19.53%     97.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            854482      2.14%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      39999002                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            13051679     49.53%     49.53% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               9858      0.04%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.57% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            8454978     32.08%     81.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           4835649     18.35%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             26352164                       # Type of FU issued
system.cpu01.iq.rate                         0.658800                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         92730323                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        28034035                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     26179269                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             26352164                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        3281166                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       208397                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          564                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       130963                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        19881                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               117872                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                198502                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              426436                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          26834182                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts           51710                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             8501860                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            4881082                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts          1213227                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5287                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          564                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        88148                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect        28567                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             116715                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            26259199                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             8436999                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           92965                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          18                       # number of nop insts executed
system.cpu01.iew.exec_refs                   13255937                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                5237847                       # Number of branches executed
system.cpu01.iew.exec_stores                  4818938                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.656476                       # Inst execution rate
system.cpu01.iew.wb_sent                     26196098                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    26179269                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                14272360                       # num instructions producing a value
system.cpu01.iew.wb_consumers                16057197                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.654478                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.888845                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       1199394                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls       1231497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          111893                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     39781674                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.644388                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     0.999595                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     22739057     57.16%     57.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     13046606     32.80%     89.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       296850      0.75%     90.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      3395087      8.53%     99.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4        83263      0.21%     99.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        42128      0.11%     99.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        57770      0.15%     99.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        48342      0.12%     99.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        72571      0.18%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     39781674                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           25221853                       # Number of instructions committed
system.cpu01.commit.committedOps             25634841                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                     13043582                       # Number of memory references committed
system.cpu01.commit.loads                     8293463                       # Number of loads committed
system.cpu01.commit.membars                     38522                       # Number of memory barriers committed
system.cpu01.commit.branches                  5136757                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                20686832                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              79875                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       12586034     49.10%     49.10% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          5225      0.02%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.12% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       8293463     32.35%     81.47% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      4750119     18.53%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        25634841                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               72571                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   66471266                       # The number of ROB reads
system.cpu01.rob.rob_writes                  53887687                       # The number of ROB writes
system.cpu01.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          1223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  25221853                       # Number of Instructions Simulated
system.cpu01.committedOps                    25634841                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.585935                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.585935                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.630543                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.630543                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               30592078                       # number of integer regfile reads
system.cpu01.int_regfile_writes              11329056                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads               107450665                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               18964815                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              14929512                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              2597268                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           19886                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         487.520468                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           8541363                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           20393                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          418.837984                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   487.520468                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.952188                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.952188                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        17614225                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       17614225                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      3832553                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       3832553                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      3522534                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      3522534                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data      1107621                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total      1107621                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         9911                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         9911                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7355087                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7355087                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7355087                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7355087                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        92449                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        92449                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        39423                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        39423                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data        94471                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        94471                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        29198                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        29198                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       131872                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       131872                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       131872                       # number of overall misses
system.cpu01.dcache.overall_misses::total       131872                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   2007444588                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   2007444588                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   1168262041                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   1168262041                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data   1513912434                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total   1513912434                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    377952886                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    377952886                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data    247135256                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total    247135256                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   3175706629                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   3175706629                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   3175706629                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   3175706629                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      3925002                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      3925002                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      3561957                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3561957                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data      1202092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total      1202092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        39109                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        39109                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7486959                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7486959                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7486959                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7486959                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.023554                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023554                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.011068                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.011068                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.078589                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.078589                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.746580                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.746580                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.017614                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.017614                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.017614                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017614                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 21714.075739                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 21714.075739                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 29634.021789                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 29634.021789                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16025.155169                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16025.155169                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12944.478594                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12944.478594                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24081.735539                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24081.735539                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24081.735539                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24081.735539                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     5.181818                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu01.dcache.writebacks::total             931                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        35534                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        35534                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        16779                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        16779                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data         4241                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total         4241                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        52313                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        52313                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        52313                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        52313                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        56915                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        56915                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        22644                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        22644                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data        90230                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total        90230                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data        29198                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total        29198                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        79559                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        79559                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        79559                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        79559                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data    858296059                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total    858296059                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data    599509672                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total    599509672                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data   1051822291                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total   1051822291                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    322781114                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    322781114                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data    216227744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total    216227744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   1457805731                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   1457805731                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   1457805731                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   1457805731                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.014501                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.014501                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.006357                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.075061                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.075061                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.746580                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.746580                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.010626                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.010626                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.010626                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.010626                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 15080.313784                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 15080.313784                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 26475.431549                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 26475.431549                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11657.123917                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11657.123917                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 11054.904925                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 11054.904925                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 18323.580374                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 18323.580374                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 18323.580374                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 18323.580374                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1395                       # number of replacements
system.cpu01.icache.tags.tagsinuse         400.382988                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           9954177                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1800                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         5530.098333                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   400.382988                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.781998                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.781998                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        19913978                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       19913978                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      9954177                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       9954177                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      9954177                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        9954177                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      9954177                       # number of overall hits
system.cpu01.icache.overall_hits::total       9954177                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1912                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1912                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1912                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1912                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1912                       # number of overall misses
system.cpu01.icache.overall_misses::total         1912                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     31136497                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     31136497                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     31136497                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     31136497                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     31136497                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     31136497                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      9956089                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      9956089                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      9956089                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      9956089                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      9956089                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      9956089                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000192                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000192                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 16284.778766                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 16284.778766                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 16284.778766                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 16284.778766                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 16284.778766                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 16284.778766                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          112                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          112                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          112                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1800                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1800                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1800                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1800                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1800                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1800                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     24854003                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     24854003                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     24854003                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     24854003                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     24854003                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     24854003                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000181                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000181                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000181                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 13807.779444                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 13807.779444                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 13807.779444                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 13807.779444                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 13807.779444                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 13807.779444                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               4602499                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         4150962                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           93369                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            4139995                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               4047919                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           97.775939                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                159122                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect            38155                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       40000032                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          7994166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     22589342                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   4602499                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          4207041                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    31905238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                195318                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          574                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 7905294                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes               22078                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         39997638                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.581675                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.048631                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               29275240     73.19%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                2760908      6.90%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                3379756      8.45%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                4581734     11.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           39997638                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.115062                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.564733                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                5769821                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            26002375                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 5597565                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles             2530973                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                96904                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             161373                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 848                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             21834107                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1351                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                96904                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                6367265                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                186313                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     24302252                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 7535194                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1509710                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             21586778                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                 7797                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                  166                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          26757538                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           105272786                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       25318203                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            25302208                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1455322                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts          1524774                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts      1525134                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3141555                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            6185020                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           3872574                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         2081811                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          48903                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 19753463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded           1558559                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                20923136                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           24613                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        992429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      2116735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved        20703                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     39997638                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.523109                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.789924                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          25884627     64.72%     64.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           7982602     19.96%     84.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           5450693     13.63%     98.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            679716      1.70%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      39997638                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            10930636     52.24%     52.24% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               8095      0.04%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.28% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            6148260     29.38%     81.67% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3836145     18.33%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             20923136                       # Type of FU issued
system.cpu02.iq.rate                         0.523078                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         81868522                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        22304924                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     20776909                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             20923136                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        2035453                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       175140                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       105710                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        16833                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                96904                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                153524                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              524018                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          21312047                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts           45654                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             6185020                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            3872574                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts          1523564                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 3592                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  62                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          483                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        71392                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect        25929                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              97321                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            20842602                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             6133048                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           80533                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          25                       # number of nop insts executed
system.cpu02.iew.exec_refs                    9955516                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                4160369                       # Number of branches executed
system.cpu02.iew.exec_stores                  3822468                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.521065                       # Inst execution rate
system.cpu02.iew.wb_sent                     20788315                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    20776909                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                10745815                       # num instructions producing a value
system.cpu02.iew.wb_consumers                12134883                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.519422                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.885531                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts        992525                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls       1537856                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           92614                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     39819380                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.510294                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.877706                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     25175731     63.22%     63.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     12029990     30.21%     93.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       245388      0.62%     94.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      2127337      5.34%     99.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        67911      0.17%     99.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        36168      0.09%     99.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        47571      0.12%     99.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        35369      0.09%     99.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        53915      0.14%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     39819380                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           19990586                       # Number of instructions committed
system.cpu02.commit.committedOps             20319590                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      9776743                       # Number of memory references committed
system.cpu02.commit.loads                     6009879                       # Number of loads committed
system.cpu02.commit.membars                     30439                       # Number of memory barriers committed
system.cpu02.commit.branches                  4074256                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                16397427                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              64522                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       10538733     51.86%     51.86% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          4114      0.02%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.89% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       6009879     29.58%     81.46% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3766864     18.54%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        20319590                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               53915                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   61026945                       # The number of ROB reads
system.cpu02.rob.rob_writes                  42804171                       # The number of ROB writes
system.cpu02.timesIdled                           215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  19990586                       # Number of Instructions Simulated
system.cpu02.committedOps                    20319590                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.000943                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.000943                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.499764                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.499764                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               24251452                       # number of integer regfile reads
system.cpu02.int_regfile_writes               9003632                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                85270380                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               16717437                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              11611048                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              3274040                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           15751                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         472.341303                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           6191982                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           16241                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          381.256203                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   472.341303                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.922542                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.922542                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        12920611                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       12920611                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      2488223                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       2488223                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2231790                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2231790                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data      1399668                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      1399668                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         8116                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         8116                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      4720013                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        4720013                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      4720013                       # number of overall hits
system.cpu02.dcache.overall_hits::total       4720013                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        71019                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        71019                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        30803                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        30803                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       115556                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       115556                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        29293                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        29293                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       101822                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       101822                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       101822                       # number of overall misses
system.cpu02.dcache.overall_misses::total       101822                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   1623260112                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   1623260112                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    956722593                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    956722593                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data   1691226533                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total   1691226533                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    297418319                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    297418319                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data    312508542                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total    312508542                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   2579982705                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   2579982705                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   2579982705                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   2579982705                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2559242                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2559242                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2262593                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2262593                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data      1515224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1515224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        37409                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        37409                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      4821835                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      4821835                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      4821835                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      4821835                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.027750                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.027750                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.013614                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.013614                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.076263                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.076263                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.783047                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.783047                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.021117                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.021117                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.021117                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.021117                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 22856.701897                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 22856.701897                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 31059.396585                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 31059.396585                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 14635.557937                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 14635.557937                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10153.221555                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10153.221555                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25338.165671                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25338.165671                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25338.165671                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25338.165671                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          624                       # number of writebacks
system.cpu02.dcache.writebacks::total             624                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        26525                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        26525                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        13290                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        13290                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data         3297                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total         3297                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        39815                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        39815                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        39815                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        39815                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        44494                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        44494                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        17513                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        17513                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       112259                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       112259                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data        29293                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total        29293                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        62007                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        62007                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        62007                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        62007                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data    701688250                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total    701688250                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    500680163                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    500680163                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data   1196584373                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total   1196584373                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    254701681                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    254701681                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data    268264458                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total    268264458                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   1202368413                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   1202368413                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   1202368413                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   1202368413                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.017386                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.017386                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.007740                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.007740                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.074087                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.074087                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.783047                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.783047                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.012860                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.012860                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.012860                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.012860                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 15770.401627                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 15770.401627                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 28589.057443                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 28589.057443                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10659.139784                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10659.139784                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  8694.967432                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  8694.967432                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 19390.849630                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 19390.849630                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 19390.849630                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 19390.849630                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            1359                       # number of replacements
system.cpu02.icache.tags.tagsinuse         394.102247                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           7903437                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1758                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4495.697952                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   394.102247                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.769731                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.769731                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        15812346                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       15812346                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      7903437                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       7903437                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      7903437                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        7903437                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      7903437                       # number of overall hits
system.cpu02.icache.overall_hits::total       7903437                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1857                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1857                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1857                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1857                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1857                       # number of overall misses
system.cpu02.icache.overall_misses::total         1857                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     33349274                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     33349274                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     33349274                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     33349274                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     33349274                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     33349274                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      7905294                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      7905294                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      7905294                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      7905294                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      7905294                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      7905294                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000235                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000235                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 17958.682822                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 17958.682822                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 17958.682822                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 17958.682822                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 17958.682822                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 17958.682822                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           99                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           99                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1758                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1758                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1758                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1758                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1758                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1758                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     26866177                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     26866177                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     26866177                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     26866177                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     26866177                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     26866177                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000222                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000222                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000222                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000222                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 15282.239477                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 15282.239477                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 15282.239477                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 15282.239477                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 15282.239477                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 15282.239477                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               3446007                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         2950925                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          106768                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            2918135                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               2806841                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.186126                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                177553                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect            43113                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       39999802                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          5492857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     16728621                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   3446007                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          2984394                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    34392637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                222562                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          483                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 5397562                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes               25910                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         39997259                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.437184                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           0.923930                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               31279557     78.20%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                3331790      8.33%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                2003353      5.01%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                3382559      8.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           39997259                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.086151                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.418218                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                2817154                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            31441190                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 2557362                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles             3071083                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               110470                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             178863                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 929                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             15893573                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1448                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               110470                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                3534104                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                204693                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     29399376                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 4917347                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             1831269                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             15612630                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 7813                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  151                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          21872338                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            77045227                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       18061008                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            20175447                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1696886                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts          1849566                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts      1850055                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3796421                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            3336437                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2603773                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          454547                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          49349                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 13404840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded           1887420                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                14833269                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           27363                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1150514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      2489470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved        22341                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     39997259                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.370857                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.686724                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          29165061     72.92%     72.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           7595083     18.99%     91.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           2473159      6.18%     98.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            763956      1.91%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      39997259                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8970342     60.47%     60.47% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               8481      0.06%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.53% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            3292313     22.20%     82.73% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2562133     17.27%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             14833269                       # Type of FU issued
system.cpu03.iq.rate                         0.370834                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         69691160                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        16443218                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     14668814                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             14833269                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads         402522                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       207886                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       117028                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        18463                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               110470                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                171152                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              632423                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          15292282                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts           48816                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             3336437                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2603773                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts          1848239                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 3004                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        82120                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect        29150                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             111270                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            14746263                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             3274101                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           87006                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    5821563                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                2935230                       # Number of branches executed
system.cpu03.iew.exec_stores                  2547462                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.368658                       # Inst execution rate
system.cpu03.iew.wb_sent                     14685123                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    14668814                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 6738124                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 8340054                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.366722                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.807923                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       1150578                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls       1865078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          105957                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     39790102                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.355409                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.727677                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     28266423     71.04%     71.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     10457777     26.28%     97.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       284123      0.71%     98.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       515781      1.30%     99.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        75375      0.19%     99.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        35906      0.09%     99.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        54754      0.14%     99.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        40881      0.10%     99.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        59082      0.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     39790102                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           13765918                       # Number of instructions committed
system.cpu03.commit.committedOps             14141743                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      5615294                       # Number of memory references committed
system.cpu03.commit.loads                     3128550                       # Number of loads committed
system.cpu03.commit.membars                     34423                       # Number of memory barriers committed
system.cpu03.commit.branches                  2836232                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                11477620                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              73135                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        8521706     60.26%     60.26% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          4743      0.03%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.29% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       3128550     22.12%     82.42% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2486744     17.58%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        14141743                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               59082                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   54969313                       # The number of ROB reads
system.cpu03.rob.rob_writes                  30793665                       # The number of ROB writes
system.cpu03.timesIdled                           212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      27018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  13765918                       # Number of Instructions Simulated
system.cpu03.committedOps                    14141743                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.905713                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.905713                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.344150                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.344150                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               16828374                       # number of integer regfile reads
system.cpu03.int_regfile_writes               6659901                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                59344459                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               14012478                       # number of cc regfile writes
system.cpu03.misc_regfile_reads               7580173                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              3971740                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           17447                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         486.037129                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           3335967                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           17953                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          185.816688                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   486.037129                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.949291                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.949291                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         7299700                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        7299700                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       930252                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        930252                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       624983                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       624983                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data      1700381                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total      1700381                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         9648                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         9648                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1555235                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1555235                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1555235                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1555235                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        73993                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        73993                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        34513                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        34513                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       139025                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       139025                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data        35296                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        35296                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       108506                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       108506                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       108506                       # number of overall misses
system.cpu03.dcache.overall_misses::total       108506                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   1657696398                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   1657696398                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   1080219142                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   1080219142                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data   2035544467                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total   2035544467                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    326383955                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    326383955                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data    375384150                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total    375384150                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   2737915540                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   2737915540                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   2737915540                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   2737915540                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      1004245                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1004245                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       659496                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       659496                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data      1839406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total      1839406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        44944                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        44944                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1663741                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1663741                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1663741                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1663741                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.073680                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.073680                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.052332                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.052332                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.075581                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.075581                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.785333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.785333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.065218                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.065218                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.065218                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.065218                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 22403.421918                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 22403.421918                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 31298.905977                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 31298.905977                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 14641.571422                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 14641.571422                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9247.052216                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9247.052216                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25232.849243                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25232.849243                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25232.849243                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25232.849243                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          667                       # number of writebacks
system.cpu03.dcache.writebacks::total             667                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        25157                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        25157                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        14833                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        14833                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data         3674                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total         3674                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        39990                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        39990                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        39990                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        39990                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        48836                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        48836                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        19680                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        19680                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       135351                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       135351                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data        35296                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total        35296                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        68516                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        68516                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        68516                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        68516                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data    764621674                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total    764621674                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    572421627                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    572421627                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data   1447051622                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total   1447051622                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    279103045                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    279103045                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data    317946350                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total    317946350                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   1337043301                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   1337043301                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   1337043301                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   1337043301                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.048630                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.048630                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.029841                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.029841                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.073584                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.073584                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.785333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.785333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.041182                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.041182                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.041182                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.041182                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 15656.926734                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 15656.926734                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 29086.464787                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 29086.464787                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10691.104033                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10691.104033                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7907.497875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7907.497875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 19514.322217                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 19514.322217                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 19514.322217                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 19514.322217                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1169                       # number of replacements
system.cpu03.icache.tags.tagsinuse         399.458893                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           5395877                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1573                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         3430.309599                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   399.458893                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.780193                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.780193                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        10796697                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       10796697                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      5395877                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       5395877                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      5395877                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        5395877                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      5395877                       # number of overall hits
system.cpu03.icache.overall_hits::total       5395877                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1685                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1685                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1685                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1685                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1685                       # number of overall misses
system.cpu03.icache.overall_misses::total         1685                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     30916792                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     30916792                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     30916792                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     30916792                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     30916792                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     30916792                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      5397562                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      5397562                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      5397562                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      5397562                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      5397562                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      5397562                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000312                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000312                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18348.244510                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18348.244510                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18348.244510                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18348.244510                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18348.244510                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18348.244510                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          112                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          112                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1573                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1573                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1573                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1573                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1573                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1573                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     24762160                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     24762160                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     24762160                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     24762160                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     24762160                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     24762160                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15741.996186                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15741.996186                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15741.996186                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15741.996186                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15741.996186                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15741.996186                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               3591914                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         3074593                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          104906                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            3056524                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               2949716                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.505573                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                183553                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect            44883                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       39999609                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          5789403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     17483559                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   3591914                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          3133269                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    34096950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                219296                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          602                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 5691848                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               24244                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         39996604                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.456552                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           0.943320                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               31013736     77.54%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                3261291      8.15%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                2165505      5.41%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                3556072      8.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           39996604                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.089799                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.437093                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                3166143                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            30779570                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 2947311                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             2994687                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               108893                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             186505                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 863                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             16638872                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1347                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               108893                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                3868396                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                202801                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     28785317                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 5245714                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             1785483                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             16360056                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 8118                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          22452114                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            80546740                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       18956968                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            20812326                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1639783                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts          1804143                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts      1804479                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3708362                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            3668554                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2762961                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          646042                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          47957                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 14203061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           1843371                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                15609514                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           28734                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1126919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      2385223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved        22312                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     39996604                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.390271                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.704538                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          28773994     71.94%     71.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           7616649     19.04%     90.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           2825018      7.06%     98.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            780943      1.95%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      39996604                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             9251005     59.27%     59.27% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               9842      0.06%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.33% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            3626916     23.24%     82.56% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2721751     17.44%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             15609514                       # Type of FU issued
system.cpu04.iq.rate                         0.390242                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         71244366                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        17173738                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     15447511                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             15609514                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads         593190                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       197263                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       124256                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        19225                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               108893                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                167372                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              618185                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          16046457                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts           47436                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             3668554                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2762961                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts          1802971                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 3290                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        81388                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect        27920                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             109308                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            15520609                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             3609895                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           88905                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          25                       # number of nop insts executed
system.cpu04.iew.exec_refs                    6315263                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                3095748                       # Number of branches executed
system.cpu04.iew.exec_stores                  2705368                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.388019                       # Inst execution rate
system.cpu04.iew.wb_sent                     15461634                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    15447511                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 7234341                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 8856102                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.386192                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.816876                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       1126983                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls       1821058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          104151                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     39793689                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.374922                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.755897                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     27917728     70.16%     70.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     10612694     26.67%     96.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       282382      0.71%     97.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       707005      1.78%     99.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        75947      0.19%     99.50% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        37325      0.09%     99.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        56053      0.14%     99.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        42134      0.11%     99.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        62421      0.16%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     39793689                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           14535108                       # Number of instructions committed
system.cpu04.commit.committedOps             14919510                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      6109994                       # Number of memory references committed
system.cpu04.commit.loads                     3471290                       # Number of loads committed
system.cpu04.commit.membars                     35861                       # Number of memory barriers committed
system.cpu04.commit.branches                  2996204                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                12102027                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              75935                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8804578     59.01%     59.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          4938      0.03%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.05% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       3471290     23.27%     82.31% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2638704     17.69%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        14919510                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               62421                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   55720028                       # The number of ROB reads
system.cpu04.rob.rob_writes                  32297774                       # The number of ROB writes
system.cpu04.timesIdled                           256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          3005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      27211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  14535108                       # Number of Instructions Simulated
system.cpu04.committedOps                    14919510                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.751931                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.751931                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.363381                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.363381                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               17744435                       # number of integer regfile reads
system.cpu04.int_regfile_writes               6982221                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                62551752                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               14310430                       # number of cc regfile writes
system.cpu04.misc_regfile_reads               8067616                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              3874231                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           18622                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         484.640566                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           3679457                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           19127                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          192.369791                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   484.640566                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.946564                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.946564                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         7985860                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        7985860                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1116877                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1116877                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       820925                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       820925                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data      1657276                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total      1657276                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         9860                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         9860                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1937802                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1937802                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1937802                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1937802                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        78951                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        78951                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        36274                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        36274                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       136364                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       136364                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        35305                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        35305                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       115225                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       115225                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       115225                       # number of overall misses
system.cpu04.dcache.overall_misses::total       115225                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   1752304221                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   1752304221                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   1151847482                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   1151847482                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data   2015173459                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total   2015173459                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    346821393                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    346821393                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data    366876185                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total    366876185                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   2904151703                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   2904151703                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   2904151703                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   2904151703                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1195828                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1195828                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       857199                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       857199                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data      1793640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total      1793640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        45165                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        45165                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2053027                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2053027                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2053027                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2053027                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.066022                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.066022                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.042317                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.042317                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.076026                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.076026                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.781689                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.781689                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.056124                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.056124                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.056124                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.056124                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 22194.832504                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 22194.832504                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 31754.079561                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 31754.079561                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 14777.899292                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 14777.899292                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  9823.577199                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  9823.577199                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 25204.180542                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 25204.180542                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 25204.180542                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 25204.180542                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu04.dcache.writebacks::total             812                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        27963                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        27963                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15631                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15631                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data         3739                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total         3739                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        43594                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        43594                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        43594                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        43594                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        50988                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        50988                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        20643                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        20643                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       132625                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       132625                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data        35305                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total        35305                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        71631                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        71631                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        71631                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        71631                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data    788822490                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total    788822490                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data    610868703                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total    610868703                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data   1432436170                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total   1432436170                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    297321607                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    297321607                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data    311761315                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total    311761315                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   1399691193                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   1399691193                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   1399691193                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   1399691193                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.042638                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.042638                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.024082                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.024082                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.073942                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.073942                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.781689                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.781689                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.034890                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.034890                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.034890                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.034890                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 15470.747823                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 15470.747823                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 29592.050719                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 29592.050719                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 10800.649727                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10800.649727                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  8421.515564                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  8421.515564                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 19540.299493                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 19540.299493                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 19540.299493                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 19540.299493                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1288                       # number of replacements
system.cpu04.icache.tags.tagsinuse         387.624202                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           5690047                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1680                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3386.932738                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   387.624202                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.757079                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.757079                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        11385377                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       11385377                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      5690047                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       5690047                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      5690047                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        5690047                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      5690047                       # number of overall hits
system.cpu04.icache.overall_hits::total       5690047                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1801                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1801                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1801                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1801                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1801                       # number of overall misses
system.cpu04.icache.overall_misses::total         1801                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     33127258                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     33127258                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     33127258                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     33127258                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     33127258                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     33127258                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      5691848                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      5691848                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      5691848                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      5691848                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      5691848                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      5691848                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000316                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000316                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000316                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000316                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000316                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000316                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 18393.813437                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 18393.813437                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 18393.813437                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 18393.813437                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 18393.813437                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 18393.813437                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          120                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          120                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          120                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1681                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1681                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1681                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1681                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1681                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1681                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     26517683                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     26517683                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     26517683                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     26517683                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     26517683                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     26517683                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000295                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000295                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000295                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000295                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 15774.945271                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 15774.945271                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 15774.945271                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 15774.945271                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 15774.945271                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 15774.945271                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               3577023                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         3056393                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          112992                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            3040085                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               2905256                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           95.564960                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                186577                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect            45290                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       39999426                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          5697075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     17332748                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   3577023                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          3091833                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    34177666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                242574                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         2531                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 5588263                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               26812                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         39998569                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.452391                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           0.939442                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               31074484     77.69%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                3278176      8.20%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                2120917      5.30%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                3524992      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           39998569                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.089427                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.433325                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                3069691                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            31019812                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 2777270                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles             3011373                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               120423                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             180389                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 954                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             16233750                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1583                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               120423                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                3784723                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                185218                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     29034831                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 5078890                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1794484                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             15924684                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  28                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 6767                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   21                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          22022925                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            78466449                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       18412538                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            20371570                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1651350                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts          1820511                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts      1820812                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3748561                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            3516427                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2677508                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          580571                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          50502                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 13736699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded           1861688                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                15158272                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           26680                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1117164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      2373007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved        26937                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     39998569                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.378970                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.692121                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          28983638     72.46%     72.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           7601655     19.00%     91.47% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           2683211      6.71%     98.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            730065      1.83%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      39998569                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             9046821     59.68%     59.68% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               8127      0.05%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.74% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            3469946     22.89%     82.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2633378     17.37%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             15158272                       # Type of FU issued
system.cpu05.iq.rate                         0.378962                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         70341793                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        16715954                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     14989219                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             15158272                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads         526722                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       199982                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       117394                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        15903                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               120423                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                150240                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              624253                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          15598454                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts           56790                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             3516427                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2677508                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts          1818751                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 2759                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  30                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        87120                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect        30161                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             117281                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            15068708                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             3454721                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           89564                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          67                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6073321                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                3007923                       # Number of branches executed
system.cpu05.iew.exec_stores                  2618600                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.376723                       # Inst execution rate
system.cpu05.iew.wb_sent                     15008343                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    14989219                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 6954905                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 8465567                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.374736                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.821552                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       1117259                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls       1834750                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          112128                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     39790332                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.363938                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.739194                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     28134042     70.71%     70.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     10484557     26.35%     97.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       274431      0.69%     97.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       639487      1.61%     99.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        72626      0.18%     99.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        32913      0.08%     99.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        51441      0.13%     99.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        41055      0.10%     99.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        59780      0.15%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     39790332                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           14126398                       # Number of instructions committed
system.cpu05.commit.committedOps             14481220                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      5876557                       # Number of memory references committed
system.cpu05.commit.loads                     3316444                       # Number of loads committed
system.cpu05.commit.membars                     36521                       # Number of memory barriers committed
system.cpu05.commit.branches                  2912129                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                11733741                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              68043                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        8600243     59.39%     59.39% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          4420      0.03%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       3316444     22.90%     82.32% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2560113     17.68%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        14481220                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               59780                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   55225265                       # The number of ROB reads
system.cpu05.rob.rob_writes                  31407119                       # The number of ROB writes
system.cpu05.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27394                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  14126398                       # Number of Instructions Simulated
system.cpu05.committedOps                    14481220                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.831538                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.831538                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.353165                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.353165                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               17200101                       # number of integer regfile reads
system.cpu05.int_regfile_writes               6766358                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                60746368                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               14081569                       # number of cc regfile writes
system.cpu05.misc_regfile_reads               7834736                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              3914279                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           17427                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         483.486566                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           3492035                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           17932                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          194.737620                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   483.486566                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.944310                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.944310                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         7652655                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        7652655                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1011890                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1011890                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       733845                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       733845                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data      1661767                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total      1661767                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         7402                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         7402                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1745735                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1745735                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1745735                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1745735                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        86438                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        86438                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        35275                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        35275                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       143315                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       143315                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        39048                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        39048                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       121713                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       121713                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       121713                       # number of overall misses
system.cpu05.dcache.overall_misses::total       121713                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   1654903941                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   1654903941                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   1058851728                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   1058851728                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data   2055307277                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total   2055307277                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    370255292                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    370255292                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data    380178724                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total    380178724                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   2713755669                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   2713755669                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   2713755669                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   2713755669                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      1098328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1098328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       769120                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       769120                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data      1805082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total      1805082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        46450                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        46450                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1867448                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1867448                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1867448                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1867448                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.078700                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.078700                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.045864                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.045864                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.079395                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.079395                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.840646                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.840646                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.065176                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.065176                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.065176                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.065176                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 19145.560298                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 19145.560298                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 30017.058200                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 30017.058200                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 14341.187433                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 14341.187433                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9482.055214                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9482.055214                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 22296.350176                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 22296.350176                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 22296.350176                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 22296.350176                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              62                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     4.048387                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          902                       # number of writebacks
system.cpu05.dcache.writebacks::total             902                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        30522                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        30522                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        14902                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        14902                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data         4505                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total         4505                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        45424                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        45424                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        45424                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        45424                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        55916                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        55916                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        20373                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        20373                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       138810                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       138810                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data        39048                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total        39048                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        76289                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        76289                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        76289                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        76289                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data    750895715                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total    750895715                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    557980541                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    557980541                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data   1456657332                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total   1456657332                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    312430208                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    312430208                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data    322102776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total    322102776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   1308876256                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   1308876256                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   1308876256                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   1308876256                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.050910                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.050910                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.026489                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.026489                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.076900                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.076900                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.840646                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.840646                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.040852                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.040852                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.040852                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.040852                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 13428.995547                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 13428.995547                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 27388.236440                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 27388.236440                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 10493.893322                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10493.893322                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8001.183364                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8001.183364                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 17156.814954                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 17156.814954                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 17156.814954                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 17156.814954                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1705                       # number of replacements
system.cpu05.icache.tags.tagsinuse         395.796623                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           5586032                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            2105                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2653.696912                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   395.796623                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.773040                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.773040                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        11178631                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       11178631                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      5586032                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5586032                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      5586032                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5586032                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      5586032                       # number of overall hits
system.cpu05.icache.overall_hits::total       5586032                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         2231                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2231                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         2231                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2231                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         2231                       # number of overall misses
system.cpu05.icache.overall_misses::total         2231                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     35094990                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     35094990                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     35094990                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     35094990                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     35094990                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     35094990                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      5588263                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5588263                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      5588263                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5588263                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      5588263                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5588263                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000399                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000399                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000399                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000399                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000399                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000399                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 15730.609592                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 15730.609592                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 15730.609592                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 15730.609592                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 15730.609592                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 15730.609592                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          126                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          126                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          126                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         2105                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         2105                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         2105                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         2105                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         2105                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         2105                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     27733509                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     27733509                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     27733509                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     27733509                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     27733509                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     27733509                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13175.063658                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13175.063658                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13175.063658                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13175.063658                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13175.063658                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13175.063658                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               5561436                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         5011218                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          119055                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            4999140                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               4847486                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.966398                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                195346                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect            48947                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       39999205                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          9570267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     27232708                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   5561436                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          5042832                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    30297693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                255810                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          414                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 9455706                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               29931                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         39996280                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.701441                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.131433                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               27625448     69.07%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                2414844      6.04%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                4227797     10.57%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                5728191     14.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           39996280                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.139039                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.680831                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                7625478                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            22356540                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 7763364                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles             2123889                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               127009                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             190036                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                1035                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             26068261                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1610                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               127009                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                8169703                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                205675                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     20883869                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 9347636                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1262388                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             25739486                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 8904                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                    2                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          30287558                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups           124410117                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       30149018                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            28533391                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1754166                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts          1287073                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts      1287453                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 2695758                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            7894093                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           4605371                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         3014413                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          52015                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 24058996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded           1330949                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                24914876                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           27304                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1191317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      2570154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved        28193                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     39996280                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.622930                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.846086                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          23894056     59.74%     59.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           8095497     20.24%     79.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           7200802     18.00%     97.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            805925      2.01%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      39996280                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            12504334     50.19%     50.19% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               9105      0.04%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.22% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            7842843     31.48%     81.70% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           4558594     18.30%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             24914876                       # Type of FU issued
system.cpu06.iq.rate                         0.622884                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         89853336                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        26581750                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     24735540                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             24914876                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        2958587                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       212590                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          506                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       130745                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        17073                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               127009                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                165798                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              449088                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          25389961                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts           59447                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             7894093                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            4605371                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts          1284892                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 3890                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  16                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          506                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        92425                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect        30853                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             123278                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            24821126                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             7826351                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           93750                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          16                       # number of nop insts executed
system.cpu06.iew.exec_refs                   12368774                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                4956528                       # Number of branches executed
system.cpu06.iew.exec_stores                  4542423                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.620540                       # Inst execution rate
system.cpu06.iew.wb_sent                     24756327                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    24735540                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                13328292                       # num instructions producing a value
system.cpu06.iew.wb_consumers                14987895                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.618401                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.889270                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       1191371                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls       1302756                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          118159                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     39774892                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.608390                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.971261                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     23425278     58.89%     58.89% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     12697380     31.92%     90.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       291903      0.73%     91.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      3074672      7.73%     99.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        79984      0.20%     99.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        38628      0.10%     99.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        55312      0.14%     99.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        45402      0.11%     99.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        66333      0.17%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     39774892                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           23813854                       # Number of instructions committed
system.cpu06.commit.committedOps             24198628                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                     12156129                       # Number of memory references committed
system.cpu06.commit.loads                     7681503                       # Number of loads committed
system.cpu06.commit.membars                     39533                       # Number of memory barriers committed
system.cpu06.commit.branches                  4854716                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                19521718                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              73517                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       12037659     49.75%     49.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          4840      0.02%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.77% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       7681503     31.74%     81.51% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      4474626     18.49%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        24198628                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               66333                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   64988383                       # The number of ROB reads
system.cpu06.rob.rob_writes                  51003324                       # The number of ROB writes
system.cpu06.timesIdled                           237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  23813854                       # Number of Instructions Simulated
system.cpu06.committedOps                    24198628                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.679661                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.679661                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.595358                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.595358                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               28864250                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10720189                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads               101497158                       # number of cc regfile reads
system.cpu06.cc_regfile_writes               18302229                       # number of cc regfile writes
system.cpu06.misc_regfile_reads              14059003                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              2758533                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           18049                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         480.297915                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           7904723                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           18550                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          426.130620                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   480.297915                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.938082                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.938082                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        16373811                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       16373811                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      3475728                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       3475728                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      3181203                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      3181203                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data      1165558                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total      1165558                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         8432                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         8432                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      6656931                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        6656931                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      6656931                       # number of overall hits
system.cpu06.dcache.overall_hits::total       6656931                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        95052                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        95052                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        37925                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        37925                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       104733                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       104733                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        32623                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        32623                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       132977                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       132977                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       132977                       # number of overall misses
system.cpu06.dcache.overall_misses::total       132977                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   1877066014                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   1877066014                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   1135589271                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   1135589271                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data   1584866836                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total   1584866836                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    395113840                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    395113840                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data    261722824                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total    261722824                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   3012655285                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   3012655285                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   3012655285                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   3012655285                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      3570780                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      3570780                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      3219128                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      3219128                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data      1270291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total      1270291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        41055                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        41055                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      6789908                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      6789908                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      6789908                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      6789908                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.026619                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.026619                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.011781                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.011781                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.082448                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.082448                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.794617                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.794617                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.019585                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.019585                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.019585                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.019585                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 19747.780310                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 19747.780310                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 29943.026262                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 29943.026262                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 15132.449524                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 15132.449524                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12111.511510                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12111.511510                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 22655.461358                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 22655.461358                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 22655.461358                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 22655.461358                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          374                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              79                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.734177                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          939                       # number of writebacks
system.cpu06.dcache.writebacks::total             939                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        35921                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        35921                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        16009                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        16009                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data         4788                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total         4788                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        51930                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        51930                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        51930                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        51930                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        59131                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        59131                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        21916                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        21916                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data        99945                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total        99945                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data        32623                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total        32623                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        81047                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        81047                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        81047                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        81047                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data    810651493                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total    810651493                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data    591061041                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total    591061041                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data   1100321247                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total   1100321247                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    333430160                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    333430160                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data    227021676                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total    227021676                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   1401712534                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   1401712534                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   1401712534                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   1401712534                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.016560                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.016560                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.006808                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.006808                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.078679                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.078679                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.794617                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.794617                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.011936                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.011936                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.011936                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.011936                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 13709.416262                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 13709.416262                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 26969.384970                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 26969.384970                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11009.267567                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11009.267567                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10220.708089                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10220.708089                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 17295.057609                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 17295.057609                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 17295.057609                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 17295.057609                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1842                       # number of replacements
system.cpu06.icache.tags.tagsinuse         410.669990                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           9453280                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            2257                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         4188.427116                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   410.669990                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.802090                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.802090                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        18913696                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       18913696                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      9453280                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       9453280                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      9453280                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        9453280                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      9453280                       # number of overall hits
system.cpu06.icache.overall_hits::total       9453280                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         2426                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2426                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         2426                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2426                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         2426                       # number of overall misses
system.cpu06.icache.overall_misses::total         2426                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     42397767                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     42397767                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     42397767                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     42397767                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     42397767                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     42397767                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      9455706                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      9455706                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      9455706                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      9455706                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      9455706                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      9455706                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000257                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000257                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 17476.408491                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 17476.408491                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 17476.408491                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 17476.408491                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 17476.408491                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 17476.408491                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          142                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          142                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          142                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         2284                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         2284                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         2284                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         2284                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         2284                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         2284                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     33773175                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     33773175                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     33773175                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     33773175                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     33773175                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     33773175                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000242                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000242                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000242                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 14786.854203                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 14786.854203                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 14786.854203                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 14786.854203                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 14786.854203                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 14786.854203                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               3715805                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         3147442                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          126042                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            3150504                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               2991752                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           94.961060                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                201531                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect            49672                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       39999008                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          5823673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     17964932                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   3715805                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          3193283                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    34037615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                270514                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         1974                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 5707864                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               32722                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         39998521                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.470319                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           0.957792                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               30826325     77.07%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                3256913      8.14%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                2190714      5.48%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                3724569      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           39998521                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.092897                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.449134                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                3218348                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            30643373                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3042471                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             2960005                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               134324                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             200084                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                1053                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             16773812                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1743                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               134324                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                3936467                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                205282                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     28669613                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 5290184                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             1762651                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             16424886                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 8657                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          22478219                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            80642237                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       18942011                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            20622839                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1855375                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts          1790652                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts      1791165                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3705748                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            3637726                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2731815                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          628253                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          51016                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 14222068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           1835218                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                15548287                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           27447                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1271776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      2750966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved        30115                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     39998521                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.388722                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.705310                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          28843584     72.11%     72.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           7564950     18.91%     91.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           2786624      6.97%     97.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            803363      2.01%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      39998521                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             9277244     59.67%     59.67% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               8967      0.06%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            3581003     23.03%     82.76% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2681073     17.24%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             15548287                       # Type of FU issued
system.cpu07.iq.rate                         0.388717                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         71122542                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        17329533                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     15355046                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             15548287                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads         570050                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       229005                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          494                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       142381                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        18464                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               134324                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                166851                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              615407                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          16057331                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts           63287                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             3637726                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2731815                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts          1788294                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 3028                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          494                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        97900                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect        32451                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             130351                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            15449228                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             3564362                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           99059                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          45                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6228438                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                3086067                       # Number of branches executed
system.cpu07.iew.exec_stores                  2664076                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.386240                       # Inst execution rate
system.cpu07.iew.wb_sent                     15377259                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    15355046                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 7169845                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 8822946                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.383886                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812636                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       1271838                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls       1805102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          125109                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     39761789                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.371852                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.758838                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     28043319     70.53%     70.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     10445250     26.27%     96.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       298387      0.75%     97.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       696949      1.75%     99.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        77155      0.19%     99.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        36725      0.09%     99.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        54334      0.14%     99.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        42973      0.11%     99.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        66697      0.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     39761789                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           14397934                       # Number of instructions committed
system.cpu07.commit.committedOps             14785507                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      5998153                       # Number of memory references committed
system.cpu07.commit.loads                     3408720                       # Number of loads committed
system.cpu07.commit.membars                     39958                       # Number of memory barriers committed
system.cpu07.commit.branches                  2976048                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                11989410                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              74341                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        8782555     59.40%     59.40% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          4799      0.03%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       3408720     23.05%     82.49% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2589433     17.51%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        14785507                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               66697                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   55637556                       # The number of ROB reads
system.cpu07.rob.rob_writes                  32353886                       # The number of ROB writes
system.cpu07.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  14397934                       # Number of Instructions Simulated
system.cpu07.committedOps                    14785507                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.778107                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.778107                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.359957                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.359957                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               17579573                       # number of integer regfile reads
system.cpu07.int_regfile_writes               6974850                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                62074989                       # number of cc regfile reads
system.cpu07.cc_regfile_writes               14165192                       # number of cc regfile writes
system.cpu07.misc_regfile_reads               8004976                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              3846467                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           19370                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         479.702357                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           3612249                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           19870                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          181.794112                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   479.702357                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.936919                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.936919                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         7909770                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        7909770                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1102224                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1102224                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       794719                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       794719                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data      1628917                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total      1628917                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         8276                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         8276                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1896943                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1896943                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1896943                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1896943                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        91302                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        91302                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        37629                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        37629                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       143270                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       143270                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data        39415                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        39415                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       128931                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       128931                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       128931                       # number of overall misses
system.cpu07.dcache.overall_misses::total       128931                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   1768593536                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   1768593536                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   1122983698                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   1122983698                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data   2107506529                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total   2107506529                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    390469747                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    390469747                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data    370723089                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total    370723089                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   2891577234                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   2891577234                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   2891577234                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   2891577234                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1193526                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1193526                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       832348                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       832348                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data      1772187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total      1772187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        47691                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        47691                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2025874                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2025874                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2025874                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2025874                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.076498                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.076498                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.045208                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.045208                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.826466                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.826466                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.063642                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.063642                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.063642                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.063642                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 19370.808263                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 19370.808263                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 29843.570066                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 29843.570066                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 14710.033706                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 14710.033706                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9906.628111                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9906.628111                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 22427.323406                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 22427.323406                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 22427.323406                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 22427.323406                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              80                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     4.025000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          765                       # number of writebacks
system.cpu07.dcache.writebacks::total             765                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        30584                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        30584                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        15934                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        15934                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data         4924                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total         4924                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        46518                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        46518                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        46518                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        46518                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        60718                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        60718                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        21695                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        21695                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       138346                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       138346                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data        39415                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total        39415                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        82413                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        82413                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        82413                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        82413                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data    837798355                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total    837798355                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data    589451592                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total    589451592                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data   1491273538                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total   1491273538                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    329093253                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    329093253                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data    315149911                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total    315149911                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   1427249947                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   1427249947                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   1427249947                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   1427249947                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.050873                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.050873                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.026065                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.026065                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.078065                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.078065                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.826466                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.826466                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.040680                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.040680                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.040680                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.040680                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 13798.187605                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 13798.187605                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 27169.928186                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 27169.928186                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10779.303616                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10779.303616                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8349.441913                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8349.441913                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 17318.262252                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 17318.262252                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 17318.262252                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 17318.262252                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1684                       # number of replacements
system.cpu07.icache.tags.tagsinuse         394.132366                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           5705595                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            2082                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2740.439481                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   394.132366                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.769790                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.769790                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        11417833                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       11417833                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      5705642                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       5705642                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      5705642                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        5705642                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      5705642                       # number of overall hits
system.cpu07.icache.overall_hits::total       5705642                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         2222                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2222                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         2222                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2222                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         2222                       # number of overall misses
system.cpu07.icache.overall_misses::total         2222                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     34159493                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     34159493                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     34159493                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     34159493                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     34159493                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     34159493                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      5707864                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      5707864                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      5707864                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      5707864                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      5707864                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      5707864                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000389                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000389                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 15373.309181                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 15373.309181                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 15373.309181                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 15373.309181                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 15373.309181                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 15373.309181                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          117                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          117                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          117                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         2105                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         2105                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         2105                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         2105                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         2105                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         2105                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     27068007                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     27068007                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     27068007                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     27068007                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     27068007                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     27068007                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000369                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000369                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 12858.910689                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 12858.910689                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 12858.910689                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 12858.910689                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 12858.910689                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 12858.910689                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               5753840                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         5225651                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          115801                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            5202698                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               5065994                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           97.372440                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                188865                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect            46221                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       39998825                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles         10008597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     28182362                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   5753840                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          5254859                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    29862651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                248884                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         2675                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 9897747                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               28158                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         39998366                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.723949                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.143998                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               27314119     68.29%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                2315988      5.79%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                4464005     11.16%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                5904254     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           39998366                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.143850                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.704580                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                8148532                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            21422772                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 8264205                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             2039307                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               123550                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             184272                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                1068                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             27043710                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1595                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               123550                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                8671769                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                191578                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     20014432                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 9784527                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             1212510                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             26726909                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 8577                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          31081918                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups           129101100                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       31350136                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            29385238                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1696675                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts          1235951                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts      1236253                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 2587841                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            8401671                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           4824702                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         3310955                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          55009                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 25111844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           1278208                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                25930650                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           25052                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1146826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      2473793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved        27322                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     39998366                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.648293                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.853063                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          23311309     58.28%     58.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           8193623     20.48%     78.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           7743275     19.36%     98.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            750159      1.88%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      39998366                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            12792427     49.33%     49.33% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               8015      0.03%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.36% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            8351534     32.21%     81.57% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           4778674     18.43%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             25930650                       # Type of FU issued
system.cpu08.iq.rate                         0.648285                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         91884718                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        27537342                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     25756273                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             25930650                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        3254581                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       207843                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          484                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       117814                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        16951                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               123550                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                153147                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              431191                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          26390124                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts           58527                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             8401671                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            4824702                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts          1234280                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 3813                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          484                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        89853                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect        30382                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             120235                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            25840022                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             8336288                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           90628                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          72                       # number of nop insts executed
system.cpu08.iew.exec_refs                   13099986                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                5165019                       # Number of branches executed
system.cpu08.iew.exec_stores                  4763698                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.646020                       # Inst execution rate
system.cpu08.iew.wb_sent                     25777182                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    25756273                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                13997441                       # num instructions producing a value
system.cpu08.iew.wb_consumers                15543893                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.643926                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.900511                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       1146930                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls       1250885                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          114909                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     39783485                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.634515                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.982126                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     22863173     57.47%     57.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     13008297     32.70%     90.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       281797      0.71%     90.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      3361774      8.45%     99.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        76467      0.19%     99.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        36843      0.09%     99.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        51914      0.13%     99.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        41317      0.10%     99.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        61903      0.16%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     39783485                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           24883310                       # Number of instructions committed
system.cpu08.commit.committedOps             25243223                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                     12900714                       # Number of memory references committed
system.cpu08.commit.loads                     8193827                       # Number of loads committed
system.cpu08.commit.membars                     37394                       # Number of memory barriers committed
system.cpu08.commit.branches                  5065891                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                20345487                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              69461                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       12337990     48.88%     48.88% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          4519      0.02%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       8193827     32.46%     81.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      4706887     18.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        25243223                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               61903                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   66004381                       # The number of ROB reads
system.cpu08.rob.rob_writes                  52997263                       # The number of ROB writes
system.cpu08.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  24883310                       # Number of Instructions Simulated
system.cpu08.committedOps                    25243223                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.607456                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.607456                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.622101                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.622101                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               30127292                       # number of integer regfile reads
system.cpu08.int_regfile_writes              11084767                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads               105941352                       # number of cc regfile reads
system.cpu08.cc_regfile_writes               18781117                       # number of cc regfile writes
system.cpu08.misc_regfile_reads              14756821                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              2650160                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           17768                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         478.852840                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           8405640                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           18268                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          460.129188                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   478.852840                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.935259                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.935259                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        17356161                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       17356161                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      3743303                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       3743303                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      3466295                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      3466295                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data      1119398                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total      1119398                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         8236                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         8236                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      7209598                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        7209598                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      7209598                       # number of overall hits
system.cpu08.dcache.overall_hits::total       7209598                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        91670                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        91670                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        34561                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        34561                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       100966                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       100966                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        30991                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        30991                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       126231                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       126231                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       126231                       # number of overall misses
system.cpu08.dcache.overall_misses::total       126231                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   1783850405                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   1783850405                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1023020250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1023020250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data   1507507898                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total   1507507898                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    359304286                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    359304286                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data    250504752                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total    250504752                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   2806870655                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   2806870655                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   2806870655                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   2806870655                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      3834973                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      3834973                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      3500856                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      3500856                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data      1220364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      1220364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        39227                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        39227                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      7335829                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      7335829                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      7335829                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      7335829                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.023904                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.023904                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.009872                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009872                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.082734                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.082734                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.790043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.790043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.017207                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.017207                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.017207                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.017207                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 19459.478619                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 19459.478619                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 29600.423888                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 29600.423888                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 14930.846998                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 14930.846998                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 11593.826788                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 11593.826788                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 22235.985257                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 22235.985257                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 22235.985257                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 22235.985257                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              60                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     3.816667                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu08.dcache.writebacks::total             967                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        34615                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        34615                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        14550                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        14550                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data         4662                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total         4662                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        49165                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        49165                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        49165                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        49165                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        57055                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        57055                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        20011                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        20011                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data        96304                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total        96304                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data        30991                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total        30991                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        77066                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        77066                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        77066                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        77066                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data    778508169                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total    778508169                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    533178043                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    533178043                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data   1044747571                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total   1044747571                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    301441714                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    301441714                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data    216577248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total    216577248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   1311686212                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   1311686212                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   1311686212                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   1311686212                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.014878                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.014878                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.005716                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.005716                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.078914                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.078914                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.790043                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.790043                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010505                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010505                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.010505                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.010505                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 13644.871948                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 13644.871948                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 26644.247814                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 26644.247814                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10848.433824                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10848.433824                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9726.750153                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9726.750153                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 17020.297044                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 17020.297044                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 17020.297044                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 17020.297044                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1748                       # number of replacements
system.cpu08.icache.tags.tagsinuse         413.954559                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           9895447                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2166                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4568.535088                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   413.954559                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.808505                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.808505                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        19797660                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       19797660                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      9895447                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       9895447                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      9895447                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        9895447                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      9895447                       # number of overall hits
system.cpu08.icache.overall_hits::total       9895447                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         2300                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2300                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         2300                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2300                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         2300                       # number of overall misses
system.cpu08.icache.overall_misses::total         2300                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     36713492                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     36713492                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     36713492                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     36713492                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     36713492                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     36713492                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      9897747                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      9897747                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      9897747                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      9897747                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      9897747                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      9897747                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000232                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000232                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15962.387826                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15962.387826                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15962.387826                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15962.387826                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15962.387826                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15962.387826                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          134                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          134                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          134                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         2166                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         2166                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         2166                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         2166                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         2166                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         2166                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     29095509                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     29095509                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     29095509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     29095509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     29095509                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     29095509                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13432.829640                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13432.829640                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13432.829640                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13432.829640                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13432.829640                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13432.829640                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               6485694                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         5904437                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          126776                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            5891369                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               5727670                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           97.221376                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                208529                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect            50765                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       39998604                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles         11317881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     31790190                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   6485694                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          5936199                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    28542639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                271664                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         1807                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                11200536                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               32111                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         39998161                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.816181                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.192801                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               26045279     65.12%     65.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                2020861      5.05%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                5171171     12.93%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                6760850     16.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           39998161                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.162148                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.794782                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                9686335                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            18414500                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                10043618                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             1718816                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               134892                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             203099                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                1090                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             30570218                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1696                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               134892                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles               10156565                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                238704                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     17151321                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                11296200                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1020479                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             30221050                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                12430                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          34083643                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups           145310653                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       35473164                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            32189280                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1894273                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts          1042461                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts      1042736                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 2219782                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            9871208                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           5466030                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         4106560                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          61265                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 28763463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           1087934                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                29331598                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           29002                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1286179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      2786475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved        30288                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     39998161                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.733324                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.885727                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          21597735     54.00%     54.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           8316576     20.79%     74.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           9236528     23.09%     97.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            847322      2.12%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      39998161                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            14092469     48.05%     48.05% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               8757      0.03%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.08% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            9814943     33.46%     81.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           5415429     18.46%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             29331598                       # Type of FU issued
system.cpu09.iq.rate                         0.733316                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         98690356                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        31138089                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     29141224                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             29331598                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads        4048179                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       232061                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          538                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       136205                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        18998                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               134892                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                192702                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              370007                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          29851443                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts           63499                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             9871208                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            5466030                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts          1040051                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 5157                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  47                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          538                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        99172                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect        32073                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             131245                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            29234140                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             9797292                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           97455                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          46                       # number of nop insts executed
system.cpu09.iew.exec_refs                   15197117                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                5840111                       # Number of branches executed
system.cpu09.iew.exec_stores                  5399825                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.730879                       # Inst execution rate
system.cpu09.iew.wb_sent                     29164230                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    29141224                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                16205117                       # num instructions producing a value
system.cpu09.iew.wb_consumers                17962407                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.728556                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.902168                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       1286266                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls       1057646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          125836                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     39759786                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.718444                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.041670                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     21316164     53.61%     53.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     13669544     34.38%     87.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       306518      0.77%     88.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      4166936     10.48%     99.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        84248      0.21%     99.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        41708      0.10%     99.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        56925      0.14%     99.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        47246      0.12%     99.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        70497      0.18%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     39759786                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           28162206                       # Number of instructions committed
system.cpu09.commit.committedOps             28565168                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                     14968965                       # Number of memory references committed
system.cpu09.commit.loads                     9639140                       # Number of loads committed
system.cpu09.commit.membars                     40950                       # Number of memory barriers committed
system.cpu09.commit.branches                  5729400                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                23022722                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              77597                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       13591146     47.58%     47.58% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          5057      0.02%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.60% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       9639140     33.74%     81.34% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      5329825     18.66%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        28565168                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               70497                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   69428351                       # The number of ROB reads
system.cpu09.rob.rob_writes                  59943495                       # The number of ROB writes
system.cpu09.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      28216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  28162206                       # Number of Instructions Simulated
system.cpu09.committedOps                    28565168                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.420294                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.420294                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.704080                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.704080                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               34118002                       # number of integer regfile reads
system.cpu09.int_regfile_writes              12523809                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads               119888896                       # number of cc regfile reads
system.cpu09.cc_regfile_writes               20198031                       # number of cc regfile writes
system.cpu09.misc_regfile_reads              16818109                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              2227092                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           19590                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         487.658141                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           9892041                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           20098                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          492.190317                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   487.658141                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.952457                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.952457                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        20312626                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       20312626                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      4591626                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       4591626                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      4281258                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      4281258                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       937294                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       937294                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         8882                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         8882                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      8872884                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        8872884                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      8872884                       # number of overall hits
system.cpu09.dcache.overall_hits::total       8872884                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       102365                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       102365                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        39747                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        39747                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data        87417                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        87417                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        30541                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        30541                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       142112                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       142112                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       142112                       # number of overall misses
system.cpu09.dcache.overall_misses::total       142112                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   2029300170                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   2029300170                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   1176068606                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   1176068606                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data   1391313274                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total   1391313274                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    407105902                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    407105902                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data    215532315                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total    215532315                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   3205368776                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   3205368776                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   3205368776                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   3205368776                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      4693991                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      4693991                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      4321005                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      4321005                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data      1024711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total      1024711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        39423                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        39423                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      9014996                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      9014996                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      9014996                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      9014996                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.021808                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.021808                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.009199                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.009199                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.085309                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.085309                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.774700                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.774700                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.015764                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.015764                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.015764                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.015764                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 19824.160309                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 19824.160309                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 29588.864719                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 29588.864719                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 15915.820424                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 15915.820424                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 13329.815723                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 13329.815723                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 22555.229509                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 22555.229509                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 22555.229509                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 22555.229509                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          350                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              82                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     4.268293                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          909                       # number of writebacks
system.cpu09.dcache.writebacks::total             909                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        40101                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        40101                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        16842                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        16842                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data         4906                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total         4906                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        56943                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        56943                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        56943                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        56943                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        62264                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        62264                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        22905                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        22905                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data        82511                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total        82511                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data        30541                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total        30541                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        85169                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        85169                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        85169                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        85169                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data    859961529                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total    859961529                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data    602139124                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total    602139124                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data    955691287                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total    955691287                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    343552598                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    343552598                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data    189078185                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total    189078185                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   1462100653                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   1462100653                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   1462100653                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   1462100653                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.013265                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.013265                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.005301                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.005301                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.080521                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.080521                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.774700                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.774700                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.009447                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.009447                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.009447                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.009447                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 13811.536827                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 13811.536827                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 26288.545034                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 26288.545034                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11582.592466                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11582.592466                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 11248.898137                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 11248.898137                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 17167.052014                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 17167.052014                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 17167.052014                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 17167.052014                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1729                       # number of replacements
system.cpu09.icache.tags.tagsinuse         398.819816                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          11198281                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2132                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5252.477017                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   398.819816                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.778945                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.778945                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        22403204                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       22403204                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst     11198281                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      11198281                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst     11198281                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       11198281                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst     11198281                       # number of overall hits
system.cpu09.icache.overall_hits::total      11198281                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         2255                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2255                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         2255                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2255                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         2255                       # number of overall misses
system.cpu09.icache.overall_misses::total         2255                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     34934987                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     34934987                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     34934987                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     34934987                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     34934987                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     34934987                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst     11200536                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     11200536                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst     11200536                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     11200536                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst     11200536                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     11200536                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000201                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000201                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15492.233703                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15492.233703                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15492.233703                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15492.233703                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15492.233703                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15492.233703                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          123                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          123                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         2132                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         2132                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         2132                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         2132                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         2132                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         2132                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     27700007                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     27700007                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     27700007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     27700007                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     27700007                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     27700007                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 12992.498593                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 12992.498593                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 12992.498593                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 12992.498593                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 12992.498593                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 12992.498593                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               3632325                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         3072576                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          123257                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            3078765                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               2928291                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           95.112521                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                197196                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect            49050                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       39998411                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          5703084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     17584003                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   3632325                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          3125487                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    34161220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                264280                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          507                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 5586905                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               30250                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         39996952                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.460102                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           0.947541                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               30960575     77.41%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                3291311      8.23%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                2123842      5.31%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                3621224      9.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           39996952                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.090812                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.439618                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                3072563                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            30944333                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 2859083                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             2989711                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               131262                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             195053                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 930                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             16392127                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1636                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               131262                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                3793159                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                189167                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     28969384                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 5134370                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             1779610                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             16053020                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 6914                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   48                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          22154267                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            78940405                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       18514090                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            20361865                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1792397                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts          1809698                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts      1810147                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3735706                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            3496204                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           2667441                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          554370                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          61376                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 13842163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded           1854127                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                15219398                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           26579                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1220793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      2589340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved        29966                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     39996952                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.380514                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.697616                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          29003690     72.51%     72.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           7559520     18.90%     91.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           2641348      6.60%     98.02% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            792394      1.98%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      39996952                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             9146942     60.10%     60.10% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9327      0.06%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.16% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            3444990     22.64%     82.80% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2618139     17.20%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             15219398                       # Type of FU issued
system.cpu10.iq.rate                         0.380500                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         70462327                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        16917572                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     15031637                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             15219398                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         496071                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       219758                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       133704                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        17626                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               131262                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                152890                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              621003                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          15696309                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts           63803                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             3496204                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            2667441                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts          1807549                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 2954                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        96291                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect        31574                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             127865                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            15120318                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             3427927                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           99080                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          19                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6029893                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                3018543                       # Number of branches executed
system.cpu10.iew.exec_stores                  2601966                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.378023                       # Inst execution rate
system.cpu10.iew.wb_sent                     15051633                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    15031637                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 6969023                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 8601009                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.375806                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.810256                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       1220839                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls       1824160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          122379                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     39769782                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.363982                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.749842                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     28196778     70.90%     70.90% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     10386809     26.12%     97.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       292516      0.74%     97.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       616166      1.55%     99.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        76941      0.19%     99.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        34953      0.09%     99.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        53970      0.14%     99.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        44386      0.11%     99.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        67263      0.17%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     39769782                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           14093878                       # Number of instructions committed
system.cpu10.commit.committedOps             14475494                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      5810181                       # Number of memory references committed
system.cpu10.commit.loads                     3276445                       # Number of loads committed
system.cpu10.commit.membars                     39595                       # Number of memory barriers committed
system.cpu10.commit.branches                  2913056                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                11740685                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              73701                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        8660493     59.83%     59.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          4820      0.03%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.86% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       3276445     22.63%     82.50% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2533736     17.50%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        14475494                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               67263                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   55288131                       # The number of ROB reads
system.cpu10.rob.rob_writes                  31621903                       # The number of ROB writes
system.cpu10.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  14093878                       # Number of Instructions Simulated
system.cpu10.committedOps                    14475494                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.837999                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.837999                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.352361                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.352361                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               17197548                       # number of integer regfile reads
system.cpu10.int_regfile_writes               6841688                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                60754229                       # number of cc regfile reads
system.cpu10.cc_regfile_writes               14028348                       # number of cc regfile writes
system.cpu10.misc_regfile_reads               7806295                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              3888346                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           19587                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         484.302002                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           3477243                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           20093                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          173.057433                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   484.302002                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.945902                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.945902                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         7639399                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        7639399                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1019648                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1019648                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       717436                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       717436                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data      1648866                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      1648866                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         7836                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         7836                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1737084                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1737084                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1737084                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1737084                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        92996                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        92996                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        39496                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        39496                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       143606                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       143606                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data        40278                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        40278                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       132492                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       132492                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       132492                       # number of overall misses
system.cpu10.dcache.overall_misses::total       132492                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   1786038263                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   1786038263                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   1206131137                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   1206131137                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data   2085616923                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2085616923                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    408811320                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    408811320                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data    376460183                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total    376460183                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   2992169400                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   2992169400                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   2992169400                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   2992169400                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1112644                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1112644                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       756932                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       756932                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data      1792472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      1792472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        48114                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        48114                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1869576                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1869576                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1869576                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1869576                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.083581                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.083581                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.052179                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.052179                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.080116                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.080116                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.837137                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.837137                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.070867                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.070867                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.070867                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.070867                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 19205.538550                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 19205.538550                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 30538.057955                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 30538.057955                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 14523.187910                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 14523.187910                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 10149.742291                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10149.742291                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 22583.774115                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 22583.774115                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 22583.774115                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 22583.774115                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              68                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     4.235294                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          980                       # number of writebacks
system.cpu10.dcache.writebacks::total             980                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        32438                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        32438                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        16861                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        16861                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data         4715                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total         4715                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        49299                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        49299                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        49299                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        49299                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        60558                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        60558                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        22635                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        22635                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       138891                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       138891                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data        40278                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        40278                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        83193                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        83193                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        83193                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        83193                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data    806828983                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total    806828983                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data    633316123                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total    633316123                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data   1479115101                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total   1479115101                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    345970180                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    345970180                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data    319971317                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total    319971317                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   1440145106                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   1440145106                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   1440145106                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   1440145106                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.054427                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.054427                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.029904                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.029904                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.077486                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.077486                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.837137                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.837137                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.044498                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.044498                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.044498                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.044498                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 13323.243552                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 13323.243552                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 27979.506207                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 27979.506207                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 10649.466855                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10649.466855                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8589.557078                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8589.557078                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 17310.892816                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 17310.892816                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 17310.892816                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 17310.892816                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1739                       # number of replacements
system.cpu10.icache.tags.tagsinuse         390.916537                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           5584627                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            2134                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2616.976101                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   390.916537                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.763509                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.763509                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        11175951                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       11175951                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      5584646                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       5584646                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      5584646                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        5584646                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      5584646                       # number of overall hits
system.cpu10.icache.overall_hits::total       5584646                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         2259                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2259                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         2259                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2259                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         2259                       # number of overall misses
system.cpu10.icache.overall_misses::total         2259                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     37580415                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     37580415                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     37580415                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     37580415                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     37580415                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     37580415                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      5586905                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      5586905                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      5586905                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      5586905                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      5586905                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      5586905                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000404                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000404                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000404                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000404                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000404                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000404                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 16635.863214                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 16635.863214                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 16635.863214                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 16635.863214                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 16635.863214                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 16635.863214                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          118                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          118                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          118                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         2141                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         2141                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         2141                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         2141                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         2141                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         2141                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     30011072                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     30011072                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     30011072                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     30011072                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     30011072                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     30011072                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 14017.315273                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 14017.315273                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 14017.315273                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 14017.315273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 14017.315273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 14017.315273                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               4748522                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         4181606                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          123530                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            4183080                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               4040843                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.599706                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                201182                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect            48201                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       39998182                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          7952655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     23149628                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   4748522                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          4242025                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    31911292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                264318                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         1619                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 7835245                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               29396                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         39997726                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.599817                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.064484                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               29027560     72.57%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                2788667      6.97%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                3341852      8.36%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                4839647     12.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           39997726                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.118718                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.578767                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                5724297                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            25946287                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 5707334                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             2488503                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               131305                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             198879                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 958                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             22003558                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1542                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               131305                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                6344398                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                206344                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     24253956                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 7580982                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             1480741                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             21668179                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 8491                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          26846855                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups           105298062                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       25258860                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            25047090                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1799764                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts          1506402                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts      1506741                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3131737                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6046841                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           3793759                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         1981385                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          57927                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 19756872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           1550349                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                20830272                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           26172                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1232266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      2615757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved        28826                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     39997726                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.520786                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.795361                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          26038023     65.10%     65.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           7878756     19.70%     84.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           5291325     13.23%     98.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            789622      1.97%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      39997726                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            11078689     53.19%     53.19% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9452      0.05%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.23% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5998105     28.80%     82.03% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           3744026     17.97%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             20830272                       # Type of FU issued
system.cpu11.iq.rate                         0.520780                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         81684441                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        22539999                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     20637136                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             20830272                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        1925334                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       220756                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          524                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       134566                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        18428                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               131305                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                167122                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              521271                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          21307263                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts           63943                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6046841                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            3793759                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts          1504664                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 3598                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          524                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        95062                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect        33227                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             128289                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            20726048                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5978696                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          104223                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          42                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9705047                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                4142583                       # Number of branches executed
system.cpu11.iew.exec_stores                  3726351                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.518175                       # Inst execution rate
system.cpu11.iew.wb_sent                     20656439                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    20637136                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                10630309                       # num instructions producing a value
system.cpu11.iew.wb_consumers                12245616                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.515952                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.868091                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       1232338                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls       1521523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          122676                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     39769472                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.504783                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.889869                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     25434215     63.95%     63.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     11721401     29.47%     93.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       296580      0.75%     94.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      2040904      5.13%     99.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        77351      0.19%     99.50% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        37588      0.09%     99.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        53810      0.14%     99.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        43507      0.11%     99.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        64116      0.16%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     39769472                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           19695823                       # Number of instructions committed
system.cpu11.commit.committedOps             20074954                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      9485277                       # Number of memory references committed
system.cpu11.commit.loads                     5826085                       # Number of loads committed
system.cpu11.commit.membars                     38863                       # Number of memory barriers committed
system.cpu11.commit.branches                  4032900                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                16219458                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              73641                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       10584868     52.73%     52.73% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          4809      0.02%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.75% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       5826085     29.02%     81.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      3659192     18.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        20074954                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               64116                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   60905749                       # The number of ROB reads
system.cpu11.rob.rob_writes                  42844896                       # The number of ROB writes
system.cpu11.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  19695823                       # Number of Instructions Simulated
system.cpu11.committedOps                    20074954                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.030795                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.030795                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.492418                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.492418                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               23945426                       # number of integer regfile reads
system.cpu11.int_regfile_writes               9079908                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                84319593                       # number of cc regfile reads
system.cpu11.cc_regfile_writes               16483186                       # number of cc regfile writes
system.cpu11.misc_regfile_reads              11422042                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              3232287                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           19212                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         482.854326                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           6042936                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           19718                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          306.467999                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   482.854326                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.943075                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.943075                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        12698976                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       12698976                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      2440350                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       2440350                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      2146202                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2146202                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data      1370107                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      1370107                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         8274                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         8274                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      4586552                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        4586552                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      4586552                       # number of overall hits
system.cpu11.dcache.overall_hits::total       4586552                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        95519                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        95519                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        37799                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        37799                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       120576                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       120576                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data        35237                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        35237                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       133318                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       133318                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       133318                       # number of overall misses
system.cpu11.dcache.overall_misses::total       133318                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   1899972574                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   1899972574                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1128411721                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1128411721                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data   1779571508                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   1779571508                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    391390247                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    391390247                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data    308504643                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total    308504643                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   3028384295                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   3028384295                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   3028384295                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   3028384295                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2535869                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2535869                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      2184001                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2184001                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data      1490683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      1490683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        43511                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        43511                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      4719870                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      4719870                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      4719870                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      4719870                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.037667                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037667                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.017307                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.017307                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.080886                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.080886                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.809841                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.809841                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.028246                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028246                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.028246                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028246                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 19891.043395                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 19891.043395                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 29852.951692                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 29852.951692                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 14758.919752                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 14758.919752                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11107.365752                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11107.365752                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 22715.494494                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 22715.494494                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 22715.494494                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 22715.494494                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              66                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1075                       # number of writebacks
system.cpu11.dcache.writebacks::total            1075                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        35460                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        35460                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        16050                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        16050                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data         4898                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total         4898                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        51510                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        51510                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        51510                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        51510                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        60059                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        60059                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        21749                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        21749                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       115678                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       115678                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data        35237                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        35237                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        81808                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        81808                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        81808                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        81808                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data    838094007                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total    838094007                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data    586191060                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total    586191060                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data   1241023643                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total   1241023643                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    330408753                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    330408753                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data    265131857                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total    265131857                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   1424285067                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   1424285067                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   1424285067                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   1424285067                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.023684                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.023684                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.009958                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.009958                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.077601                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.077601                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.809841                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.809841                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.017333                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.017333                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.017333                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.017333                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 13954.511514                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 13954.511514                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 26952.552301                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 26952.552301                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10728.259851                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10728.259851                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9376.756052                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9376.756052                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 17410.095186                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 17410.095186                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 17410.095186                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 17410.095186                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1761                       # number of replacements
system.cpu11.icache.tags.tagsinuse         408.587276                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           7832948                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            2174                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         3603.011960                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   408.587276                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.798022                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.798022                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        15672664                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       15672664                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      7832948                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       7832948                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      7832948                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        7832948                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      7832948                       # number of overall hits
system.cpu11.icache.overall_hits::total       7832948                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         2297                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2297                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         2297                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2297                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         2297                       # number of overall misses
system.cpu11.icache.overall_misses::total         2297                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     35145998                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     35145998                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     35145998                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     35145998                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     35145998                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     35145998                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      7835245                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      7835245                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      7835245                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      7835245                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      7835245                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      7835245                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000293                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000293                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15300.826295                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15300.826295                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15300.826295                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15300.826295                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15300.826295                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15300.826295                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          123                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          123                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          123                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         2174                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         2174                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         2174                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         2174                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         2174                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         2174                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     27836502                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     27836502                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     27836502                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     27836502                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     27836502                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     27836502                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 12804.278749                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 12804.278749                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 12804.278749                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 12804.278749                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 12804.278749                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 12804.278749                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               3417836                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2813016                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          133215                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            2816939                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               2662242                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           94.508330                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                214228                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect            51079                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       39997991                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          5175662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     16456386                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   3417836                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          2876470                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    34678595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                284724                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          961                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 5052042                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               32259                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         39997581                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.433693                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           0.922477                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               31329387     78.33%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                3417723      8.54%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                1822471      4.56%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                3428000      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           39997581                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.085450                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.411430                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                2450454                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            32047397                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 2255594                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles             3102620                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               141516                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             213863                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 949                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             15236997                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1517                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               141516                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                3201141                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                216966                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     29977036                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 4613611                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             1847311                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             14877716                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 8284                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          21218462                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            73307486                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       17051258                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            19257428                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1961029                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts          1876395                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts      1876767                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3876959                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2880623                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           2394904                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          192523                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          49937                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 12562868                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded           1923035                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                13963338                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           28881                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1338668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      2841965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved        30961                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     39997581                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.349105                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.672072                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          29694210     74.24%     74.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           7472182     18.68%     92.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           2002411      5.01%     97.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            828778      2.07%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      39997581                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             8784864     62.91%     62.91% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9689      0.07%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.98% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            2826086     20.24%     83.22% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           2342699     16.78%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             13963338                       # Type of FU issued
system.cpu12.iq.rate                         0.349101                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         67953138                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        15825129                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     13757130                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             13963338                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads         133927                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       238794                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          580                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       144620                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        19909                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           85                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               141516                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                177131                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              644687                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          14485928                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts           70260                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2880623                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            2394904                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts          1874326                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 3400                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       103635                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect        34914                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             138549                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            13852231                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             2805685                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          111107                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          25                       # number of nop insts executed
system.cpu12.iew.exec_refs                    5130199                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2768907                       # Number of branches executed
system.cpu12.iew.exec_stores                  2324514                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.346323                       # Inst execution rate
system.cpu12.iew.wb_sent                     13777995                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    13757130                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 6106265                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 7813718                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.343946                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.781480                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       1338778                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls       1892073                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          132369                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     39749805                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.330750                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.709862                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     28856742     72.60%     72.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     10025593     25.22%     97.82% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       315957      0.79%     98.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       266806      0.67%     99.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        79991      0.20%     99.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        36273      0.09%     99.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        57169      0.14%     99.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        45228      0.11%     99.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        66046      0.17%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     39749805                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           12746561                       # Number of instructions committed
system.cpu12.commit.committedOps             13147232                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      4892111                       # Number of memory references committed
system.cpu12.commit.loads                     2641828                       # Number of loads committed
system.cpu12.commit.membars                     41362                       # Number of memory barriers committed
system.cpu12.commit.branches                  2650317                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                10686049                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              78531                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        8250033     62.75%     62.75% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          5088      0.04%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2641828     20.09%     82.88% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      2250283     17.12%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        13147232                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               66046                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   54056877                       # The number of ROB reads
system.cpu12.rob.rob_writes                  29222285                       # The number of ROB writes
system.cpu12.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  12746561                       # Number of Instructions Simulated
system.cpu12.committedOps                    13147232                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.137944                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.137944                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.318680                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.318680                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               15624487                       # number of integer regfile reads
system.cpu12.int_regfile_writes               6378303                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                55266192                       # number of cc regfile reads
system.cpu12.cc_regfile_writes               13443648                       # number of cc regfile writes
system.cpu12.misc_regfile_reads               6934448                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              4029635                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           20803                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         485.635880                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           2862458                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           21310                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          134.324636                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   485.635880                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.948508                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.948508                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         6428103                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        6428103                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       690656                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        690656                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       369349                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       369349                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data      1710190                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      1710190                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         9409                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         9409                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1060005                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1060005                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1060005                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1060005                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        93030                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        93030                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        38152                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        38152                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       148639                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       148639                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        41500                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        41500                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       131182                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       131182                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       131182                       # number of overall misses
system.cpu12.dcache.overall_misses::total       131182                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   1789099974                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   1789099974                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1157271713                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1157271713                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data   2159548816                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2159548816                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    396842886                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    396842886                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data    390399268                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total    390399268                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   2946371687                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   2946371687                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   2946371687                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   2946371687                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       783686                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       783686                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       407501                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       407501                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data      1858829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      1858829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        50909                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        50909                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1191187                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1191187                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1191187                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1191187                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.118708                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.118708                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.093624                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.093624                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.079964                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.079964                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.815180                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.815180                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.110127                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.110127                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.110127                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.110127                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 19231.430442                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 19231.430442                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 30333.186019                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 30333.186019                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 14528.816905                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 14528.816905                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  9562.479181                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9562.479181                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 22460.182700                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 22460.182700                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 22460.182700                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 22460.182700                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              75                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     4.173333                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu12.dcache.writebacks::total            1002                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        31469                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        31469                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        16117                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        16117                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data         4829                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total         4829                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        47586                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        47586                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        47586                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        47586                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        61561                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        61561                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        22035                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        22035                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       143810                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       143810                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data        41500                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        41500                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        83596                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        83596                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        83596                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        83596                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data    846574182                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total    846574182                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data    614147045                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total    614147045                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data   1531914226                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   1531914226                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    334364114                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    334364114                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data    329818232                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total    329818232                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   1460721227                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   1460721227                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   1460721227                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   1460721227                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.078553                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.078553                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.054073                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.054073                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.077366                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.077366                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.815180                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.815180                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.070179                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.070179                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.070179                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.070179                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 13751.793863                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 13751.793863                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 27871.433855                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 27871.433855                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 10652.348418                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10652.348418                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  8056.966602                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  8056.966602                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 17473.578006                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 17473.578006                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 17473.578006                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 17473.578006                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1774                       # number of replacements
system.cpu12.icache.tags.tagsinuse         398.428950                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           5049737                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            2177                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2319.585209                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   398.428950                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.778182                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.778182                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        10106261                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       10106261                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      5049737                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       5049737                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      5049737                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        5049737                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      5049737                       # number of overall hits
system.cpu12.icache.overall_hits::total       5049737                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         2305                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2305                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         2305                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2305                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         2305                       # number of overall misses
system.cpu12.icache.overall_misses::total         2305                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     35295487                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     35295487                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     35295487                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     35295487                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     35295487                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     35295487                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      5052042                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      5052042                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      5052042                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      5052042                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      5052042                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      5052042                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000456                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000456                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000456                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000456                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000456                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15312.575705                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15312.575705                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15312.575705                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15312.575705                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15312.575705                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15312.575705                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          128                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          128                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          128                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         2177                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         2177                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         2177                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         2177                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         2177                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         2177                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     27892509                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     27892509                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     27892509                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     27892509                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     27892509                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     27892509                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000431                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000431                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000431                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000431                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 12812.360588                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 12812.360588                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 12812.360588                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 12812.360588                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 12812.360588                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 12812.360588                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               3996435                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         3504447                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          106930                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            3498899                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               3378692                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.564434                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                175162                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect            43357                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       39997808                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          6638932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     19510934                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   3996435                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          3553854                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    33245192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                224668                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 6542665                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               27398                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         39997056                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.506750                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           0.989165                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               30317670     75.80%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                3069981      7.68%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                2629705      6.57%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                3979700      9.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           39997056                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.099916                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.487800                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                4184771                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            28907544                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3987812                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             2805368                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               111561                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             176433                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 901                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             18648661                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1362                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               111561                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                4850665                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                179449                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     27050906                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 6132788                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             1671687                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             18363608                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 6759                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          24088752                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            89988907                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       21380169                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            22471143                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1617604                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts          1692927                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts      1693205                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3484060                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            4626175                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           3174498                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         1190899                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          54338                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 16312588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded           1730589                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                17608576                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           24835                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1100346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      2376223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved        23130                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     39997056                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.440247                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.740643                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          27690526     69.23%     69.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           7744438     19.36%     88.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           3822138      9.56%     98.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            739954      1.85%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      39997056                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             9884246     56.13%     56.13% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               8422      0.05%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.18% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            4583636     26.03%     82.21% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           3132272     17.79%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             17608576                       # Type of FU issued
system.cpu13.iq.rate                         0.440239                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         75239043                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        19143984                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     17443672                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             17608576                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        1140786                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       197084                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       115311                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        16936                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               111561                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                146701                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              579783                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          18043197                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts           52191                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             4626175                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            3174498                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts          1691490                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 2943                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  63                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          483                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        82758                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect        28530                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             111288                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            17520984                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             4566970                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           87592                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          20                       # number of nop insts executed
system.cpu13.iew.exec_refs                    7684314                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                3492987                       # Number of branches executed
system.cpu13.iew.exec_stores                  3117344                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.438049                       # Inst execution rate
system.cpu13.iew.wb_sent                     17460222                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    17443672                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 8556324                       # num instructions producing a value
system.cpu13.iew.wb_consumers                10088428                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.436116                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.848133                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       1100425                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls       1707458                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          106157                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     39796560                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.425736                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.806731                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     26898487     67.59%     67.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     11116777     27.93%     95.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       273899      0.69%     96.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1247261      3.13%     99.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        73171      0.18%     99.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        35901      0.09%     99.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        51364      0.13%     99.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        41503      0.10%     99.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        58197      0.15%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     39796560                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           16578275                       # Number of instructions committed
system.cpu13.commit.committedOps             16942828                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      7488276                       # Number of memory references committed
system.cpu13.commit.loads                     4429090                       # Number of loads committed
system.cpu13.commit.membars                     34482                       # Number of memory barriers committed
system.cpu13.commit.branches                  3399210                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                13710542                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              70389                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        9449944     55.78%     55.78% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          4608      0.03%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.80% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       4429090     26.14%     81.94% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      3059186     18.06%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        16942828                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               58197                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   57716148                       # The number of ROB reads
system.cpu13.rob.rob_writes                  36288682                       # The number of ROB writes
system.cpu13.timesIdled                           200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      29012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  16578275                       # Number of Instructions Simulated
system.cpu13.committedOps                    16942828                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.412664                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.412664                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.414480                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.414480                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20181695                       # number of integer regfile reads
system.cpu13.int_regfile_writes               7742663                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                71074116                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               15190439                       # number of cc regfile writes
system.cpu13.misc_regfile_reads               9400084                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              3633790                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           16941                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         477.895149                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           4629347                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           17440                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          265.444209                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   477.895149                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.933389                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.933389                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         9859392                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        9859392                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1641032                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1641032                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      1354581                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      1354581                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data      1552241                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      1552241                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         8344                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         8344                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      2995613                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        2995613                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      2995613                       # number of overall hits
system.cpu13.dcache.overall_hits::total       2995613                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        78375                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        78375                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        35925                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        35925                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       129067                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       129067                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        33792                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        33792                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       114300                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       114300                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       114300                       # number of overall misses
system.cpu13.dcache.overall_misses::total       114300                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   1653901830                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   1653901830                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1087607079                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1087607079                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   1920377735                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   1920377735                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    345828700                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    345828700                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    346006984                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    346006984                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   2741508909                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   2741508909                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   2741508909                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   2741508909                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1719407                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1719407                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      1390506                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      1390506                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data      1681308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      1681308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        42136                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        42136                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      3109913                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      3109913                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      3109913                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      3109913                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.045583                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.045583                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.025836                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.025836                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.076766                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.076766                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.801975                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.801975                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.036753                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.036753                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.036753                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.036753                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21102.415694                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21102.415694                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 30274.379374                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 30274.379374                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 14878.921297                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 14878.921297                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10234.040601                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10234.040601                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 23985.204803                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 23985.204803                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 23985.204803                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 23985.204803                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     8.611111                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          764                       # number of writebacks
system.cpu13.dcache.writebacks::total             764                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        27895                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        27895                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        15169                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        15169                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data         3939                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total         3939                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        43064                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        43064                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        43064                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        43064                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        50480                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        50480                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        20756                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        20756                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       125128                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       125128                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        33792                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        33792                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        71236                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        71236                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        71236                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        71236                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data    734527279                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total    734527279                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data    574989142                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total    574989142                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data   1361143466                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   1361143466                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    295662300                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    295662300                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    295909016                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    295909016                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   1309516421                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   1309516421                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   1309516421                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   1309516421                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.029359                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.029359                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.014927                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.014927                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.074423                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.074423                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.801975                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.801975                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.022906                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.022906                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.022906                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.022906                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 14550.857349                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 14550.857349                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 27702.309790                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 27702.309790                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10878.008647                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10878.008647                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  8749.476207                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  8749.476207                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 18382.789896                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 18382.789896                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 18382.789896                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 18382.789896                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1326                       # number of replacements
system.cpu13.icache.tags.tagsinuse         385.251687                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           6540860                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1717                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3809.470006                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   385.251687                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.752445                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.752445                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        13087047                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       13087047                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      6540860                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       6540860                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      6540860                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        6540860                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      6540860                       # number of overall hits
system.cpu13.icache.overall_hits::total       6540860                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1805                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1805                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1805                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1805                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1805                       # number of overall misses
system.cpu13.icache.overall_misses::total         1805                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     28589904                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     28589904                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     28589904                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     28589904                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     28589904                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     28589904                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      6542665                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      6542665                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      6542665                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      6542665                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      6542665                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      6542665                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000276                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000276                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15839.281994                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15839.281994                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15839.281994                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15839.281994                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15839.281994                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15839.281994                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           88                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           88                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           88                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1717                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1717                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1717                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1717                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1717                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1717                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     22715079                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     22715079                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     22715079                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     22715079                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     22715079                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     22715079                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 13229.516016                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 13229.516016                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 13229.516016                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 13229.516016                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 13229.516016                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 13229.516016                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               3988013                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         3478039                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          109125                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            3461322                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               3349133                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           96.758782                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                181406                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect            44413                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       39997592                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          6573541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     19444669                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   3988013                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          3530539                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    33308222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                228776                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 6472875                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               25813                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         39996749                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.505660                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           0.988628                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               30335097     75.84%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                3082583      7.71%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                2595020      6.49%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                3984049      9.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           39996749                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.099706                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.486146                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                4100226                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            29025147                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3942565                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles             2815223                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               113588                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             184206                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 906                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             18582111                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1426                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               113588                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                4769653                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                200258                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     27141664                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 6093795                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             1677791                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             18292438                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 7847                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          24074058                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            89590927                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       21270711                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            22389192                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1684861                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts          1697259                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts      1697574                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3495525                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            4549840                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           3138716                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1138922                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          53184                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 16232652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded           1735860                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                17517626                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           27655                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1150907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      2462574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved        22869                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     39996749                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.437976                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.741227                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          27766208     69.42%     69.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           7721166     19.30%     88.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           3731665      9.33%     98.06% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            777710      1.94%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      39996749                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             9904894     56.54%     56.54% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9152      0.05%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.59% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            4507237     25.73%     82.32% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           3096343     17.68%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             17517626                       # Type of FU issued
system.cpu14.iq.rate                         0.437967                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         75059656                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        19119832                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     17348311                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             17517626                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1085882                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       205006                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       120442                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        18681                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               113588                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                165045                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              582019                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          17968531                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts           51677                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             4549840                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            3138716                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts          1695778                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 3322                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        84471                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect        29138                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             113609                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            17426117                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             4489092                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           91509                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          19                       # number of nop insts executed
system.cpu14.iew.exec_refs                    7569684                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                3473776                       # Number of branches executed
system.cpu14.iew.exec_stores                  3080592                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.435679                       # Inst execution rate
system.cpu14.iew.wb_sent                     17364451                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    17348311                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 8491725                       # num instructions producing a value
system.cpu14.iew.wb_consumers                10108860                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.433734                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.840028                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       1150952                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls       1712990                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          108325                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     39788153                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.422679                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.808398                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     26985256     67.82%     67.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     11049949     27.77%     95.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       284591      0.72%     96.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1196939      3.01%     99.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        74995      0.19%     99.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        37749      0.09%     99.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        53836      0.14%     99.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        42791      0.11%     99.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        62047      0.16%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     39788153                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           16438576                       # Number of instructions committed
system.cpu14.commit.committedOps             16817602                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      7363106                       # Number of memory references committed
system.cpu14.commit.loads                     4344833                       # Number of loads committed
system.cpu14.commit.membars                     35410                       # Number of memory barriers committed
system.cpu14.commit.branches                  3373733                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                13618163                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              73787                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        9449703     56.19%     56.19% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          4793      0.03%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.22% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       4344833     25.84%     82.05% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      3018273     17.95%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16817602                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               62047                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   57630453                       # The number of ROB reads
system.cpu14.rob.rob_writes                  36147618                       # The number of ROB writes
system.cpu14.timesIdled                           187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      29228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  16438576                       # Number of Instructions Simulated
system.cpu14.committedOps                    16817602                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.433154                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.433154                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.410989                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.410989                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               20037977                       # number of integer regfile reads
system.cpu14.int_regfile_writes               7740462                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                70568613                       # number of cc regfile reads
system.cpu14.cc_regfile_writes               15139251                       # number of cc regfile writes
system.cpu14.misc_regfile_reads               9293614                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              3643567                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           18847                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         488.170711                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           4557372                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           19354                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          235.474424                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   488.170711                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.953458                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.953458                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         9722583                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        9722583                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1607736                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1607736                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1307587                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1307587                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data      1557179                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      1557179                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         8627                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         8627                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      2915323                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        2915323                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      2915323                       # number of overall hits
system.cpu14.dcache.overall_hits::total       2915323                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        81986                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        81986                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        37311                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        37311                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       129054                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       129054                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        34409                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        34409                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       119297                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       119297                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       119297                       # number of overall misses
system.cpu14.dcache.overall_misses::total       119297                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   1742004931                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   1742004931                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   1146631186                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   1146631186                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data   1913526949                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   1913526949                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    367519801                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    367519801                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data    347239018                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total    347239018                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   2888636117                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   2888636117                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   2888636117                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   2888636117                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1689722                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1689722                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1344898                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1344898                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data      1686233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      1686233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        43036                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        43036                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      3034620                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3034620                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      3034620                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3034620                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.048520                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.048520                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.027743                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.027743                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.076534                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.076534                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.799540                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.799540                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.039312                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.039312                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.039312                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.039312                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 21247.590211                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 21247.590211                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 30731.719493                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 30731.719493                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 14827.335449                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 14827.335449                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10680.920718                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10680.920718                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 24213.820272                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 24213.820272                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 24213.820272                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 24213.820272                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     5.600000                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu14.dcache.writebacks::total             845                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        29345                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        29345                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        15874                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        15874                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data         3894                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total         3894                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        45219                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        45219                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        45219                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        45219                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        52641                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        52641                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        21437                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        21437                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       125160                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       125160                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        34409                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        34409                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        74078                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        74078                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        74078                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        74078                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data    765521175                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total    765521175                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data    605065116                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total    605065116                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data   1354992164                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   1354992164                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    315550699                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    315550699                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data    297316982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total    297316982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   1370586291                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   1370586291                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   1370586291                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   1370586291                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.031154                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.031154                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.015939                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.015939                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074225                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074225                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.799540                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.799540                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.024411                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.024411                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.024411                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.024411                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 14542.299253                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 14542.299253                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 28225.270140                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 28225.270140                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10826.079930                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10826.079930                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9170.586155                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9170.586155                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 18501.934326                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 18501.934326                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 18501.934326                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 18501.934326                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1381                       # number of replacements
system.cpu14.icache.tags.tagsinuse         388.763615                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           6470995                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1775                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3645.630986                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   388.763615                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.759304                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.759304                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        12947527                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       12947527                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      6470995                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       6470995                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      6470995                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        6470995                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      6470995                       # number of overall hits
system.cpu14.icache.overall_hits::total       6470995                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1880                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1880                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1880                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1880                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1880                       # number of overall misses
system.cpu14.icache.overall_misses::total         1880                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     29470935                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     29470935                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     29470935                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     29470935                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     29470935                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     29470935                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      6472875                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      6472875                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      6472875                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      6472875                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      6472875                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      6472875                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000290                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000290                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000290                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000290                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000290                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15676.029255                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15676.029255                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15676.029255                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15676.029255                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15676.029255                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15676.029255                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          103                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          103                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          103                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1777                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1777                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1777                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1777                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1777                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1777                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     23340053                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     23340053                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     23340053                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     23340053                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     23340053                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     23340053                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13134.526168                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13134.526168                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13134.526168                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13134.526168                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13134.526168                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13134.526168                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               4592989                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         4084553                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          107979                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            4066193                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               3952209                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           97.196788                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                180836                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect            45493                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       39997408                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          7784122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     22518632                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   4592989                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          4133045                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    32098670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                226974                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          692                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 7686467                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               27252                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         39996972                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.582483                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.050989                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               29269167     73.18%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                2814621      7.04%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                3256624      8.14%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                4656560     11.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           39996972                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.114832                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.563002                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                5530969                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            26320656                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 5493231                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             2539468                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               112648                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             179706                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 950                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             21629683                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1508                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               112648                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                6145344                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                186057                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     24616608                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 7424303                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             1512012                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             21339858                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 7187                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   36                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          26620723                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups           103901892                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       24926527                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            24993988                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1626731                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts          1533378                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts      1533827                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3169264                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            5927176                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3748966                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         1908255                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          57964                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 19445128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded           1573128                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                20580329                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           24141                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1117708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      2399032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved        23913                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     39996972                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.514547                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.791652                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          26161273     65.41%     65.41% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           7884353     19.71%     85.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           5158062     12.90%     98.02% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            793284      1.98%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      39996972                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            10980480     53.35%     53.35% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9146      0.04%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.40% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5884842     28.59%     81.99% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3705861     18.01%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             20580329                       # Type of FU issued
system.cpu15.iq.rate                         0.514542                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         81181771                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        22136449                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     20412704                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             20580329                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        1855896                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       197581                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       120821                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        17430                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               112648                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                151391                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              526920                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          21018275                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts           51394                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             5927176                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3748966                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts          1532138                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 3152                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        84551                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect        27738                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             112289                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            20489201                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5867318                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           91128                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          19                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9557646                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                4081924                       # Number of branches executed
system.cpu15.iew.exec_stores                  3690328                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.512263                       # Inst execution rate
system.cpu15.iew.wb_sent                     20428599                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    20412704                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                10501033                       # num instructions producing a value
system.cpu15.iew.wb_consumers                12150441                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.510351                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.864251                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       1117770                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls       1549215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          107140                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     39794104                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.500088                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.885175                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     25493031     64.06%     64.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     11771358     29.58%     93.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       284049      0.71%     94.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1964901      4.94%     99.29% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        77636      0.20%     99.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        38138      0.10%     99.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        53474      0.13%     99.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        47825      0.12%     99.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        63692      0.16%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     39794104                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           19513870                       # Number of instructions committed
system.cpu15.commit.committedOps             19900548                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9357740                       # Number of memory references committed
system.cpu15.commit.loads                     5729595                       # Number of loads committed
system.cpu15.commit.membars                     36237                       # Number of memory barriers committed
system.cpu15.commit.branches                  3987635                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                16088690                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              74220                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       10537896     52.95%     52.95% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          4912      0.02%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.98% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       5729595     28.79%     81.77% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3628145     18.23%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        19900548                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               63692                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   60682300                       # The number of ROB reads
system.cpu15.rob.rob_writes                  42240937                       # The number of ROB writes
system.cpu15.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  19513870                       # Number of Instructions Simulated
system.cpu15.committedOps                    19900548                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.049691                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.049691                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.487878                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.487878                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               23713850                       # number of integer regfile reads
system.cpu15.int_regfile_writes               8972872                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                83401191                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               16483266                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              11288953                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              3287013                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           17690                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         485.010622                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           5946997                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           18195                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          326.847870                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   485.010622                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.947286                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.947286                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        12473309                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       12473309                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      2379667                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       2379667                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      2081404                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      2081404                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data      1404956                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      1404956                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         8919                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         8919                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      4461071                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        4461071                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      4461071                       # number of overall hits
system.cpu15.dcache.overall_hits::total       4461071                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        84265                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        84265                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        38065                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        38065                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       116843                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       116843                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        32403                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        32403                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       122330                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       122330                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       122330                       # number of overall misses
system.cpu15.dcache.overall_misses::total       122330                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   1764983573                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   1764983573                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   1161738509                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   1161738509                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data   1760429011                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   1760429011                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    367228358                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    367228358                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data    306945018                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total    306945018                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   2926722082                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   2926722082                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   2926722082                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   2926722082                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2463932                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2463932                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      2119469                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      2119469                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data      1521799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      1521799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        41322                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        41322                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      4583401                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      4583401                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      4583401                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      4583401                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.034199                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.034199                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.017960                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.017960                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.076780                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.076780                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.784159                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.784159                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.026690                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.026690                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.026690                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026690                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 20945.630725                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 20945.630725                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 30519.861001                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 30519.861001                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 15066.619404                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 15066.619404                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11333.159214                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11333.159214                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 23924.810611                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 23924.810611                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 23924.810611                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 23924.810611                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     7.444444                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1110                       # number of writebacks
system.cpu15.dcache.writebacks::total            1110                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        31283                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        31283                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16157                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16157                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data         4159                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total         4159                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        47440                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        47440                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        47440                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        47440                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        52982                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        52982                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        21908                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        21908                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       112684                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       112684                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        32403                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        32403                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        74890                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        74890                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        74890                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        74890                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data    768056518                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total    768056518                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data    611045196                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total    611045196                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data   1232045749                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   1232045749                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    314109142                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    314109142                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data    264205982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total    264205982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   1379101714                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   1379101714                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   1379101714                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   1379101714                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021503                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021503                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.010337                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.010337                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074047                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074047                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.784159                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.784159                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.016339                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016339                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.016339                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016339                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 14496.555774                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 14496.555774                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 27891.418477                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 27891.418477                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 10933.635201                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10933.635201                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9693.829028                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9693.829028                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 18415.031566                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 18415.031566                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 18415.031566                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 18415.031566                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1294                       # number of replacements
system.cpu15.icache.tags.tagsinuse         399.751303                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           7684669                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1698                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         4525.717903                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   399.751303                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.780764                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.780764                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        15374632                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       15374632                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      7684669                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       7684669                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      7684669                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        7684669                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      7684669                       # number of overall hits
system.cpu15.icache.overall_hits::total       7684669                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1798                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1798                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1798                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1798                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1798                       # number of overall misses
system.cpu15.icache.overall_misses::total         1798                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     27529496                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     27529496                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     27529496                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     27529496                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     27529496                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     27529496                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      7686467                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      7686467                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      7686467                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      7686467                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      7686467                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      7686467                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000234                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000234                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15311.176863                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15311.176863                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15311.176863                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15311.176863                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15311.176863                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15311.176863                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          100                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          100                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          100                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1698                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1698                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1698                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1698                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1698                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1698                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21844004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21844004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21844004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21844004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21844004                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21844004                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 12864.548881                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 12864.548881                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 12864.548881                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 12864.548881                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 12864.548881                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 12864.548881                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               3447478                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         2906176                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          117712                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            2899781                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               2767998                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           95.455415                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                196117                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect            46501                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       39997225                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          5409117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     16682654                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   3447478                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          2964115                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    34459310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                252840                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles         1985                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 5295489                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               27418                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         39996833                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.437589                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           0.925195                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               31278862     78.20%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                3346207      8.37%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                1959321      4.90%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                3412443      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           39996833                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.086193                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.417095                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                2722192                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            31647191                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 2430884                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             3071049                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               125517                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             186139                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                1027                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             15556015                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1634                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               125517                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                3451711                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                194346                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     29617997                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                 4777985                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles             1829277                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             15233827                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                 9041                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   30                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          21429198                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups            75157277                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       17558497                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            19653419                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                1775774                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts          1853188                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts      1853358                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 3825706                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            3175322                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           2524023                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads          382963                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores         259751                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 13007367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded           1895233                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                14339280                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           63759                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       1236325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      2859011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved        28957                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     39996833                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.358510                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.640739                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          28876785     72.20%     72.20% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1           8292621     20.73%     92.93% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           2435622      6.09%     99.02% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            391805      0.98%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      39996833                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                455595     35.72%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    1      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     35.72% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead               632738     49.61%     85.32% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite              187182     14.68%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu             8763547     61.12%     61.12% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               8565      0.06%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.18% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            3104010     21.65%     82.82% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           2463158     17.18%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             14339280                       # Type of FU issued
system.cpu16.iq.rate                         0.358507                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                   1275516                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.088953                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads         70014668                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        16139314                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     14175452                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             15614796                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads         328115                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       222120                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       130283                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        10411                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               125517                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                157552                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              634342                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          14902646                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts           52842                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             3175322                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            2524023                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts          1851298                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 2718                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   5                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect        91587                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        31091                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             122678                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            14242969                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             3082296                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts           96311                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          46                       # number of nop insts executed
system.cpu16.iew.exec_refs                    5536431                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                2846505                       # Number of branches executed
system.cpu16.iew.exec_stores                  2454135                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.356099                       # Inst execution rate
system.cpu16.iew.wb_sent                     14195697                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    14175452                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                 6472031                       # num instructions producing a value
system.cpu16.iew.wb_consumers                 8083850                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.354411                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.800612                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       1236400                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls       1866275                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          116809                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     39771149                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.343623                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.681773                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     28306733     71.17%     71.17% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     10444236     26.26%     97.43% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2       519720      1.31%     98.74% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       166770      0.42%     99.16% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4       185196      0.47%     99.63% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        55361      0.14%     99.77% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        28012      0.07%     99.84% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        24343      0.06%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        40778      0.10%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     39771149                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           13308176                       # Number of instructions committed
system.cpu16.commit.committedOps             13666272                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                      5346940                       # Number of memory references committed
system.cpu16.commit.loads                     2953201                       # Number of loads committed
system.cpu16.commit.membars                     37150                       # Number of memory barriers committed
system.cpu16.commit.branches                  2749024                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                11082588                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              68121                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu        8314885     60.84%     60.84% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          4447      0.03%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       2953201     21.61%     82.48% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      2393739     17.52%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        13666272                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               40778                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   54524662                       # The number of ROB reads
system.cpu16.rob.rob_writes                  30032922                       # The number of ROB writes
system.cpu16.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  13308176                       # Number of Instructions Simulated
system.cpu16.committedOps                    13666272                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             3.005463                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       3.005463                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.332727                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.332727                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               16203745                       # number of integer regfile reads
system.cpu16.int_regfile_writes               6451375                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                57280396                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               13653183                       # number of cc regfile writes
system.cpu16.misc_regfile_reads               7318303                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              3981190                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           17617                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         483.109514                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           3121187                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           18121                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          172.241433                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   483.109514                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.943573                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.943573                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses         6926237                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses        6926237                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data       812179                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total        812179                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data       536095                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total       536095                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data      1689324                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      1689324                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data         7395                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total         7395                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      1348274                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        1348274                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      1348274                       # number of overall hits
system.cpu16.dcache.overall_hits::total       1348274                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data        87017                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total        87017                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        36131                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        36131                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       146011                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       146011                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        39678                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        39678                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       123148                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       123148                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       123148                       # number of overall misses
system.cpu16.dcache.overall_misses::total       123148                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   1662456218                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   1662456218                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   1088714092                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   1088714092                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   2088032299                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2088032299                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    370677877                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    370677877                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data    383574710                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total    383574710                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   2751170310                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   2751170310                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   2751170310                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   2751170310                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data       899196                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total       899196                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data       572226                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total       572226                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data      1835335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      1835335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        47073                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        47073                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      1471422                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      1471422                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      1471422                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      1471422                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.096772                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.096772                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.063141                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.063141                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.079556                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.079556                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.842904                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.842904                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.083693                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.083693                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.083693                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.083693                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 19104.959008                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 19104.959008                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 30132.409621                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 30132.409621                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 14300.513653                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 14300.513653                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  9342.151243                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  9342.151243                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 22340.357212                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 22340.357212                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 22340.357212                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 22340.357212                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs              67                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs     3.208955                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          937                       # number of writebacks
system.cpu16.dcache.writebacks::total             937                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        30679                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        30679                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        15304                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        15304                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data         4295                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total         4295                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        45983                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        45983                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        45983                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        45983                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        56338                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        56338                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        20827                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        20827                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       141716                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       141716                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        39678                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        39678                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        77165                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        77165                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        77165                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        77165                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data    753652148                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total    753652148                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data    592985243                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total    592985243                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   1491660370                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   1491660370                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    312088123                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    312088123                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data    324409790                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total    324409790                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   1346637391                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   1346637391                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   1346637391                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   1346637391                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.062654                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.062654                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.036396                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.036396                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.077215                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.077215                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.842904                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.842904                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.052442                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.052442                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.052442                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.052442                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 13377.332316                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 13377.332316                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 28471.947136                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 28471.947136                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 10525.701897                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10525.701897                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  7865.520515                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  7865.520515                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 17451.401426                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 17451.401426                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 17451.401426                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 17451.401426                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            1777                       # number of replacements
system.cpu16.icache.tags.tagsinuse         407.132414                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           5293159                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            2189                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         2418.071722                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   407.132414                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.795180                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.795180                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        10593167                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       10593167                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      5293159                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       5293159                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      5293159                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        5293159                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      5293159                       # number of overall hits
system.cpu16.icache.overall_hits::total       5293159                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         2330                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         2330                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         2330                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         2330                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         2330                       # number of overall misses
system.cpu16.icache.overall_misses::total         2330                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     36291493                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     36291493                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     36291493                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     36291493                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     36291493                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     36291493                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      5295489                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      5295489                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      5295489                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      5295489                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      5295489                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      5295489                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000440                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000440                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000440                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000440                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000440                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000440                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 15575.748069                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 15575.748069                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 15575.748069                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 15575.748069                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 15575.748069                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 15575.748069                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          141                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          141                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          141                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         2189                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         2189                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         2189                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         2189                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         2189                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         2189                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     28755007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     28755007                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     28755007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     28755007                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     28755007                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     28755007                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000413                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000413                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000413                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000413                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 13136.138419                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 13136.138419                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 13136.138419                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 13136.138419                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 13136.138419                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 13136.138419                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     36698                       # number of replacements
system.l2.tags.tagsinuse                  3810.751523                       # Cycle average of tags in use
system.l2.tags.total_refs                      257712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.335882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2038.088791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      321.898968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       76.102198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       48.807893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       64.631974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       31.297217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       63.021011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       43.864249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       61.240561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       51.960852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       60.512165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       23.919674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       54.864481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       58.892190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       61.243947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       13.857513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       55.344527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       39.820424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       53.553803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       18.666797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       59.730187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       51.805516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       57.179623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        9.928667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       58.576627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        9.887943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       55.391899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        8.847296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       52.822585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.841641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       57.699145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        5.964414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       54.093210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       27.667899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       53.725636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.058147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.060684                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    563566                       # Number of tag accesses
system.l2.tags.data_accesses                   563566                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               1750                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              14233                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               1641                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              11428                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               1449                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              12307                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               1549                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              13505                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               2078                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              13196                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               2132                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              13242                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               2063                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              14320                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               2124                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              13469                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               2112                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              14315                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               2057                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              14617                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               2164                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              14300                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               2165                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              15092                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               1691                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              12728                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               1752                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              13502                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               1690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              13365                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               2161                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              12991                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  247230                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14254                       # number of Writeback hits
system.l2.Writeback_hits::total                 14254                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu02.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu16.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   482                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                1750                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               14237                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1641                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               11428                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               12307                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1549                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               13526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               13200                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               13244                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2063                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               14329                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2124                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               13477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2112                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               14380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2057                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               14724                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               14320                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                2165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               15170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1691                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               12729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1752                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               13504                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               13366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                2161                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               13151                       # number of demand (read+write) hits
system.l2.demand_hits::total                   247712                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 21                       # number of overall hits
system.l2.overall_hits::cpu00.data                 21                       # number of overall hits
system.l2.overall_hits::cpu01.inst               1750                       # number of overall hits
system.l2.overall_hits::cpu01.data              14237                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1641                       # number of overall hits
system.l2.overall_hits::cpu02.data              11428                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1449                       # number of overall hits
system.l2.overall_hits::cpu03.data              12307                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1549                       # number of overall hits
system.l2.overall_hits::cpu04.data              13526                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2078                       # number of overall hits
system.l2.overall_hits::cpu05.data              13200                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2132                       # number of overall hits
system.l2.overall_hits::cpu06.data              13244                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2063                       # number of overall hits
system.l2.overall_hits::cpu07.data              14329                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2124                       # number of overall hits
system.l2.overall_hits::cpu08.data              13477                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2112                       # number of overall hits
system.l2.overall_hits::cpu09.data              14380                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2057                       # number of overall hits
system.l2.overall_hits::cpu10.data              14724                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2164                       # number of overall hits
system.l2.overall_hits::cpu11.data              14320                       # number of overall hits
system.l2.overall_hits::cpu12.inst               2165                       # number of overall hits
system.l2.overall_hits::cpu12.data              15170                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1691                       # number of overall hits
system.l2.overall_hits::cpu13.data              12729                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1752                       # number of overall hits
system.l2.overall_hits::cpu14.data              13504                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1690                       # number of overall hits
system.l2.overall_hits::cpu15.data              13366                       # number of overall hits
system.l2.overall_hits::cpu16.inst               2161                       # number of overall hits
system.l2.overall_hits::cpu16.data              13151                       # number of overall hits
system.l2.overall_hits::total                  247712                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data               90                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               50                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             2846                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst              117                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             2578                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             3019                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst              130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             2974                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             2002                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             2084                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             2163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               42                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             1788                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             2345                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               77                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             2068                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             2303                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             2545                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             1816                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             2396                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             1924                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             1855                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37956                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu01.data          9168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          7753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          8966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          9593                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          8592                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          9065                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          9040                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          8149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          9176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          9774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          9029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          9550                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          8851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          9362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          9480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data          9013                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             144561                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         4666                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         3696                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         4043                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         4331                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         4376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         4682                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         4593                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         4171                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         4825                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         4883                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         4641                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         4670                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         4272                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         4609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         4557                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         4351                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            71366                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3230                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               304                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              3047                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              2764                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              3224                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst               130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              3168                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              2179                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              2279                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              2347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              1956                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              2538                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              2264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              2488                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              2725                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              2028                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              2582                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              2100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              2033                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41186                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              324                       # number of overall misses
system.l2.overall_misses::cpu00.data              304                       # number of overall misses
system.l2.overall_misses::cpu01.inst               50                       # number of overall misses
system.l2.overall_misses::cpu01.data             3047                       # number of overall misses
system.l2.overall_misses::cpu02.inst              117                       # number of overall misses
system.l2.overall_misses::cpu02.data             2764                       # number of overall misses
system.l2.overall_misses::cpu03.inst              124                       # number of overall misses
system.l2.overall_misses::cpu03.data             3224                       # number of overall misses
system.l2.overall_misses::cpu04.inst              130                       # number of overall misses
system.l2.overall_misses::cpu04.data             3168                       # number of overall misses
system.l2.overall_misses::cpu05.inst               27                       # number of overall misses
system.l2.overall_misses::cpu05.data             2179                       # number of overall misses
system.l2.overall_misses::cpu06.inst              124                       # number of overall misses
system.l2.overall_misses::cpu06.data             2279                       # number of overall misses
system.l2.overall_misses::cpu07.inst               18                       # number of overall misses
system.l2.overall_misses::cpu07.data             2347                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data             1956                       # number of overall misses
system.l2.overall_misses::cpu09.inst               20                       # number of overall misses
system.l2.overall_misses::cpu09.data             2538                       # number of overall misses
system.l2.overall_misses::cpu10.inst               77                       # number of overall misses
system.l2.overall_misses::cpu10.data             2264                       # number of overall misses
system.l2.overall_misses::cpu11.inst               10                       # number of overall misses
system.l2.overall_misses::cpu11.data             2488                       # number of overall misses
system.l2.overall_misses::cpu12.inst               12                       # number of overall misses
system.l2.overall_misses::cpu12.data             2725                       # number of overall misses
system.l2.overall_misses::cpu13.inst               26                       # number of overall misses
system.l2.overall_misses::cpu13.data             2028                       # number of overall misses
system.l2.overall_misses::cpu14.inst               23                       # number of overall misses
system.l2.overall_misses::cpu14.data             2582                       # number of overall misses
system.l2.overall_misses::cpu15.inst                8                       # number of overall misses
system.l2.overall_misses::cpu15.data             2100                       # number of overall misses
system.l2.overall_misses::cpu16.inst               28                       # number of overall misses
system.l2.overall_misses::cpu16.data             2033                       # number of overall misses
system.l2.overall_misses::total                 41186                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     17313500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      4857000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2673500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    150772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      5836500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    136621500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      6181000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    159913000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      6566500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    157540500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1482500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data    106058000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      6408500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data    110434500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       921500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data    114589500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      2206500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data     94719500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1029000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data    124189500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      3893500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data    109577500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       534000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data    122000500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       611500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    134803500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data     96211500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1172500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data    126942500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data    101954000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1489000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data     98246000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2009414000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       318000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data       423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       953000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data       318000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data       794500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1271500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10803999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11065000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9897998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9085999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10411500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9650000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11422000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10026998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9514499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      9552000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     173836993                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     17313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    161575999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      5836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    146685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6181000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    170978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      6566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    168076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    115576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      6408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    120926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data    124487498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data    103805499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    134601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      3893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    120021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    131920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    144453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data    107633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    136969498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    111468499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1489000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data    107798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2183250993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     17313500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16291000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2673500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    161575999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      5836500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    146685000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6181000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    170978000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      6566500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    168076000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1482500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    115576500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      6408500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    120926000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       921500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data    124487498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2206500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data    103805499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1029000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    134601000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      3893500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    120021500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       534000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    131920500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       611500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    144453500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1261500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data    107633500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1172500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    136969498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       402500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    111468499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1489000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data    107798000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2183250993                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           1800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          17079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           1758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          14006                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           1573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          15326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           1679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          16479                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           2105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          15198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           2256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          15326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           2081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          16483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           2166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          15257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           2132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          16660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           2134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          16685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           2174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          16603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           2177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          17637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           1717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          14544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           1775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          15898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           1698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          15289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           2189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          14846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              285186                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14254                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14254                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         9168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         7755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         8966                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         9593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         8593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         9067                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         9040                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         8151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         9177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         9780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         9029                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         9550                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         8851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         9363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         9482                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data         9015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           144580                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         4668                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         3696                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         4044                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         4331                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         4376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         4683                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         4594                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         4171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         4826                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         4883                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         4641                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         4670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         4272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         4612                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         4557                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         4352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          71376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3712                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             325                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1800                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           17284                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1758                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           14192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1573                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           15531                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           16694                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            2105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           15379                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            2256                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           15523                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            2081                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           16676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            2166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           15433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            2132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           16918                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            2134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           16988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            2174                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           16808                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            2177                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           17895                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           14757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1775                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           16086                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           15466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            2189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           15184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               288898                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            325                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1800                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          17284                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1758                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          14192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1573                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          15531                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          16694                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           2105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          15379                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           2256                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          15523                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           2081                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          16676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           2166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          15433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           2132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          16918                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           2134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          16988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           2174                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          16808                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           2177                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          17895                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          14757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1775                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          16086                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          15466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           2189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          15184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              288898                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.939130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.810811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.166637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.066553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.184064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.078830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.196986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.077427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.180472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.012827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.131728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.054965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.135978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.008650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.131226                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.019391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.117192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.009381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.140756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.036082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.123944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.004600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.138710                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.005512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.144299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.015143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.124862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.012958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.150711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.004711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.125842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.012791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.124949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133092                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.999742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.999884                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.999779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.999755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.999891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.999387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.999893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.999778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999869                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999572                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999753                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.999786                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.999782                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.999793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.999350                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data     0.999770                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999860                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.980488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.902326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.977901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.989848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.953368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.954545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.748062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.646865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.902439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.697674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.995305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.989362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.994350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.526627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870151                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.939130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.935385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.176290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.066553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.194758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.078830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.207585                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.077427                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.189769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.012827                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.141687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.054965                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.146814                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.008650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.140741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.019391                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.126741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.009381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.150018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.036082                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.133271                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.004600                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.148025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.005512                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.152277                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.015143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.137426                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.012958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.160512                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.004711                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.135782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.012791                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.133891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142562                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.939130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.935385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.176290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.066553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.194758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.078830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.207585                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.077427                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.189769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.012827                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.141687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.054965                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.146814                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.008650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.140741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.019391                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.126741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.009381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.150018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.036082                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.133271                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.004600                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.148025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.005512                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.152277                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.015143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.137426                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.012958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.160512                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.004711                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.135782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.012791                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.133891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142562                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53436.728395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 53966.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst        53470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52976.809557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 49884.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52995.151280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 49846.774194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52968.863862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 50511.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52972.595831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 54907.407407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52976.023976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 51681.451613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52991.602687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51194.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52977.115118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 52535.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52975.111857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        51450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52959.275053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 50564.935065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52987.185687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        53400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52974.598350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 50958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52967.976424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 48519.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52979.900881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 50978.260870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52981.010017                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 50312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52990.644491                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 53178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52962.803235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52940.615449                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data    34.685864                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     5.846663                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     6.503866                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data    46.098518                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     5.590717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data     5.880395                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     6.592373                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data    68.152593                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data    22.639897                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data    12.706785                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data   164.663212                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    17.816607                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53429.906542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 53751.238806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 54104.838710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 53975.609756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 54306.701031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 53776.836158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53802.564103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 53793.467391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 54083.327381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 53945.595855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 53285.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 53621.621622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53611.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53877.358491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 53908.591398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 54059.653409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53662.921348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53819.502477                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53436.728395                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53588.815789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst        53470                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53027.895963                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 49884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53069.826339                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 49846.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53032.878412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 50511.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53054.292929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 54907.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53041.073887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 51681.451613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53060.991663                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51194.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53041.115467                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 52535.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53070.296012                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        51450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53034.278960                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 50564.935065                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53013.030035                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        53400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53022.709003                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 50958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 53010.458716                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 48519.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 53073.717949                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 50978.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53047.830364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 50312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53080.237619                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 53178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 53024.102312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53009.541907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53436.728395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53588.815789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst        53470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53027.895963                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 49884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53069.826339                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 49846.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53032.878412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 50511.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53054.292929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 54907.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53041.073887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 51681.451613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53060.991663                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51194.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53041.115467                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 52535.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53070.296012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        51450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53034.278960                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 50564.935065                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53013.030035                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        53400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53022.709003                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 50958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 53010.458716                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 48519.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 53073.717949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 50978.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53047.830364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 50312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53080.237619                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 53178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 53024.102312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53009.541907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                177                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       6.807692                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  812                       # number of writebacks
system.l2.writebacks::total                       812                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            85                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                414                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 414                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                414                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         2846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         2573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         3011                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         2970                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         2001                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         2081                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         2162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         1788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         2345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         2068                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         2303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         2545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         1815                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         2394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         1924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         1855                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37542                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         9168                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         7753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         8966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         9593                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         8592                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         9065                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         9040                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         8149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         9176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         9774                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         9029                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         9550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         8851                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         9362                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         9480                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data         9013                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        144561                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         4666                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         3696                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         4043                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         4331                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         4376                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         4682                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         4593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         4171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         4825                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         4883                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         4641                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         4670                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         4272                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         4609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         4557                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         4351                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        71366                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3230                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         3047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         2759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         3216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         3164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         2178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         2276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         2346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         1956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         2538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         2264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         2488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         2725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         2027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         2580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         2100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40772                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         3047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         2759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         3216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         3164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         2178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         2276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         2346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         1956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         2538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         2264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         2488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         2725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         2027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         2580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         2100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40772                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     13213500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3543000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2019500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data    115332000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1311500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data    104280500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      1809500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data    121990000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2150500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data    120339000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1043000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data     81085500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      2451000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data     84370500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       575000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     87620000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst      1627000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     72457000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       770500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data     95000000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst      2115000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data     83815500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       409500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data     93328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       425500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data    103094000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data     73571500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       243000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data     97022000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       243000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data     77979500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      1143500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data     75154500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1521898000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    371898980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    314525589                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    363662670                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    389115971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    348483271                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    367725249                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    366706138                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    330522778                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    372228569                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    396485070                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    366207237                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    387312742                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    359080549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    379806113                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    384556982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    365765855                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5864083763                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    189070369                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    149756380                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    163812898                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    175473402                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    177332826                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    189718850                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    186130808                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    169047834                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    195503828                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    197890818                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    188056832                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    189241820                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    173094876                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    186761866                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    184639896                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    176328834                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2891862137                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      8313999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      7758500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7332000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7631998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      7009999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8025000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      7635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8794500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      7716998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      7326999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      7352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    133864993                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     13213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data    123645999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    112039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    130509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    128468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     88417500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     92454000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     95251998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     79466999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data    103027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     91840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data    100964000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data    110528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     82366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data    104738998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     85306499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      1143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data     82507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1655762993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     13213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data    123645999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    112039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    130509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    128468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     88417500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     92454000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     95251998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     79466999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data    103027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     91840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data    100964000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       425500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data    110528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     82366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data    104738998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     85306499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      1143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data     82507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1655762993                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.756757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.027222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.166637                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.018203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.183707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.027972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.196464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.031566                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.180229                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.011401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.131662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.026152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.135782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.006728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.131165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.018467                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.117192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.008912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.140756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.024367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.123944                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.004600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.138710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.004593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.144299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.005242                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.124794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.003380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.150585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.003534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.125842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.012791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.124949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.131640                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.999742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.999884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.999779                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.999755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.999891                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.999387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.999893                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.999778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999869                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999572                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999753                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.999786                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.999782                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.999793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.999350                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data     0.999770                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999860                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.980488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.902326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.977901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.989848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.953368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.954545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.748062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.646865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.902439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.697674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.995305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.989362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.994350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.526627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870151                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.916923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.027222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.176290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.018203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.194405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.027972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.207070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.031566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.189529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.011401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.141622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.026152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.146621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.140681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.018467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.126741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.008912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.150018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.024367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.133271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.148025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.004593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.152277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.137359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.003380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.160388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.003534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.135782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.012791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.133891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.916923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.027222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.176290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.018203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.194405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.027972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.207070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.031566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.189529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.011401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.141622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.026152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.146621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.140681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.018467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.126741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.008912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.150018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.024367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.133271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.148025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.004593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.152277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.137359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.003380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.160388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.003534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.135782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.012791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.133891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141129                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41035.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42178.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40524.244554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40528.760202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        41125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40514.779143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40518.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40522.488756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40543.248438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40527.289547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40524.049217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40511.727079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40529.738878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        40950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40524.750326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        42550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40508.447937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40535.261708                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40527.151211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40529.885655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40514.555256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40538.543498                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40564.897469                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40568.243132                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40560.190720                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40562.490462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40559.039921                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40565.388748                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40564.838274                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40559.918763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40565.449978                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40565.282382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40559.002880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40556.308063                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40569.489210                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40568.907605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40565.082489                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40582.032065                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40564.770325                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40520.867767                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40518.501082                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40517.659659                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40515.678134                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40523.954753                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40520.899188                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40524.887437                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40529.329657                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40518.928083                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40526.483309                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40520.756733                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40522.873662                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40518.463483                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40521.125190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40517.861751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40526.047805                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40521.566811                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40995.327103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 41363.179104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 41712.365591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41556.097561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 41904.639175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41423.728814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 41453.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41478.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41726.184524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 41593.264249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 40943.877551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41272.972973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 41302.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 41483.490566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41489.236559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41630.676136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41306.179775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41444.270279                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41035.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41328.859060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40579.586150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40608.553824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        41125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40581.156716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40603.192162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40595.730028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40621.265378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40601.874680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40627.300102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40593.971631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40565.591873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        40950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40580.385852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        42550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40560.917431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40634.435126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40596.510853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40622.142381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40583.866208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40610.296110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41035.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41328.859060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40579.586150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 40984.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40608.553824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        41125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40581.156716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40575.471698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40603.192162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 43458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40595.730028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 41542.372881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40621.265378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 41071.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40601.874680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40627.300102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 40552.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40593.971631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 40673.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40565.591873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        40950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40580.385852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        42550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40560.917431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40634.435126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40596.510853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40622.142381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40839.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40583.866208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40610.296110                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               37542                       # Transaction distribution
system.membus.trans_dist::ReadResp              37542                       # Transaction distribution
system.membus.trans_dist::Writeback               812                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           339481                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         308759                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          215935                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          176                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3499                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       946968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 946968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           432758                       # Total snoops (count)
system.membus.snoop_fanout::samples            691033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  691033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              691033                       # Request fanout histogram
system.membus.reqLayer0.occupancy           382689113                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          539931283                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2854240                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2832094                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        22146                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          339492                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        308769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         648261                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       250238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       250238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9415                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       231730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       230424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       268957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         3360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       271660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         4210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       284176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         4540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       244614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         4186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       292098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         4332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       233820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       230866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         4275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       295855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         4348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       265065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         4354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       302766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       259440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       265282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       251256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         4378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       288997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4281262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       115200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      1165760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       112512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       948224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       100672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      1036672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       107456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1120384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       134720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      1041984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       144384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1053568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       133184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      1116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       138624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      1049600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       136448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      1140928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       136576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      1149952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       139136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      1144512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       139328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      1209408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       109888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       993344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       113600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      1083584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       108672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      1060864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       140096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      1031744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19401728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3257300                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3776433                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33               3776433    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3776433                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1911226145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            518498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            490494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2700497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         273146620                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2681323                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         293618075                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2400840                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        348122682                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2561817                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        346321715                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3160491                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        366991428                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3462825                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        295117883                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3160993                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        372515851                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          3251491                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        284087755                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          3200493                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        267907777                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          3224928                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        374824796                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          3262498                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        326538180                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          3268991                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        386630701                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          2586921                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        329842297                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          2675947                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        334072864                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          2549496                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        309502913                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          3284993                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        373615326                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
