;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB @125, 133
	ADD 210, 31
	ADD 210, 31
	ADD 210, 31
	SUB 32, @-80
	SLT 30, 9
	JMN -1, @-20
	SLT 30, 9
	JMN -1, @-20
	SLT 30, 9
	SUB @-127, 100
	SUB -1, <-20
	DJN 0, <402
	JMZ -1, @-20
	DJN 0, <402
	CMP @0, @2
	MOV @-1, <-20
	CMP @0, @2
	ADD 30, 9
	SUB -207, <-126
	SUB 3, 20
	SUB @121, 103
	SUB 3, 20
	SUB @121, 103
	SUB 112, 200
	CMP @127, 106
	SUB @121, 103
	CMP @121, 166
	CMP @121, 166
	SUB @121, 106
	SPL @300, 90
	MOV -1, <-20
	SUB 30, 200
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	SUB 112, 200
	DJN -1, @-20
	SPL 0, <402
	CMP #0, -640
	ADD <-5, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
