Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 29 19:48:15 2020
| Host         : DESKTOP-GMD0H7K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[10].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[11].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[12].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[13].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[14].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[15].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[16].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[17].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[18].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[19].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[1].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[20].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[21].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[22].aclk/fclk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: scene/genblk1[23].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[24].aclk/fclk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/genblk1[25].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[2].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[3].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[4].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[5].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[6].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[7].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[8].aclk/fclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/genblk1[9].aclk/fclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.687        0.000                      0                  559        0.179        0.000                      0                  559        4.500        0.000                       0                   287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.687        0.000                      0                  559        0.179        0.000                      0                  559        4.500        0.000                       0                   287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.231ns (29.842%)  route 5.245ns (70.158%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.621    10.441    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.565 r  vga_sync_unit/g0_b5__1/O
                         net (fo=2, routed)           0.509    11.074    vga_sync_unit/scene/firstPage/t4/fontAddress0[9]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.124    11.198 r  vga_sync_unit/fontAddress_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    11.198    scene/firstPage/t4/fontRow_reg_2[1]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.778 r  scene/firstPage/t4/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.775    12.553    scene/firstPage/t3/FontRom/ADDRBWRADDR[10]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.491    14.832    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.020    
                         clock uncertainty           -0.035    14.984    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.240    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 2.423ns (32.963%)  route 4.928ns (67.037%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.285    10.105    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.229 r  vga_sync_unit/g0_b3__0/O
                         net (fo=2, routed)           0.631    10.860    vga_sync_unit/scene/firstPage/t3/fontAddress0[7]
    SLICE_X47Y11         LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  vga_sync_unit/fontAddress_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.984    scene/firstPage/t3/fontRow_reg_1[1]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  scene/firstPage/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.534    scene/firstPage/t3/fontAddress_carry__0_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.756 r  scene/firstPage/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.672    12.428    scene/firstPage/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.489    14.830    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.018    
                         clock uncertainty           -0.035    14.982    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.241    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 2.231ns (30.562%)  route 5.069ns (69.438%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.285    10.105    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.229 r  vga_sync_unit/g0_b3__0/O
                         net (fo=2, routed)           0.631    10.860    vga_sync_unit/scene/firstPage/t3/fontAddress0[7]
    SLICE_X47Y11         LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  vga_sync_unit/fontAddress_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.984    scene/firstPage/t3/fontRow_reg_1[1]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.564 r  scene/firstPage/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.813    12.377    scene/firstPage/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.489    14.830    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.018    
                         clock uncertainty           -0.035    14.982    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.238    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.973ns (40.427%)  route 4.381ns (59.573%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.732     6.327    scene/firstPage/t6/pixel_reg_2[0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.875 r  scene/firstPage/t6/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.892     7.767    vga_sync_unit/g0_b5__3_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.329     8.096 r  vga_sync_unit/g0_b0__2_i_6/O
                         net (fo=2, routed)           0.484     8.580    vga_sync_unit/g0_b0__2_i_6_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     8.908 r  vga_sync_unit/g0_b0__2_i_3/O
                         net (fo=7, routed)           0.924     9.832    vga_sync_unit/g0_b0__2_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.152     9.984 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.629    10.613    vga_sync_unit/scene/firstPage/t6/fontAddress0[5]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.326    10.939 r  vga_sync_unit/fontAddress_carry_i_6/O
                         net (fo=1, routed)           0.000    10.939    scene/firstPage/t6/fontRow_reg_0[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.472 r  scene/firstPage/t6/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.472    scene/firstPage/t6/fontAddress_carry_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.711 r  scene/firstPage/t6/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.720    12.431    scene/firstPage/t5/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y8          RAMB18E1                                     r  scene/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.481    14.822    scene/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    14.303    scene/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 2.291ns (31.746%)  route 4.926ns (68.254%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.285    10.105    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.229 r  vga_sync_unit/g0_b3__0/O
                         net (fo=2, routed)           0.631    10.860    vga_sync_unit/scene/firstPage/t3/fontAddress0[7]
    SLICE_X47Y11         LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  vga_sync_unit/fontAddress_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    10.984    scene/firstPage/t3/fontRow_reg_1[1]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.624 r  scene/firstPage/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.670    12.294    scene/firstPage/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.489    14.830    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.018    
                         clock uncertainty           -0.035    14.982    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.234    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 2.167ns (30.115%)  route 5.029ns (69.885%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.826    10.646    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.770 r  vga_sync_unit/g0_b1__3/O
                         net (fo=1, routed)           0.000    10.770    scene/firstPage/t4/fontRow_reg_0[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.410 r  scene/firstPage/t4/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.862    12.273    scene/firstPage/t3/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.491    14.832    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.020    
                         clock uncertainty           -0.035    14.984    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    14.236    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 2.299ns (31.985%)  route 4.889ns (68.015%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.826    10.646    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.770 r  vga_sync_unit/g0_b1__3/O
                         net (fo=1, routed)           0.000    10.770    scene/firstPage/t4/fontRow_reg_0[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.320 r  scene/firstPage/t4/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.320    scene/firstPage/t4/fontAddress_carry__0_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.542 r  scene/firstPage/t4/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.723    12.265    scene/firstPage/t3/FontRom/ADDRBWRADDR[8]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.491    14.832    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.020    
                         clock uncertainty           -0.035    14.984    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.243    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.844ns (39.313%)  route 4.390ns (60.687%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=63, routed)          0.732     6.327    scene/firstPage/t6/pixel_reg_2[0]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.875 r  scene/firstPage/t6/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.892     7.767    vga_sync_unit/g0_b5__3_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.329     8.096 r  vga_sync_unit/g0_b0__2_i_6/O
                         net (fo=2, routed)           0.484     8.580    vga_sync_unit/g0_b0__2_i_6_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.328     8.908 r  vga_sync_unit/g0_b0__2_i_3/O
                         net (fo=7, routed)           0.924     9.832    vga_sync_unit/g0_b0__2_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.152     9.984 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.629    10.613    vga_sync_unit/scene/firstPage/t6/fontAddress0[5]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.326    10.939 r  vga_sync_unit/fontAddress_carry_i_6/O
                         net (fo=1, routed)           0.000    10.939    scene/firstPage/t6/fontRow_reg_0[1]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.582 r  scene/firstPage/t6/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.729    12.311    scene/firstPage/t5/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y8          RAMB18E1                                     r  scene/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.481    14.822    scene/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    14.297    scene/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 2.411ns (33.662%)  route 4.751ns (66.338%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.826    10.646    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.770 r  vga_sync_unit/g0_b1__3/O
                         net (fo=1, routed)           0.000    10.770    scene/firstPage/t4/fontRow_reg_0[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.320 r  scene/firstPage/t4/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.320    scene/firstPage/t4/fontAddress_carry__0_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.654 r  scene/firstPage/t4/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.585    12.240    scene/firstPage/t3/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.491    14.832    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.020    
                         clock uncertainty           -0.035    14.984    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.239    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.107ns (29.479%)  route 5.040ns (70.521%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    vga_sync_unit/CLK
    SLICE_X12Y20         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.972     6.567    scene/firstPage/t2/pixel_i_3__2[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.087 r  scene/firstPage/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.087    scene/firstPage/t2/charPosition3_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  scene/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.924     8.128    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.252 r  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.445     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124     8.821 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.826    10.646    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.770 r  vga_sync_unit/g0_b1__3/O
                         net (fo=1, routed)           0.000    10.770    scene/firstPage/t4/fontRow_reg_0[1]
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.350 r  scene/firstPage/t4/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.874    12.225    scene/firstPage/t3/FontRom/ADDRBWRADDR[6]
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.491    14.832    scene/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.020    
                         clock uncertainty           -0.035    14.984    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744    14.240    scene/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  2.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.667%)  route 0.148ns (44.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.562     1.445    uart_fifo/tx_fifo/CLK
    SLICE_X9Y34          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/tx_fifo/memory_reg[4][6]/Q
                         net (fo=1, routed)           0.148     1.734    uart_fifo/tx_fifo/memory_reg_n_0_[4][6]
    SLICE_X10Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.779 r  uart_fifo/tx_fifo/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_fifo/uart_inst/D[6]
    SLICE_X10Y34         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.830     1.957    uart_fifo/uart_inst/CLK
    SLICE_X10Y34         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.121     1.600    uart_fifo/uart_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.565     1.448    uart_fifo/uart_inst/CLK
    SLICE_X15Y40         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/Q
                         net (fo=11, routed)          0.137     1.726    uart_fifo/uart_inst/tx_clk_divider[0]
    SLICE_X14Y40         LUT5 (Prop_lut5_I1_O)        0.048     1.774 r  uart_fifo/uart_inst/tx_clk_divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_fifo/uart_inst/tx_clk_divider[7]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     1.962    uart_fifo/uart_inst/CLK
    SLICE_X14Y40         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.133     1.594    uart_fifo/uart_inst/tx_clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.565     1.448    uart_fifo/uart_inst/CLK
    SLICE_X9Y42          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart_fifo/uart_inst/rx_countdown_reg[2]/Q
                         net (fo=5, routed)           0.131     1.720    uart_fifo/uart_inst/rx_countdown[2]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart_fifo/uart_inst/rx_countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    uart_fifo/uart_inst/rx_countdown_0[4]
    SLICE_X8Y42          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     1.962    uart_fifo/uart_inst/CLK
    SLICE_X8Y42          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     1.581    uart_fifo/uart_inst/rx_countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.562     1.445    uart_fifo/tx_fifo/CLK
    SLICE_X11Y36         FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/tx_fifo/memory_reg[4][0]/Q
                         net (fo=1, routed)           0.143     1.729    uart_fifo/tx_fifo/memory_reg_n_0_[4][0]
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  uart_fifo/tx_fifo/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_fifo/uart_inst/D[0]
    SLICE_X10Y37         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.832     1.959    uart_fifo/uart_inst/CLK
    SLICE_X10Y37         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.120     1.581    uart_fifo/uart_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/read_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.562     1.445    uart_fifo/rx_fifo/CLK
    SLICE_X9Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/rx_fifo/read_ptr_reg[0]/Q
                         net (fo=41, routed)          0.149     1.735    uart_fifo/rx_fifo/read_ptr[0]
    SLICE_X8Y36          LUT4 (Prop_lut4_I0_O)        0.048     1.783 r  uart_fifo/rx_fifo/read_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart_fifo/rx_fifo/read_ptr[2]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.831     1.958    uart_fifo/rx_fifo/CLK
    SLICE_X8Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131     1.589    uart_fifo/rx_fifo/read_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.591     1.474    uart_fifo/uart_inst/CLK
    SLICE_X7Y38          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.126     1.741    uart_fifo/rx_fifo/Q[0]
    SLICE_X6Y36          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.859     1.986    uart_fifo/rx_fifo/CLK
    SLICE_X6Y36          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.059     1.546    uart_fifo/rx_fifo/memory_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_countdown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.565     1.448    uart_fifo/uart_inst/CLK
    SLICE_X12Y42         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  uart_fifo/uart_inst/tx_countdown_reg[4]/Q
                         net (fo=5, routed)           0.093     1.705    uart_fifo/uart_inst/tx_countdown[4]
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     1.962    uart_fifo/uart_inst/CLK
    SLICE_X13Y42         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.092     1.553    uart_fifo/uart_inst/tx_countdown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/read_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.562     1.445    uart_fifo/rx_fifo/CLK
    SLICE_X9Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/rx_fifo/read_ptr_reg[0]/Q
                         net (fo=41, routed)          0.149     1.735    uart_fifo/rx_fifo/read_ptr[0]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  uart_fifo/rx_fifo/read_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_fifo/rx_fifo/read_ptr[1]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.831     1.958    uart_fifo/rx_fifo/CLK
    SLICE_X8Y36          FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     1.579    uart_fifo/rx_fifo/read_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.617%)  route 0.138ns (49.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.591     1.474    uart_fifo/uart_inst/CLK
    SLICE_X7Y38          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/uart_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.138     1.753    uart_fifo/rx_fifo/Q[2]
    SLICE_X6Y36          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.859     1.986    uart_fifo/rx_fifo/CLK
    SLICE_X6Y36          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.063     1.550    uart_fifo/rx_fifo/memory_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbControl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.075%)  route 0.107ns (33.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.591     1.474    uart_fifo/rx_fifo/CLK
    SLICE_X2Y35          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  uart_fifo/rx_fifo/memory_reg[7][3]/Q
                         net (fo=2, routed)           0.107     1.745    uart_fifo/rx_fifo/memory_reg[7][3]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  uart_fifo/rx_fifo/kbControl[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    p_1_in[3]
    SLICE_X1Y35          FDRE                                         r  kbControl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  kbControl_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091     1.580    kbControl_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    scene/firstPage/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    scene/firstPage/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    scene/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    scene/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    scene/firstPage/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    scene/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    scene/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y33    kbControl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y33    kbControl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    transmit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14    scene/firstPage/t2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   scene/firstPage/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12   scene/firstPage/t4/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    uart_fifo/rx_fifo/read_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    uart_fifo/rx_fifo/read_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    uart_fifo/rx_fifo/read_ptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38   uart_fifo/tx_fifo/FULL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37   uart_fifo/tx_fifo/memory_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y43   scene/genblk1[1].aclk/fclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y33    kbControl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35    kbControl_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    kbControl_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y29    scene/center_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y29    scene/center_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y29    scene/center_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y29    scene/center_x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31    scene/isFirstPage_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   scene/center_y_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   scene/center_y_reg[6]/C



