	component pll_clock is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			clock_20_clk  : out std_logic         -- clk
		);
	end component pll_clock;

