{
	"global_route__vias": 84301,
	"global_route__wirelength": 546955,
	"antenna__violating__nets": 6,
	"antenna__violating__pins": 6,
	"design__io": 10,
	"design__die__area": 302500,
	"design__core__area": 256035,
	"design__instance__count": 13952,
	"design__instance__area": 172127,
	"design__instance__count__stdcell": 13952,
	"design__instance__area__stdcell": 172127,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.672277,
	"design__instance__utilization__stdcell": 0.672277,
	"design__rows": 133,
	"design__rows:CoreSite": 133,
	"design__sites": 141113,
	"design__sites:CoreSite": 141113,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:clock_buffer": 115,
	"design__instance__area__class:clock_buffer": 2921.18,
	"design__instance__count__class:timing_repair_buffer": 1216,
	"design__instance__area__class:timing_repair_buffer": 9605.43,
	"design__instance__count__class:inverter": 384,
	"design__instance__area__class:inverter": 2090.19,
	"design__instance__count__class:clock_inverter": 49,
	"design__instance__area__class:clock_inverter": 348.365,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39388.8,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117744,
	"design__instance__count": 13952,
	"design__instance__area": 172127,
	"flow__warnings__count": 0,
	"flow__errors__count": 0,
	"flow__warnings__type_count": 0
}