<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="2" update_time="1539529446"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1540226165">
            <Task name="Map" build_result="0" update_result="2" update_time="1540226165"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1540226275">
            <Task name="PAR" build_result="0" update_result="2" update_time="1540226275"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1540226145">
            <Task name="Lattice_Synthesis" build_result="0" update_result="2" update_time="1540226145"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1540226275"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1540225931"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Report name=".vdbs/fpga_implementation_map.vdb" last_build_time="1540226165" last_build_size="426922"/>
        <Report name="fpga_implementation.bgn" last_build_time="1539529446" last_build_size="3754"/>
        <Report name="fpga_implementation.jed" last_build_time="1539529446" last_build_size="2007038"/>
        <Report name="fpga_implementation.lsedata" last_build_time="1540226099" last_build_size="4889257"/>
        <Report name="fpga_implementation.ncd" last_build_time="1540226275" last_build_size="1291859"/>
        <Report name="fpga_implementation.ngd" last_build_time="1540226144" last_build_size="1191898"/>
        <Report name="fpga_implementation_map.ncd" last_build_time="1540226155" last_build_size="856756"/>
    </Strategy>
</BuildStatus>
