{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716170332775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716170332776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 08:58:51 2024 " "Processing started: Mon May 20 08:58:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716170332776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170332776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170332776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716170333076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716170333076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.v 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCplus4 " "Found entity 1: PCplus4" {  } { { "PCplus4.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/PCplus4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "Immediate_Generator.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Immediate_Generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ALU_Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "Data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Memory " "Found entity 1: Mux_Memory" {  } { { "Mux_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register " "Found entity 1: Mux_Register" {  } { { "Mux_Register.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "Add_PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Add_PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "Mux_PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ricsv_singlecycle.v 1 1 " "Using design file ricsv_singlecycle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RicsV_singleCycle " "Found entity 1: RicsV_singleCycle" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716170339421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716170339421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RicsV_singleCycle " "Elaborating entity \"RicsV_singleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716170339421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "ricsv_singlecycle.v" "pc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170339446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:imem_inst " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:imem_inst\"" {  } { { "ricsv_singlecycle.v" "imem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170339447 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Instruction_Memory.v(11) " "Verilog HDL Always Construct warning at Instruction_Memory.v(11): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716170339480 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[0\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339498 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[1\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[2\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[3\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339499 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[4\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[5\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[6\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339500 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[7\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[8\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[9\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339501 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[10\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[11\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[12\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[13\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339502 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[14\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[15\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[16\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339503 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[17\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[18\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[19\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[20\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339504 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[21\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[22\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[23\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339505 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[24\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[25\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[26\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339506 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[27\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[28\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[29\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[30\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339507 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[31\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[32\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[33\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339508 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[34\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[35\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[36\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339509 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[37\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[38\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[39\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339510 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[40\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[41\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[42\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[43\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339511 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[44\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[45\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[46\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339512 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[47\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[48\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339513 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[49\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[50\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[51\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339514 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[52\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[53\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[54\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[55\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339515 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[56\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[57\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[58\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339516 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[59\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[60\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[61\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339517 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[62\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[63\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[64\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339518 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[65\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[66\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[67\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339519 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[68\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[69\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[70\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339520 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[71\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[72\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[73\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339521 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[74\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[75\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[76\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339522 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[77\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[78\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[79\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[80\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339523 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[81\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[82\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[83\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339524 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[84\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[85\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[86\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339525 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[87\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[88\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[89\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339526 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[90\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[91\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[92\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339527 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[93\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[94\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339528 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[95\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[96\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[97\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339529 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[98\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[99\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[100\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339530 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[101\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[102\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[103\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339531 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[104\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[105\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[106\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339532 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[107\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[108\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[109\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339533 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[110\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[111\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[112\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339534 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[113\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[114\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[115\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339535 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[116\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[117\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[118\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339536 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[119\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[120\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[121\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339537 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[122\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[123\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[124\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339538 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[125\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[126\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[127\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339539 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[128\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[129\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339540 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[130\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[131\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[132\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339541 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[133\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[134\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[135\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339542 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[136\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[137\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[138\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339543 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[139\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[140\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339544 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[141\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[142\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[143\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339545 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[144\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[145\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339546 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[146\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[147\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[148\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339547 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[149\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[150\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[151\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339548 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[152\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[153\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[154\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339549 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[155\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[156\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339550 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[157\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[158\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[159\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339551 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[160\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[161\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339552 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[162\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[163\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[164\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339553 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[165\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[166\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[167\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339554 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[168\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[169\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339555 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[170\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[171\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[172\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339556 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[173\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[174\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339557 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[175\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[176\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[177\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339558 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[178\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[179\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[180\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339559 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[181\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[182\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339560 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[183\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[184\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339561 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[185\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[186\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[187\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339562 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[188\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[189\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339563 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[190\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[191\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339564 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[192\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[193\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[194\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339565 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[195\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[196\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339566 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[197\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[198\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339567 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[199\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[200\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[201\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339568 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[202\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[203\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339569 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[204\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[205\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[206\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339570 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[207\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[208\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339571 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[209\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[210\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[211\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339572 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[212\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[213\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339573 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[214\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[215\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339574 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[216\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[217\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[218\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339575 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[219\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[220\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339576 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[221\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[222\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339577 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[223\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[224\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339578 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[225\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[226\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339579 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[227\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[228\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339580 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[229\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[230\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339581 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[231\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[232\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[233\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339582 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[234\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[235\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339583 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[236\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[237\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339584 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[238\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[239\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339585 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[240\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[241\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[242\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339586 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[243\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[244\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339587 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[245\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[246\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339588 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[247\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[248\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339589 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[249\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[250\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339590 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[251\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[252\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339591 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[253\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[254\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[0\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[0\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339592 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[1\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[1\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[2\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[2\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[3\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[3\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[4\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[4\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[5\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[5\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[6\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[6\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[7\] Instruction_Memory.v(11) " "Inferred latch for \"Imemory\[255\]\[7\]\" at Instruction_Memory.v(11)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170339593 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus4 PCplus4:pcplus4_inst " "Elaborating entity \"PCplus4\" for hierarchy \"PCplus4:pcplus4_inst\"" {  } { { "ricsv_singlecycle.v" "pcplus4_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:regfile_inst " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:regfile_inst\"" {  } { { "ricsv_singlecycle.v" "regfile_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340133 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Register_File.v(18) " "Verilog HDL Always Construct warning at Register_File.v(18): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_File.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Register_File.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716170340137 "|RicsV_singleCycle|Register_File:regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generator Immediate_Generator:immgen_inst " "Elaborating entity \"Immediate_Generator\" for hierarchy \"Immediate_Generator:immgen_inst\"" {  } { { "ricsv_singlecycle.v" "immgen_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "ricsv_singlecycle.v" "control_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340138 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(25) " "Verilog HDL Case Statement warning at Control_Unit.v(25): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Control_Unit.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1716170340139 "|RicsV_singleCycle|Control_Unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alucontrol_inst " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alucontrol_inst\"" {  } { { "ricsv_singlecycle.v" "alucontrol_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "ricsv_singlecycle.v" "alu_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory Data_memory:dmem_inst " "Elaborating entity \"Data_memory\" for hierarchy \"Data_memory:dmem_inst\"" {  } { { "ricsv_singlecycle.v" "dmem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340141 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Data_memory.v(19) " "Verilog HDL Always Construct warning at Data_memory.v(19): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Data_memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716170340149 "|RicsV_singleCycle|Data_memory:dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Memory Mux_Memory:mux_mem_inst " "Elaborating entity \"Mux_Memory\" for hierarchy \"Mux_Memory:mux_mem_inst\"" {  } { { "ricsv_singlecycle.v" "mux_mem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register Mux_Register:mux_reg_inst " "Elaborating entity \"Mux_Register\" for hierarchy \"Mux_Register:mux_reg_inst\"" {  } { { "ricsv_singlecycle.v" "mux_reg_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Add_PC:addpc_inst " "Elaborating entity \"Add_PC\" for hierarchy \"Add_PC:addpc_inst\"" {  } { { "ricsv_singlecycle.v" "addpc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PC Mux_PC:mux_pc_inst " "Elaborating entity \"Mux_PC\" for hierarchy \"Mux_PC:mux_pc_inst\"" {  } { { "ricsv_singlecycle.v" "mux_pc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716170340571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[0\] GND " "Pin \"PC_cur\[0\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|PC_cur[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[1\] GND " "Pin \"PC_cur\[1\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|PC_cur[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[2\] GND " "Pin \"Instruction_cur\[2\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[3\] GND " "Pin \"Instruction_cur\[3\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[5\] GND " "Pin \"Instruction_cur\[5\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[6\] GND " "Pin \"Instruction_cur\[6\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[8\] GND " "Pin \"Instruction_cur\[8\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[9\] GND " "Pin \"Instruction_cur\[9\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[10\] GND " "Pin \"Instruction_cur\[10\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[11\] GND " "Pin \"Instruction_cur\[11\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[12\] GND " "Pin \"Instruction_cur\[12\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[13\] GND " "Pin \"Instruction_cur\[13\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[14\] GND " "Pin \"Instruction_cur\[14\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[15\] GND " "Pin \"Instruction_cur\[15\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[16\] GND " "Pin \"Instruction_cur\[16\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[17\] GND " "Pin \"Instruction_cur\[17\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[18\] GND " "Pin \"Instruction_cur\[18\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[19\] GND " "Pin \"Instruction_cur\[19\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[20\] GND " "Pin \"Instruction_cur\[20\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[21\] GND " "Pin \"Instruction_cur\[21\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[22\] GND " "Pin \"Instruction_cur\[22\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[23\] GND " "Pin \"Instruction_cur\[23\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[24\] GND " "Pin \"Instruction_cur\[24\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[25\] GND " "Pin \"Instruction_cur\[25\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[26\] GND " "Pin \"Instruction_cur\[26\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[27\] GND " "Pin \"Instruction_cur\[27\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[28\] GND " "Pin \"Instruction_cur\[28\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[29\] GND " "Pin \"Instruction_cur\[29\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[30\] GND " "Pin \"Instruction_cur\[30\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[31\] GND " "Pin \"Instruction_cur\[31\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716170340582 "|RicsV_singleCycle|Instruction_cur[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716170340582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716170340636 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3072 " "3072 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716170340847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716170340994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716170340994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716170341053 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716170341053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716170341053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716170341053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716170341106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 08:59:01 2024 " "Processing ended: Mon May 20 08:59:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716170341106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716170341106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716170341106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716170341106 ""}
