

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_244_4'
================================================================
* Date:           Wed May  8 02:27:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.374 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      276|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      165|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      165|      344|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_64_1_1_U296  |sparsemux_7_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln244_1_fu_202_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln244_2_fu_166_p2   |         +|   0|  0|  72|          65|          33|
    |add_ln244_fu_157_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln247_fu_229_p2     |         +|   0|  0|  14|           7|           6|
    |icmp_ln244_1_fu_208_p2  |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln244_fu_152_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln244_fu_214_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 276|         202|         109|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   32|         64|
    |phi_mul_fu_56            |   9|          2|   65|        130|
    |phi_urem_fu_52           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  132|        264|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_1_reg_297              |  32|   0|   32|          0|
    |i_fu_60                  |  32|   0|   32|          0|
    |phi_mul_fu_56            |  65|   0|   65|          0|
    |phi_urem_fu_52           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 165|   0|  165|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|mul56                   |   in|   32|     ap_none|                                mul56|        scalar|
|this_m_pcVecs_address0  |  out|    7|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_ce0       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_we0       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_d0        |  out|   64|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_address1  |  out|    7|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_ce1       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_we1       |  out|    1|   ap_memory|                        this_m_pcVecs|         array|
|this_m_pcVecs_d1        |  out|   64|   ap_memory|                        this_m_pcVecs|         array|
|pcVecsNorm_address0     |  out|    4|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_ce0          |  out|    1|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_q0           |   in|   64|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_1_address0   |  out|    4|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_ce0        |  out|    1|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_q0         |   in|   64|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_2_address0   |  out|    4|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_ce0        |  out|    1|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_q0         |   in|   64|   ap_memory|                         pcVecsNorm_2|         array|
+------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul56"   --->   Operation 8 'read' 'mul56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 0, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 9 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i65 0, i65 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_245_5"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln244 = icmp_eq  i32 %i_1, i32 %mul56_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 14 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%add_ln244 = add i32 %i_1, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 15 'add' 'add_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %VITIS_LOOP_245_5.split, void %for.end76.loopexit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 16 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul_load = load i65 %phi_mul" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 17 'load' 'phi_mul_load' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.15ns)   --->   "%add_ln244_2 = add i65 %phi_mul_load, i65 5726623062" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 18 'add' 'add_ln244_2' <Predicate = (!icmp_ln244)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 64" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i31 %tmp" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 20 'zext' 'zext_ln244_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%pcVecsNorm_addr = getelementptr i64 %pcVecsNorm, i64 0, i64 %zext_ln244_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 21 'getelementptr' 'pcVecsNorm_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%pcVecsNorm_1_addr = getelementptr i64 %pcVecsNorm_1, i64 0, i64 %zext_ln244_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 22 'getelementptr' 'pcVecsNorm_1_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%pcVecsNorm_2_addr = getelementptr i64 %pcVecsNorm_2, i64 0, i64 %zext_ln244_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 23 'getelementptr' 'pcVecsNorm_2_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 24 'load' 'pcVecsNorm_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 25 [2/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 25 'load' 'pcVecsNorm_1_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 26 [2/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 26 'load' 'pcVecsNorm_2_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %add_ln244, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 27 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln244 = store i65 %add_ln244_2, i65 %phi_mul" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 28 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%phi_urem_load = load i32 %phi_urem" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 29 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln244_1 = add i32 %phi_urem_load, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 30 'add' 'add_ln244_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%icmp_ln244_1 = icmp_ult  i32 %add_ln244_1, i32 3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 31 'icmp' 'icmp_ln244_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.22ns)   --->   "%select_ln244 = select i1 %icmp_ln244_1, i32 %add_ln244_1, i32 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 32 'select' 'select_ln244' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i32 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 33 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %i_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 34 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%this_m_pcVecs_addr = getelementptr i64 %this_m_pcVecs, i64 0, i64 %zext_ln244" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 35 'getelementptr' 'this_m_pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln247 = add i7 %trunc_ln247, i7 45" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 36 'add' 'add_ln247' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i7 %add_ln247" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 37 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%this_m_pcVecs_addr_1 = getelementptr i64 %this_m_pcVecs, i64 0, i64 %zext_ln247" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 38 'getelementptr' 'this_m_pcVecs_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 39 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 40 'specloopname' 'specloopname_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i32 %phi_urem_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 41 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 42 'load' 'pcVecsNorm_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 43 [1/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 43 'load' 'pcVecsNorm_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 44 [1/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 44 'load' 'pcVecsNorm_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 45 [1/1] (0.41ns)   --->   "%tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecsNorm_load, i2 1, i64 %pcVecsNorm_1_load, i2 2, i64 %pcVecsNorm_2_load, i64 <undef>, i2 %trunc_ln244" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 45 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln247 = store i64 %tmp_4, i7 %this_m_pcVecs_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 46 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 90> <RAM>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%store_ln247 = store i64 %tmp_4, i7 %this_m_pcVecs_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:247]   --->   Operation 47 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 90> <RAM>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %select_ln244, i32 %phi_urem" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 48 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln244 = br void %VITIS_LOOP_245_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:244]   --->   Operation 49 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_m_pcVecs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem             (alloca       ) [ 0111]
phi_mul              (alloca       ) [ 0110]
i                    (alloca       ) [ 0110]
mul56_read           (read         ) [ 0110]
store_ln244          (store        ) [ 0000]
store_ln0            (store        ) [ 0000]
store_ln0            (store        ) [ 0000]
br_ln0               (br           ) [ 0000]
i_1                  (load         ) [ 0101]
icmp_ln244           (icmp         ) [ 0110]
add_ln244            (add          ) [ 0000]
br_ln244             (br           ) [ 0000]
phi_mul_load         (load         ) [ 0000]
add_ln244_2          (add          ) [ 0000]
tmp                  (partselect   ) [ 0000]
zext_ln244_1         (zext         ) [ 0000]
pcVecsNorm_addr      (getelementptr) [ 0101]
pcVecsNorm_1_addr    (getelementptr) [ 0101]
pcVecsNorm_2_addr    (getelementptr) [ 0101]
store_ln244          (store        ) [ 0000]
store_ln244          (store        ) [ 0000]
phi_urem_load        (load         ) [ 0000]
add_ln244_1          (add          ) [ 0000]
icmp_ln244_1         (icmp         ) [ 0000]
select_ln244         (select       ) [ 0000]
zext_ln244           (zext         ) [ 0000]
trunc_ln247          (trunc        ) [ 0000]
this_m_pcVecs_addr   (getelementptr) [ 0000]
add_ln247            (add          ) [ 0000]
zext_ln247           (zext         ) [ 0000]
this_m_pcVecs_addr_1 (getelementptr) [ 0000]
specpipeline_ln244   (specpipeline ) [ 0000]
specloopname_ln244   (specloopname ) [ 0000]
trunc_ln244          (trunc        ) [ 0000]
pcVecsNorm_load      (load         ) [ 0000]
pcVecsNorm_1_load    (load         ) [ 0000]
pcVecsNorm_2_load    (load         ) [ 0000]
tmp_4                (sparsemux    ) [ 0000]
store_ln247          (store        ) [ 0000]
store_ln247          (store        ) [ 0000]
store_ln244          (store        ) [ 0000]
br_ln244             (br           ) [ 0000]
ret_ln0              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul56">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul56"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_m_pcVecs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pcVecsNorm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pcVecsNorm_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pcVecsNorm_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="phi_urem_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="phi_mul_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mul56_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul56_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pcVecsNorm_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="31" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="pcVecsNorm_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="31" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_1_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pcVecsNorm_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="31" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_2_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_1_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_2_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="this_m_pcVecs_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="this_m_pcVecs_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_addr_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="7" slack="0"/>
<pin id="129" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/3 store_ln247/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln244_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="65" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln244_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln244_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="phi_mul_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="65" slack="1"/>
<pin id="165" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln244_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="65" slack="0"/>
<pin id="168" dir="0" index="1" bw="34" slack="0"/>
<pin id="169" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="65" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln244_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln244_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln244_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="65" slack="0"/>
<pin id="196" dir="0" index="1" bw="65" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="phi_urem_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln244_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln244_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln244_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln244/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln244_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln247_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln247_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln247_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln244_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="0" index="4" bw="64" slack="0"/>
<pin id="250" dir="0" index="5" bw="2" slack="0"/>
<pin id="251" dir="0" index="6" bw="64" slack="0"/>
<pin id="252" dir="0" index="7" bw="64" slack="0"/>
<pin id="253" dir="0" index="8" bw="2" slack="0"/>
<pin id="254" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln244_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="phi_urem_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="278" class="1005" name="phi_mul_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="65" slack="0"/>
<pin id="280" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="292" class="1005" name="mul56_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul56_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="pcVecsNorm_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="pcVecsNorm_1_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_1_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="pcVecsNorm_2_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="70" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="77" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="84" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="109" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="193"><net_src comp="157" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="166" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="243"><net_src comp="199" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="91" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="97" pin="3"/><net_sink comp="244" pin=4"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="261"><net_src comp="103" pin="3"/><net_sink comp="244" pin=6"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="263"><net_src comp="240" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="264"><net_src comp="244" pin="9"/><net_sink comp="123" pin=4"/></net>

<net id="265"><net_src comp="244" pin="9"/><net_sink comp="123" pin=1"/></net>

<net id="270"><net_src comp="214" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="52" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="281"><net_src comp="56" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="288"><net_src comp="60" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="295"><net_src comp="64" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="300"><net_src comp="149" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="309"><net_src comp="70" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="314"><net_src comp="77" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="319"><net_src comp="84" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_m_pcVecs | {3 }
 - Input state : 
	Port: implement_Pipeline_VITIS_LOOP_244_4 : mul56 | {1 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : this_m_pcVecs | {}
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm | {2 3 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm_1 | {2 3 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm_2 | {2 3 }
  - Chain level:
	State 1
		store_ln244 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln244 : 1
		add_ln244 : 1
		br_ln244 : 2
		add_ln244_2 : 1
		tmp : 1
		zext_ln244_1 : 2
		pcVecsNorm_addr : 3
		pcVecsNorm_1_addr : 3
		pcVecsNorm_2_addr : 3
		pcVecsNorm_load : 4
		pcVecsNorm_1_load : 4
		pcVecsNorm_2_load : 4
		store_ln244 : 2
		store_ln244 : 2
	State 3
		add_ln244_1 : 1
		icmp_ln244_1 : 2
		select_ln244 : 3
		this_m_pcVecs_addr : 1
		add_ln247 : 1
		zext_ln247 : 2
		this_m_pcVecs_addr_1 : 3
		trunc_ln244 : 1
		tmp_4 : 2
		store_ln247 : 3
		store_ln247 : 4
		store_ln244 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln244_fu_157   |    0    |    39   |
|    add   |   add_ln244_2_fu_166  |    0    |    72   |
|          |   add_ln244_1_fu_202  |    0    |    39   |
|          |    add_ln247_fu_229   |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln244_fu_152   |    0    |    39   |
|          |  icmp_ln244_1_fu_208  |    0    |    39   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln244_fu_214  |    0    |    32   |
|----------|-----------------------|---------|---------|
| sparsemux|      tmp_4_fu_244     |    0    |    14   |
|----------|-----------------------|---------|---------|
|   read   | mul56_read_read_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_172      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln244_1_fu_182  |    0    |    0    |
|   zext   |   zext_ln244_fu_222   |    0    |    0    |
|          |   zext_ln247_fu_235   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln247_fu_226  |    0    |    0    |
|          |   trunc_ln244_fu_240  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   288   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_297       |   32   |
|        i_reg_285        |   32   |
|    mul56_read_reg_292   |   32   |
|pcVecsNorm_1_addr_reg_311|    4   |
|pcVecsNorm_2_addr_reg_316|    4   |
| pcVecsNorm_addr_reg_306 |    4   |
|     phi_mul_reg_278     |   65   |
|     phi_urem_reg_271    |   32   |
+-------------------------+--------+
|          Total          |   205  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   288  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   205  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   205  |   315  |
+-----------+--------+--------+--------+
