#define RTC_CR0_DISPRESCALE_Pos			BITP_RTC_CR0_DISPRESCALE             
#define RTC_CR0_WPENDINTEN_Pos			BITP_RTC_CR0_WPENDINTEN              
#define RTC_CR0_WSYNCINTEN_Pos			BITP_RTC_CR0_WSYNCINTEN              
#define RTC_CR0_WPENDERRINTEN_Pos		BITP_RTC_CR0_WPENDERRINTEN           
#define RTC_CR0_ISOINTEN_Pos			BITP_RTC_CR0_ISOINTEN                
#define RTC_CR0_MOD60ALMINTEN_Pos		BITP_RTC_CR0_MOD60ALMINTEN           
#define RTC_CR0_MOD60ALM_Pos			BITP_RTC_CR0_MOD60ALM                
#define RTC_CR0_MOD60ALMEN_Pos			BITP_RTC_CR0_MOD60ALMEN              
#define RTC_CR0_TRMEN_Pos			BITP_RTC_CR0_TRMEN                   
#define RTC_CR0_ALMINTEN_Pos			BITP_RTC_CR0_ALMINTEN                
#define RTC_CR0_ALMEN_Pos			BITP_RTC_CR0_ALMEN                   
#define RTC_CR0_CNTEN_Pos			BITP_RTC_CR0_CNTEN                   
#define RTC_CR0_DISPRESCALE_Msk			BITM_RTC_CR0_DISPRESCALE             
#define RTC_CR0_WPENDINTEN_Msk			BITM_RTC_CR0_WPENDINTEN              
#define RTC_CR0_WSYNCINTEN_Msk			BITM_RTC_CR0_WSYNCINTEN              
#define RTC_CR0_WPENDERRINTEN_Msk		BITM_RTC_CR0_WPENDERRINTEN           
#define RTC_CR0_ISOINTEN_Msk			BITM_RTC_CR0_ISOINTEN                
#define RTC_CR0_MOD60ALMINTEN_Msk		BITM_RTC_CR0_MOD60ALMINTEN           
#define RTC_CR0_MOD60ALM_Msk			BITM_RTC_CR0_MOD60ALM                
#define RTC_CR0_MOD60ALMEN_Msk			BITM_RTC_CR0_MOD60ALMEN              
#define RTC_CR0_TRMEN_Msk			BITM_RTC_CR0_TRMEN                   
#define RTC_CR0_ALMINTEN_Msk			BITM_RTC_CR0_ALMINTEN                
#define RTC_CR0_ALMEN_Msk			BITM_RTC_CR0_ALMEN                   
#define RTC_CR0_CNTEN_Msk			BITM_RTC_CR0_CNTEN                   
#define RTC_SR0_WSYNCALM2_Pos			BITP_RTC_SR0_WSYNCALM2               
#define RTC_SR0_WSYNCCR1_Pos			BITP_RTC_SR0_WSYNCCR1                
#define RTC_SR0_LOCK32KHZ_Pos			BITP_RTC_SR0_LOCK32KHZ               
#define RTC_SR0_ISOENB_Pos			BITP_RTC_SR0_ISOENB                  
#define RTC_SR0_WSYNCTRM_Pos			BITP_RTC_SR0_WSYNCTRM                
#define RTC_SR0_WSYNCALM1_Pos			BITP_RTC_SR0_WSYNCALM1               
#define RTC_SR0_WSYNCALM0_Pos			BITP_RTC_SR0_WSYNCALM0               
#define RTC_SR0_WSYNCCNT1_Pos			BITP_RTC_SR0_WSYNCCNT1               
#define RTC_SR0_WSYNCCNT0_Pos			BITP_RTC_SR0_WSYNCCNT0               
#define RTC_SR0_WSYNCSR0_Pos			BITP_RTC_SR0_WSYNCSR0                
#define RTC_SR0_WSYNCCR0_Pos			BITP_RTC_SR0_WSYNCCR0                
#define RTC_SR0_WPENDINT_Pos			BITP_RTC_SR0_WPENDINT                
#define RTC_SR0_WSYNCINT_Pos			BITP_RTC_SR0_WSYNCINT                
#define RTC_SR0_WPENDERRINT_Pos			BITP_RTC_SR0_WPENDERRINT             
#define RTC_SR0_ISOINT_Pos			BITP_RTC_SR0_ISOINT                  
#define RTC_SR0_MOD60ALMINT_Pos			BITP_RTC_SR0_MOD60ALMINT             
#define RTC_SR0_ALMINT_Pos			BITP_RTC_SR0_ALMINT                  
#define RTC_SR0_RTCFAIL_Pos			BITP_RTC_SR0_RTCFAIL                 
#define RTC_SR0_WSYNCALM2_Msk			BITM_RTC_SR0_WSYNCALM2               
#define RTC_SR0_WSYNCCR1_Msk			BITM_RTC_SR0_WSYNCCR1                
#define RTC_SR0_LOCK32KHZ_Msk			BITM_RTC_SR0_LOCK32KHZ               
#define RTC_SR0_ISOENB_Msk			BITM_RTC_SR0_ISOENB                  
#define RTC_SR0_WSYNCTRM_Msk			BITM_RTC_SR0_WSYNCTRM                
#define RTC_SR0_WSYNCALM1_Msk			BITM_RTC_SR0_WSYNCALM1               
#define RTC_SR0_WSYNCALM0_Msk			BITM_RTC_SR0_WSYNCALM0               
#define RTC_SR0_WSYNCCNT1_Msk			BITM_RTC_SR0_WSYNCCNT1               
#define RTC_SR0_WSYNCCNT0_Msk			BITM_RTC_SR0_WSYNCCNT0               
#define RTC_SR0_WSYNCSR0_Msk			BITM_RTC_SR0_WSYNCSR0                
#define RTC_SR0_WSYNCCR0_Msk			BITM_RTC_SR0_WSYNCCR0                
#define RTC_SR0_WPENDINT_Msk			BITM_RTC_SR0_WPENDINT                
#define RTC_SR0_WSYNCINT_Msk			BITM_RTC_SR0_WSYNCINT                
#define RTC_SR0_WPENDERRINT_Msk			BITM_RTC_SR0_WPENDERRINT             
#define RTC_SR0_ISOINT_Msk			BITM_RTC_SR0_ISOINT                  
#define RTC_SR0_MOD60ALMINT_Msk			BITM_RTC_SR0_MOD60ALMINT             
#define RTC_SR0_ALMINT_Msk			BITM_RTC_SR0_ALMINT                  
#define RTC_SR0_RTCFAIL_Msk			BITM_RTC_SR0_RTCFAIL                 
#define RTC_SR1_WPENDALM2_Pos			BITP_RTC_SR1_WPENDALM2               
#define RTC_SR1_WPENDCR1_Pos			BITP_RTC_SR1_WPENDCR1                
#define RTC_SR1_DBGWDOG_Pos			BITP_RTC_SR1_DBGWDOG                 
#define RTC_SR1_DISPRESCSRALE_MIRROR_Pos	BITP_RTC_SR1_DISPRESCSRALE_MIRROR    
#define RTC_SR1_WPENDTRM_Pos			BITP_RTC_SR1_WPENDTRM                
#define RTC_SR1_WPENDALM1_Pos			BITP_RTC_SR1_WPENDALM1               
#define RTC_SR1_WPENDALM0_Pos			BITP_RTC_SR1_WPENDALM0               
#define RTC_SR1_WPENDCNT1_Pos			BITP_RTC_SR1_WPENDCNT1               
#define RTC_SR1_WPENDCNT0_Pos			BITP_RTC_SR1_WPENDCNT0               
#define RTC_SR1_WPENDSR0_Pos			BITP_RTC_SR1_WPENDSR0                
#define RTC_SR1_WPENDCR0_Pos			BITP_RTC_SR1_WPENDCR0                
#define RTC_SR1_WERRCODE_Pos			BITP_RTC_SR1_WERRCODE                
#define RTC_SR1_DBGPTR_Pos			BITP_RTC_SR1_DBGPTR                  
#define RTC_SR1_WPENDALM2_Msk			BITM_RTC_SR1_WPENDALM2               
#define RTC_SR1_WPENDCR1_Msk			BITM_RTC_SR1_WPENDCR1                
#define RTC_SR1_DBGWDOG_Msk			BITM_RTC_SR1_DBGWDOG                 
#define RTC_SR1_DISPRESCSRALE_MIRROR_Msk	BITM_RTC_SR1_DISPRESCSRALE_MIRROR    
#define RTC_SR1_WPENDTRM_Msk			BITM_RTC_SR1_WPENDTRM                
#define RTC_SR1_WPENDALM1_Msk			BITM_RTC_SR1_WPENDALM1               
#define RTC_SR1_WPENDALM0_Msk			BITM_RTC_SR1_WPENDALM0               
#define RTC_SR1_WPENDCNT1_Msk			BITM_RTC_SR1_WPENDCNT1               
#define RTC_SR1_WPENDCNT0_Msk			BITM_RTC_SR1_WPENDCNT0               
#define RTC_SR1_WPENDSR0_Msk			BITM_RTC_SR1_WPENDSR0                
#define RTC_SR1_WPENDCR0_Msk			BITM_RTC_SR1_WPENDCR0                
#define RTC_SR1_WERRCODE_Msk			BITM_RTC_SR1_WERRCODE                
#define RTC_SR1_DBGPTR_Msk			BITM_RTC_SR1_DBGPTR                  
#define RTC_CNT0_RTCCNT1_MIRROR_Pos		BITP_RTC_CNT0_RTCCNT1_MIRROR         
#define RTC_CNT0_RTCCNT0_Pos			BITP_RTC_CNT0_RTCCNT0                
#define RTC_CNT0_RTCCNT1_MIRROR_Msk		BITM_RTC_CNT0_RTCCNT1_MIRROR         
#define RTC_CNT0_RTCCNT0_Msk			BITM_RTC_CNT0_RTCCNT0                
#define RTC_ALM0_RTCALM1_MIRROR_Pos		BITP_RTC_ALM0_RTCALM1_MIRROR         
#define RTC_ALM0_RTCALM0_Pos			BITP_RTC_ALM0_RTCALM0                
#define RTC_ALM0_RTCALM1_MIRROR_Msk		BITM_RTC_ALM0_RTCALM1_MIRROR         
#define RTC_ALM0_RTCALM0_Msk			BITM_RTC_ALM0_RTCALM0                
#define RTC_TRM_TRMIVL2EXPMIN_Pos		BITP_RTC_TRM_TRMIVL2EXPMIN           
#define RTC_TRM_TRMIVL_Pos			BITP_RTC_TRM_TRMIVL                  
#define RTC_TRM_TRMADD_Pos			BITP_RTC_TRM_TRMADD                  
#define RTC_TRM_TRMVAL_Pos			BITP_RTC_TRM_TRMVAL                  
#define RTC_TRM_TRMIVL2EXPMIN_Msk		BITM_RTC_TRM_TRMIVL2EXPMIN           
#define RTC_TRM_TRMIVL_Msk			BITM_RTC_TRM_TRMIVL                  
#define RTC_TRM_TRMADD_Msk			BITM_RTC_TRM_TRMADD                  
#define RTC_TRM_TRMVAL_Msk			BITM_RTC_TRM_TRMVAL                  
#define RTC_CR1_APB3PSLVERREN_Pos		BITP_RTC_CR1_APB3PSLVERREN           
#define RTC_CR1_APB32BITREADEN_Pos		BITP_RTC_CR1_APB32BITREADEN          
#define RTC_CR1_PRESCALE2EXP_Pos		BITP_RTC_CR1_PRESCALE2EXP            
#define RTC_CR1_RTCCNTMOD60ROLLINTEN_Pos	BITP_RTC_CR1_RTCCNTMOD60ROLLINTEN    
#define RTC_CR1_RTCCNTROLLINTEN_Pos		BITP_RTC_CR1_RTCCNTROLLINTEN         
#define RTC_CR1_RTCTRMINTEN_Pos			BITP_RTC_CR1_RTCTRMINTEN             
#define RTC_CR1_RTCPSINTEN_Pos			BITP_RTC_CR1_RTCPSINTEN              
#define RTC_CR1_RTCCNTINTEN_Pos			BITP_RTC_CR1_RTCCNTINTEN             
#define RTC_CR1_APB3PSLVERREN_Msk		BITM_RTC_CR1_APB3PSLVERREN           
#define RTC_CR1_APB32BITREADEN_Msk		BITM_RTC_CR1_APB32BITREADEN          
#define RTC_CR1_PRESCALE2EXP_Msk		BITM_RTC_CR1_PRESCALE2EXP            
#define RTC_CR1_RTCCNTMOD60ROLLINTEN_Msk	BITM_RTC_CR1_RTCCNTMOD60ROLLINTEN    
#define RTC_CR1_RTCCNTROLLINTEN_Msk		BITM_RTC_CR1_RTCCNTROLLINTEN         
#define RTC_CR1_RTCTRMINTEN_Msk			BITM_RTC_CR1_RTCTRMINTEN             
#define RTC_CR1_RTCPSINTEN_Msk			BITM_RTC_CR1_RTCPSINTEN              
#define RTC_CR1_RTCCNTINTEN_Msk			BITM_RTC_CR1_RTCCNTINTEN             
#define RTC_SR2_WSYNCALM2_MIRROR_Pos		BITP_RTC_SR2_WSYNCALM2_MIRROR        
#define RTC_SR2_WSYNCCR1_MIRROR_Pos		BITP_RTC_SR2_WSYNCCR1_MIRROR         
#define RTC_SR2_WPENDALM2_MIRROR_Pos		BITP_RTC_SR2_WPENDALM2_MIRROR        
#define RTC_SR2_WPENDCR1_MIRROR_Pos		BITP_RTC_SR2_WPENDCR1_MIRROR         
#define RTC_SR2_RTCTRMBDY_MIRROR_Pos		BITP_RTC_SR2_RTCTRMBDY_MIRROR        
#define RTC_SR2_RTCCNTMOD60ROLL_Pos		BITP_RTC_SR2_RTCCNTMOD60ROLL         
#define RTC_SR2_RTCCNTROLL_Pos			BITP_RTC_SR2_RTCCNTROLL              
#define RTC_SR2_RTCCNTMOD60ROLLINT_Pos		BITP_RTC_SR2_RTCCNTMOD60ROLLINT      
#define RTC_SR2_RTCCNTROLLINT_Pos		BITP_RTC_SR2_RTCCNTROLLINT           
#define RTC_SR2_RTCTRMINT_Pos			BITP_RTC_SR2_RTCTRMINT               
#define RTC_SR2_RTCPSINT_Pos			BITP_RTC_SR2_RTCPSINT                
#define RTC_SR2_RTCCNTINT_Pos			BITP_RTC_SR2_RTCCNTINT               
#define RTC_SR2_WSYNCALM2_MIRROR_Msk		BITM_RTC_SR2_WSYNCALM2_MIRROR        
#define RTC_SR2_WSYNCCR1_MIRROR_Msk		BITM_RTC_SR2_WSYNCCR1_MIRROR         
#define RTC_SR2_WPENDALM2_MIRROR_Msk		BITM_RTC_SR2_WPENDALM2_MIRROR        
#define RTC_SR2_WPENDCR1_MIRROR_Msk		BITM_RTC_SR2_WPENDCR1_MIRROR         
#define RTC_SR2_RTCTRMBDY_MIRROR_Msk		BITM_RTC_SR2_RTCTRMBDY_MIRROR        
#define RTC_SR2_RTCCNTMOD60ROLL_Msk		BITM_RTC_SR2_RTCCNTMOD60ROLL         
#define RTC_SR2_RTCCNTROLL_Msk			BITM_RTC_SR2_RTCCNTROLL              
#define RTC_SR2_RTCCNTMOD60ROLLINT_Msk		BITM_RTC_SR2_RTCCNTMOD60ROLLINT      
#define RTC_SR2_RTCCNTROLLINT_Msk		BITM_RTC_SR2_RTCCNTROLLINT           
#define RTC_SR2_RTCTRMINT_Msk			BITM_RTC_SR2_RTCTRMINT               
#define RTC_SR2_RTCPSINT_Msk			BITM_RTC_SR2_RTCPSINT                
#define RTC_SR2_RTCCNTINT_Msk			BITM_RTC_SR2_RTCCNTINT               
#define RTC_SNAP0_RTCSNAP1_MIRROR_Pos		BITP_RTC_SNAP0_RTCSNAP1_MIRROR       
#define RTC_SNAP0_RTCSNAP0_Pos			BITP_RTC_SNAP0_RTCSNAP0              
#define RTC_SNAP0_RTCSNAP1_MIRROR_Msk		BITM_RTC_SNAP0_RTCSNAP1_MIRROR       
#define RTC_SNAP0_RTCSNAP0_Msk			BITM_RTC_SNAP0_RTCSNAP0              
#define RTC_SNAP2_RTCSNAP0_MIRROR_Pos		BITP_RTC_SNAP2_RTCSNAP0_MIRROR       
#define RTC_SNAP2_RTCSNAP2_Pos			BITP_RTC_SNAP2_RTCSNAP2              
#define RTC_SNAP2_RTCSNAP0_MIRROR_Msk		BITM_RTC_SNAP2_RTCSNAP0_MIRROR       
#define RTC_SNAP2_RTCSNAP2_Msk			BITM_RTC_SNAP2_RTCSNAP2              
#define RTC_MOD_RTCCNT1_4TOZERO_Pos		BITP_RTC_MOD_RTCCNT1_4TOZERO         
#define RTC_MOD_RTCCNT0_15TO5_Pos		BITP_RTC_MOD_RTCCNT0_15TO5           
#define RTC_MOD_RTCCNT0_4TOZERO_Pos		BITP_RTC_MOD_RTCCNT0_4TOZERO         
#define RTC_MOD_RTCTRMBDY_Pos			BITP_RTC_MOD_RTCTRMBDY               
#define RTC_MOD_RTCINCR_Pos			BITP_RTC_MOD_RTCINCR                 
#define RTC_MOD_RTCCNTMOD60_Pos			BITP_RTC_MOD_RTCCNTMOD60             
#define RTC_MOD_RTCCNT1_4TOZERO_Msk		BITM_RTC_MOD_RTCCNT1_4TOZERO         
#define RTC_MOD_RTCCNT0_15TO5_Msk		BITM_RTC_MOD_RTCCNT0_15TO5           
#define RTC_MOD_RTCCNT0_4TOZERO_Msk		BITM_RTC_MOD_RTCCNT0_4TOZERO         
#define RTC_MOD_RTCTRMBDY_Msk			BITM_RTC_MOD_RTCTRMBDY               
#define RTC_MOD_RTCINCR_Msk			BITM_RTC_MOD_RTCINCR                 
#define RTC_MOD_RTCCNTMOD60_Msk			BITM_RTC_MOD_RTCCNTMOD60             
#define RTC_CNT2_RTCCNT0_MIRROR_Pos		BITP_RTC_CNT2_RTCCNT0_MIRROR         
#define RTC_CNT2_RTCCNT2_Pos			BITP_RTC_CNT2_RTCCNT2                
#define RTC_CNT2_RTCCNT0_MIRROR_Msk		BITM_RTC_CNT2_RTCCNT0_MIRROR         
#define RTC_CNT2_RTCCNT2_Msk			BITM_RTC_CNT2_RTCCNT2                
#define RTC_ALM2_RTCALM0_MIRROR_Pos		BITP_RTC_ALM2_RTCALM0_MIRROR         
#define RTC_ALM2_RTCALM2_Pos			BITP_RTC_ALM2_RTCALM2                
#define RTC_ALM2_RTCALM0_MIRROR_Msk		BITM_RTC_ALM2_RTCALM0_MIRROR         
#define RTC_ALM2_RTCALM2_Msk			BITM_RTC_ALM2_RTCALM2   





#define RTC_CR0_Rst			REG_RTC0_CR0_RESET                  
#define RTC_SR0_Rst			REG_RTC0_SR0_RESET                  
#define RTC_SR1_Rst			REG_RTC0_SR1_RESET                  
#define RTC_CNT0_Rst			REG_RTC0_CNT0_RESET                 
#define RTC_CNT1_Rst			REG_RTC0_CNT1_RESET                 
#define RTC_ALM0_Rst			REG_RTC0_ALM0_RESET                 
#define RTC_ALM1_Rst			REG_RTC0_ALM1_RESET                 
#define RTC_TRM_Rst			REG_RTC0_TRM_RESET                  
#define RTC_GWY_Rst			REG_RTC0_GWY_RESET                  
#define RTC_DBG_Rst			REG_RTC0_DBG_RESET                  
#define RTC_CR1_Rst			REG_RTC0_CR1_RESET                  
#define RTC_SR2_Rst			REG_RTC0_SR2_RESET                  
#define RTC_SNAP0_Rst			REG_RTC0_SNAP0_RESET                
#define RTC_SNAP1_Rst			REG_RTC0_SNAP1_RESET                
#define RTC_SNAP2_Rst			REG_RTC0_SNAP2_RESET                
#define RTC_MOD_Rst			REG_RTC0_MOD_RESET                  
#define RTC_CNT2_Rst			REG_RTC0_CNT2_RESET                 
#define RTC_ALM2_Rst			REG_RTC0_ALM2_RESET                 

