// Seed: 694269944
module module_0;
  rtran (id_1, id_1, 1 - -1);
  assign id_2 = 1;
  assign module_1.id_2 = 0;
endmodule
program module_1 (
    input supply0 id_0,
    input tri id_1,
    input logic id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input tri0 id_7,
    input tri id_8,
    input logic id_9,
    output logic id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    output tri id_14,
    input uwire id_15,
    output wor id_16,
    input wire id_17,
    input tri1 id_18,
    output supply1 id_19,
    input logic id_20,
    output logic id_21,
    input logic id_22,
    input tri1 id_23,
    output tri0 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output tri0 id_27,
    output wand id_28,
    input supply1 id_29,
    output logic id_30,
    input tri0 id_31
);
  assign id_30 = id_20;
  module_0 modCall_1 ();
  assign id_14 = id_2 - id_20;
  always_latch id_30 = id_2;
  always begin : LABEL_0
    id_21 <= 1'h0;
    begin : LABEL_0
      id_10 <= id_9;
    end
  end
endmodule
