

================================================================
== Vivado HLS Report for 'vadd'
================================================================
* Date:           Fri Apr 19 12:11:39 2019

* Version:        2019.1 (Build 2514601 on Mon Apr 15 08:45:15 MDT 2019)
* Project:        vadd
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16502|  16514|  16502|  16514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |          |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1  |  16500|  16512| 4125 ~ 4128 |          -|          -|     4|    no    |
        | + read1  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + read2  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + vadd   |   1025|   1025|            3|          1|          1|  1024|    yes   |
        | + write  |   1025|   1025|            3|          1|          1|  1024|    yes   |
        +----------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      744|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      -|      796|     1068|    -|
|Memory               |        6|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      381|    -|
|Register             |        -|      -|     1270|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|      0|     2066|     2193|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |vadd_control_s_axi_U  |vadd_control_s_axi  |        0|      0|  284|  488|    0|
    |vadd_gmem_m_axi_U     |vadd_gmem_m_axi     |        2|      0|  512|  580|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                 |                    |        2|      0|  796| 1068|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |v1_buffer_U    |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v2_buffer_U    |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |vout_buffer_U  |vadd_v1_buffer  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +---------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_442_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln107_fu_473_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln116_fu_524_p2                |     +    |      0|  0|  32|          32|          32|
    |add_ln123_fu_530_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln85_fu_341_p2                 |     +    |      0|  0|  32|          32|          10|
    |i_fu_414_p2                        |     +    |      0|  0|  32|          32|          11|
    |j_1_fu_492_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_2_fu_512_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_3_fu_549_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_fu_462_p2                        |     +    |      0|  0|  31|          31|           1|
    |chunk_size_fu_425_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln85_1_fu_369_p2               |     -    |      0|  0|  22|           1|          22|
    |sub_ln85_fu_354_p2                 |     -    |      0|  0|  32|          11|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_487_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln112_fu_507_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln120_fu_544_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln123_fu_560_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln85_fu_409_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln89_fu_420_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln98_fu_457_p2                |   icmp   |      0|  0|  20|          32|          32|
    |select_ln85_1_fu_393_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln85_fu_385_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln89_fu_430_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 744|         702|         602|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_j1_0_phi_fu_265_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j_0_phi_fu_253_p4   |    9|          2|   31|         62|
    |gmem_ARADDR                    |   15|          3|   64|        192|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i_0_reg_238                    |    9|          2|   32|         64|
    |j1_0_reg_261                   |    9|          2|   31|         62|
    |j2_0_reg_273                   |    9|          2|   31|         62|
    |j3_0_reg_284                   |    9|          2|   31|         62|
    |j_0_reg_249                    |    9|          2|   31|         62|
    |v1_buffer_address0             |   15|          3|   10|         30|
    |v2_buffer_address0             |   15|          3|   10|         30|
    |vout_buffer_address0           |   15|          3|   10|         30|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  381|         83|  326|        775|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln116_reg_699                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |empty_7_reg_594                   |  62|   0|   64|          2|
    |empty_8_reg_599                   |  62|   0|   64|          2|
    |empty_reg_589                     |  62|   0|   64|          2|
    |gmem_addr_1_read_reg_670          |  32|   0|   32|          0|
    |gmem_addr_1_reg_655               |  64|   0|   64|          0|
    |gmem_addr_2_reg_704               |  64|   0|   64|          0|
    |gmem_addr_read_reg_650            |  32|   0|   32|          0|
    |gmem_addr_reg_635                 |  64|   0|   64|          0|
    |i_0_reg_238                       |  32|   0|   32|          0|
    |i_reg_612                         |  32|   0|   32|          0|
    |icmp_ln104_reg_661                |   1|   0|    1|          0|
    |icmp_ln104_reg_661_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln112_reg_675                |   1|   0|    1|          0|
    |icmp_ln112_reg_675_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln120_reg_710                |   1|   0|    1|          0|
    |icmp_ln120_reg_710_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_729                |   1|   0|    1|          0|
    |icmp_ln98_reg_641                 |   1|   0|    1|          0|
    |icmp_ln98_reg_641_pp0_iter1_reg   |   1|   0|    1|          0|
    |in3_reg_584                       |  62|   0|   62|          0|
    |in_reg_579                        |  62|   0|   62|          0|
    |j1_0_reg_261                      |  31|   0|   31|          0|
    |j1_0_reg_261_pp1_iter1_reg        |  31|   0|   31|          0|
    |j2_0_reg_273                      |  31|   0|   31|          0|
    |j3_0_reg_284                      |  31|   0|   31|          0|
    |j_0_reg_249                       |  31|   0|   31|          0|
    |j_0_reg_249_pp0_iter1_reg         |  31|   0|   31|          0|
    |j_1_reg_665                       |  31|   0|   31|          0|
    |j_reg_645                         |  31|   0|   31|          0|
    |out_r5_reg_574                    |  62|   0|   62|          0|
    |select_ln89_reg_617               |  32|   0|   32|          0|
    |sext_ln101_reg_629                |  64|   0|   64|          0|
    |size_read_reg_565                 |  32|   0|   32|          0|
    |tmp_8_reg_604                     |  22|   0|   32|         10|
    |vout_buffer_load_reg_724          |  32|   0|   32|          0|
    |zext_ln116_reg_684                |  31|   0|   64|         33|
    |zext_ln116_reg_684_pp2_iter1_reg  |  31|   0|   64|         33|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1270|   0| 1352|         82|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     vadd     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     vadd     | return value |
|interrupt              | out |    1| ap_ctrl_hs |     vadd     | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-3 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 35 38 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 39 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out_r_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r)"   --->   Operation 40 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%in2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2)"   --->   Operation 41 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%in1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1)"   --->   Operation 42 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_r5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_read, i32 2, i32 63)"   --->   Operation 43 'partselect' 'out_r5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_read, i32 2, i32 63)"   --->   Operation 44 'partselect' 'in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_read, i32 2, i32 63)"   --->   Operation 45 'partselect' 'in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%v1_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:79]   --->   Operation 46 'alloca' 'v1_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%v2_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:80]   --->   Operation 47 'alloca' 'v2_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (1.15ns)   --->   "%vout_buffer = alloca [1024 x i32], align 16" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:81]   --->   Operation 48 'alloca' 'vout_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r5 to i64"   --->   Operation 49 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = zext i62 %in to i64"   --->   Operation 50 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_8 = zext i62 %in3 to i64"   --->   Operation 51 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !12"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !20"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @vadd_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:70]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:73]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:74]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:75]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:76]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:77]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 61 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.66ns)   --->   "%add_ln85 = add i32 %size_read, 1023" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 62 'add' 'add_ln85' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln85, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 63 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.66ns)   --->   "%sub_ln85 = sub i32 -1023, %size_read" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 64 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln85, i32 10, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 65 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%sub_ln85_1 = sub i22 0, %p_lshr" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 66 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln85, i32 10, i32 31)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%select_ln85 = select i1 %tmp_6, i22 %sub_ln85_1, i22 %tmp_7" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 68 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln85_1 = select i1 %tmp_5, i22 0, i22 %select_ln85" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 69 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln85_1, i10 0)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 70 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.60ns)   --->   "br label %1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end1 ]"   --->   Operation 72 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp eq i32 %i_0, %tmp_8" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 73 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %3, label %hls_label_0_begin" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.66ns)   --->   "%i = add nsw i32 %i_0, 1024" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 75 'add' 'i' <Predicate = (!icmp_ln85)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln89 = icmp sgt i32 %i, %size_read" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 76 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.66ns)   --->   "%chunk_size = sub nsw i32 %size_read, %i_0" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:90]   --->   Operation 77 'sub' 'chunk_size' <Predicate = (!icmp_ln85)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.22ns)   --->   "%select_ln89 = select i1 %icmp_ln89, i32 %chunk_size, i32 1024" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:89]   --->   Operation 78 'select' 'select_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i32 %i_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 79 'sext' 'sext_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln101 = add i64 %empty_8, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 80 'add' 'add_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i32* %gmem, i64 %add_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 81 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:126]   --->   Operation 82 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 83 [7/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 83 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 84 [6/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 84 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 85 [5/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 85 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 86 [4/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 86 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 87 [3/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 87 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 88 [2/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 88 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:86]   --->   Operation 90 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/7] (2.43ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 91 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 92 [1/1] (0.60ns)   --->   "br label %2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.60>

State 11 <SV = 10> <Delay = 0.85>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]"   --->   Operation 93 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i31 %j_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 94 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.85ns)   --->   "%icmp_ln98 = icmp slt i32 %zext_ln98, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 95 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 96 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %read1, label %.preheader2.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 98 [1/1] (2.43ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 98 'read' 'gmem_addr_read' <Predicate = (icmp_ln98)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 99 'specloopname' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 100 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:99]   --->   Operation 101 'speclooptripcount' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:100]   --->   Operation 102 'specpipeline' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %j_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 103 'zext' 'zext_ln101' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%v1_buffer_addr = getelementptr inbounds [1024 x i32]* %v1_buffer, i64 0, i64 %zext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 104 'getelementptr' 'v1_buffer_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_read, i32* %v1_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:101]   --->   Operation 105 'store' <Predicate = (icmp_ln98)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:102]   --->   Operation 106 'specregionend' 'empty_9' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:98]   --->   Operation 107 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.82>
ST_14 : Operation 108 [1/1] (0.82ns)   --->   "%add_ln107 = add i64 %empty_7, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 108 'add' 'add_ln107' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds i32* %gmem, i64 %add_ln107" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 109 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 2.43>
ST_15 : Operation 110 [7/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 110 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.43>
ST_16 : Operation 111 [6/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 111 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.43>
ST_17 : Operation 112 [5/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 112 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.43>
ST_18 : Operation 113 [4/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 113 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.43>
ST_19 : Operation 114 [3/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 114 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.43>
ST_20 : Operation 115 [2/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 115 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.43>
ST_21 : Operation 116 [1/7] (2.43ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 116 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 117 [1/1] (0.60ns)   --->   "br label %.preheader2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.60>

State 22 <SV = 19> <Delay = 0.85>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%j1_0 = phi i31 [ %j_1, %read2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 118 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i31 %j1_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 119 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln104 = icmp slt i32 %zext_ln104, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 120 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.66ns)   --->   "%j_1 = add i31 %j1_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 121 'add' 'j_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %read2, label %.preheader1.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 20> <Delay = 2.43>
ST_23 : Operation 123 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 123 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln104)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 1.15>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str8) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 124 'specloopname' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str8) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 125 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:105]   --->   Operation 126 'speclooptripcount' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:106]   --->   Operation 127 'specpipeline' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i31 %j1_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 128 'zext' 'zext_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%v2_buffer_addr = getelementptr inbounds [1024 x i32]* %v2_buffer, i64 0, i64 %zext_ln107" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 129 'getelementptr' 'v2_buffer_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %v2_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:107]   --->   Operation 130 'store' <Predicate = (icmp_ln104)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str8, i32 %tmp_2) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:108]   --->   Operation 131 'specregionend' 'empty_10' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader2" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:104]   --->   Operation 132 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 0.60>
ST_25 : Operation 133 [1/1] (0.60ns)   --->   "br label %.preheader1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 21> <Delay = 1.15>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%j2_0 = phi i31 [ %j_2, %vadd ], [ 0, %.preheader1.preheader ]"   --->   Operation 134 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i31 %j2_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 135 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.85ns)   --->   "%icmp_ln112 = icmp slt i32 %zext_ln112, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 136 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.66ns)   --->   "%j_2 = add i31 %j2_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 137 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %vadd, label %.preheader.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %j2_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 139 'zext' 'zext_ln116' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%v1_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %v1_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 140 'getelementptr' 'v1_buffer_addr_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 141 [2/2] (1.15ns)   --->   "%v1_buffer_load = load i32* %v1_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 141 'load' 'v1_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%v2_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %v2_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 142 'getelementptr' 'v2_buffer_addr_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 143 [2/2] (1.15ns)   --->   "%v2_buffer_load = load i32* %v2_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 143 'load' 'v2_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 22> <Delay = 1.82>
ST_27 : Operation 144 [1/2] (1.15ns)   --->   "%v1_buffer_load = load i32* %v1_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 144 'load' 'v1_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 145 [1/2] (1.15ns)   --->   "%v2_buffer_load = load i32* %v2_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 145 'load' 'v2_buffer_load' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 146 [1/1] (0.66ns)   --->   "%add_ln116 = add i32 %v1_buffer_load, %v2_buffer_load" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 146 'add' 'add_ln116' <Predicate = (icmp_ln112)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 1.15>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 147 'specloopname' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 148 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:113]   --->   Operation 149 'speclooptripcount' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:114]   --->   Operation 150 'specpipeline' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "%vout_buffer_addr = getelementptr inbounds [1024 x i32]* %vout_buffer, i64 0, i64 %zext_ln116" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 151 'getelementptr' 'vout_buffer_addr' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 152 [1/1] (1.15ns)   --->   "store i32 %add_ln116, i32* %vout_buffer_addr, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:116]   --->   Operation 152 'store' <Predicate = (icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_3) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:117]   --->   Operation 153 'specregionend' 'empty_11' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:112]   --->   Operation 154 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 0.82>
ST_29 : Operation 155 [1/1] (0.82ns)   --->   "%add_ln123 = add i64 %empty, %sext_ln101" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 155 'add' 'add_ln123' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds i32* %gmem, i64 %add_ln123" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 156 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 30 <SV = 23> <Delay = 2.43>
ST_30 : Operation 157 [1/1] (2.43ns)   --->   "%gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln89)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 157 'writereq' 'gmem_addr_4_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 158 [1/1] (0.60ns)   --->   "br label %.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.60>

State 31 <SV = 24> <Delay = 1.15>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "%j3_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]"   --->   Operation 159 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i31 %j3_0 to i32" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 160 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.85ns)   --->   "%icmp_ln120 = icmp slt i32 %zext_ln120, %select_ln89" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 161 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 162 [1/1] (0.66ns)   --->   "%j_3 = add i31 %j3_0, 1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 162 'add' 'j_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %write, label %hls_label_0_end" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i31 %j3_0 to i64" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 164 'zext' 'zext_ln123' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%vout_buffer_addr_1 = getelementptr inbounds [1024 x i32]* %vout_buffer, i64 0, i64 %zext_ln123" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 165 'getelementptr' 'vout_buffer_addr_1' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_31 : Operation 166 [2/2] (1.15ns)   --->   "%vout_buffer_load = load i32* %vout_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 166 'load' 'vout_buffer_load' <Predicate = (icmp_ln120)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 25> <Delay = 1.15>
ST_32 : Operation 167 [1/2] (1.15ns)   --->   "%vout_buffer_load = load i32* %vout_buffer_addr_1, align 4" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 167 'load' 'vout_buffer_load' <Predicate = (icmp_ln120)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 26> <Delay = 2.43>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 168 'specloopname' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 169 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:121]   --->   Operation 170 'speclooptripcount' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:122]   --->   Operation 171 'specpipeline' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_load, i4 -1)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 172 'write' <Predicate = (icmp_ln120)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_4) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:124]   --->   Operation 173 'specregionend' 'empty_12' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:120]   --->   Operation 174 'br' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 34 <SV = 25> <Delay = 2.43>
ST_34 : Operation 175 [1/1] (0.85ns)   --->   "%icmp_ln123 = icmp eq i32 %select_ln89, 0" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 175 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %hls_label_0_end1, label %hls_label_0_end.resp" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 177 [5/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 177 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = (!icmp_ln123)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 26> <Delay = 2.43>
ST_35 : Operation 178 [4/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 178 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 27> <Delay = 2.43>
ST_36 : Operation 179 [3/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 179 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 28> <Delay = 2.43>
ST_37 : Operation 180 [2/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 180 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 29> <Delay = 2.43>
ST_38 : Operation 181 [1/5] (2.43ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:123]   --->   Operation 181 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = (!icmp_ln123)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "br label %hls_label_0_end1"   --->   Operation 182 'br' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:125]   --->   Operation 183 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "br label %1" [/proj/xhdhdstaff3/rsarkari/scout/ScoutExamples/101_hello_world/src/vadd.cpp:85]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read               (read             ) [ 001111111111111111111111111111111111111]
out_r_read              (read             ) [ 000000000000000000000000000000000000000]
in2_read                (read             ) [ 000000000000000000000000000000000000000]
in1_read                (read             ) [ 000000000000000000000000000000000000000]
out_r5                  (partselect       ) [ 001000000000000000000000000000000000000]
in                      (partselect       ) [ 001000000000000000000000000000000000000]
in3                     (partselect       ) [ 001000000000000000000000000000000000000]
v1_buffer               (alloca           ) [ 001111111111111111111111111111111111111]
v2_buffer               (alloca           ) [ 001111111111111111111111111111111111111]
vout_buffer             (alloca           ) [ 001111111111111111111111111111111111111]
empty                   (zext             ) [ 000111111111111111111111111111111111111]
empty_7                 (zext             ) [ 000111111111111111111111111111111111111]
empty_8                 (zext             ) [ 000111111111111111111111111111111111111]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000000000000000000000000]
specinterface_ln70      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln73      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln74      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln75      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln76      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln77      (specinterface    ) [ 000000000000000000000000000000000000000]
tmp_5                   (bitselect        ) [ 000000000000000000000000000000000000000]
add_ln85                (add              ) [ 000000000000000000000000000000000000000]
tmp_6                   (bitselect        ) [ 000000000000000000000000000000000000000]
sub_ln85                (sub              ) [ 000000000000000000000000000000000000000]
p_lshr                  (partselect       ) [ 000000000000000000000000000000000000000]
sub_ln85_1              (sub              ) [ 000000000000000000000000000000000000000]
tmp_7                   (partselect       ) [ 000000000000000000000000000000000000000]
select_ln85             (select           ) [ 000000000000000000000000000000000000000]
select_ln85_1           (select           ) [ 000000000000000000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 000111111111111111111111111111111111111]
br_ln85                 (br               ) [ 001111111111111111111111111111111111111]
i_0                     (phi              ) [ 000100000000000000000000000000000000000]
icmp_ln85               (icmp             ) [ 000111111111111111111111111111111111111]
br_ln85                 (br               ) [ 000000000000000000000000000000000000000]
i                       (add              ) [ 001111111111111111111111111111111111111]
icmp_ln89               (icmp             ) [ 000000000000000000000000000000000000000]
chunk_size              (sub              ) [ 000000000000000000000000000000000000000]
select_ln89             (select           ) [ 000011111111111111111111111111111110000]
sext_ln101              (sext             ) [ 000011111111111111111111111111000000000]
add_ln101               (add              ) [ 000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 000011111111110000000000000000000000000]
ret_ln126               (ret              ) [ 000000000000000000000000000000000000000]
tmp                     (specregionbegin  ) [ 000000000001111111111111111111111111111]
speclooptripcount_ln86  (speclooptripcount) [ 000000000000000000000000000000000000000]
gmem_addr_rd_req        (readreq          ) [ 000000000000000000000000000000000000000]
br_ln98                 (br               ) [ 000111111111111111111111111111111111111]
j_0                     (phi              ) [ 000000000001110000000000000000000000000]
zext_ln98               (zext             ) [ 000000000000000000000000000000000000000]
icmp_ln98               (icmp             ) [ 000111111111111111111111111111111111111]
j                       (add              ) [ 000111111111111111111111111111111111111]
br_ln98                 (br               ) [ 000000000000000000000000000000000000000]
gmem_addr_read          (read             ) [ 000000000001010000000000000000000000000]
specloopname_ln98       (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_1                   (specregionbegin  ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln99  (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln100      (specpipeline     ) [ 000000000000000000000000000000000000000]
zext_ln101              (zext             ) [ 000000000000000000000000000000000000000]
v1_buffer_addr          (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln101             (store            ) [ 000000000000000000000000000000000000000]
empty_9                 (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln98                 (br               ) [ 000111111111111111111111111111111111111]
add_ln107               (add              ) [ 000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 000000000000000111111111100000000000000]
gmem_addr_2_rd_req      (readreq          ) [ 000000000000000000000000000000000000000]
br_ln104                (br               ) [ 000111111111111111111111111111111111111]
j1_0                    (phi              ) [ 000000000000000000000011100000000000000]
zext_ln104              (zext             ) [ 000000000000000000000000000000000000000]
icmp_ln104              (icmp             ) [ 000111111111111111111111111111111111111]
j_1                     (add              ) [ 000111111111111111111111111111111111111]
br_ln104                (br               ) [ 000000000000000000000000000000000000000]
gmem_addr_1_read        (read             ) [ 000000000000000000000010100000000000000]
specloopname_ln104      (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_2                   (specregionbegin  ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln105 (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln106      (specpipeline     ) [ 000000000000000000000000000000000000000]
zext_ln107              (zext             ) [ 000000000000000000000000000000000000000]
v2_buffer_addr          (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln107             (store            ) [ 000000000000000000000000000000000000000]
empty_10                (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln104                (br               ) [ 000111111111111111111111111111111111111]
br_ln112                (br               ) [ 000111111111111111111111111111111111111]
j2_0                    (phi              ) [ 000000000000000000000000001000000000000]
zext_ln112              (zext             ) [ 000000000000000000000000000000000000000]
icmp_ln112              (icmp             ) [ 000111111111111111111111111111111111111]
j_2                     (add              ) [ 000111111111111111111111111111111111111]
br_ln112                (br               ) [ 000000000000000000000000000000000000000]
zext_ln116              (zext             ) [ 000000000000000000000000001110000000000]
v1_buffer_addr_1        (getelementptr    ) [ 000000000000000000000000001100000000000]
v2_buffer_addr_1        (getelementptr    ) [ 000000000000000000000000001100000000000]
v1_buffer_load          (load             ) [ 000000000000000000000000000000000000000]
v2_buffer_load          (load             ) [ 000000000000000000000000000000000000000]
add_ln116               (add              ) [ 000000000000000000000000001010000000000]
specloopname_ln112      (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_3                   (specregionbegin  ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln113 (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln114      (specpipeline     ) [ 000000000000000000000000000000000000000]
vout_buffer_addr        (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln116             (store            ) [ 000000000000000000000000000000000000000]
empty_11                (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln112                (br               ) [ 000111111111111111111111111111111111111]
add_ln123               (add              ) [ 000000000000000000000000000000000000000]
gmem_addr_2             (getelementptr    ) [ 000000000000000000000000000000111111111]
gmem_addr_4_wr_req      (writereq         ) [ 000000000000000000000000000000000000000]
br_ln120                (br               ) [ 000111111111111111111111111111111111111]
j3_0                    (phi              ) [ 000000000000000000000000000000010000000]
zext_ln120              (zext             ) [ 000000000000000000000000000000000000000]
icmp_ln120              (icmp             ) [ 000111111111111111111111111111111111111]
j_3                     (add              ) [ 000111111111111111111111111111111111111]
br_ln120                (br               ) [ 000000000000000000000000000000000000000]
zext_ln123              (zext             ) [ 000000000000000000000000000000000000000]
vout_buffer_addr_1      (getelementptr    ) [ 000000000000000000000000000000011000000]
vout_buffer_load        (load             ) [ 000000000000000000000000000000010100000]
specloopname_ln120      (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_4                   (specregionbegin  ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln121 (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln122      (specpipeline     ) [ 000000000000000000000000000000000000000]
write_ln123             (write            ) [ 000000000000000000000000000000000000000]
empty_12                (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln120                (br               ) [ 000111111111111111111111111111111111111]
icmp_ln123              (icmp             ) [ 000111111111111111111111111111111111111]
br_ln123                (br               ) [ 000000000000000000000000000000000000000]
gmem_addr_4_wr_resp     (writeresp        ) [ 000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000]
empty_13                (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln85                 (br               ) [ 001111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vadd_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="v1_buffer_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v1_buffer/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v2_buffer_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_buffer/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="vout_buffer_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vout_buffer/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="size_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_r_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_rd_req/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem_addr_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="9"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_readreq_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="32" slack="10"/>
<pin id="159" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_2_rd_req/15 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_1_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="9"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/23 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_writeresp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="32" slack="21"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_wr_req/30 gmem_addr_4_wr_resp/34 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln123_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="4"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/33 "/>
</bind>
</comp>

<comp id="181" class="1004" name="v1_buffer_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="31" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln101/13 v1_buffer_load/26 "/>
</bind>
</comp>

<comp id="193" class="1004" name="v2_buffer_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="31" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_addr/24 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln107/24 v2_buffer_load/26 "/>
</bind>
</comp>

<comp id="205" class="1004" name="v1_buffer_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="31" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr_1/26 "/>
</bind>
</comp>

<comp id="212" class="1004" name="v2_buffer_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_addr_1/26 "/>
</bind>
</comp>

<comp id="219" class="1004" name="vout_buffer_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="31" slack="2"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_addr/28 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln116/28 vout_buffer_load/31 "/>
</bind>
</comp>

<comp id="231" class="1004" name="vout_buffer_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="31" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_addr_1/31 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="1"/>
<pin id="251" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="31" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j1_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="1"/>
<pin id="263" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="j1_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/22 "/>
</bind>
</comp>

<comp id="273" class="1005" name="j2_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="1"/>
<pin id="275" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="j2_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/26 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j3_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="j3_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/31 "/>
</bind>
</comp>

<comp id="295" class="1004" name="out_r5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="62" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_r5/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="in_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="62" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="in3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="62" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="62" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="empty_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="62" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln85_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="11" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln85_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_lshr_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln85_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="22" slack="0"/>
<pin id="372" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="22" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln85_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="22" slack="0"/>
<pin id="388" dir="0" index="2" bw="22" slack="0"/>
<pin id="389" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln85_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="22" slack="0"/>
<pin id="396" dir="0" index="2" bw="22" slack="0"/>
<pin id="397" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="22" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln85_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln89_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="chunk_size_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk_size/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln89_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln101_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln101_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="62" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="gmem_addr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln98_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln98_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="8"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="j_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln101_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln107_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="10"/>
<pin id="475" dir="0" index="1" bw="32" slack="9"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="gmem_addr_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln104_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/22 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln104_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="17"/>
<pin id="490" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/22 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/22 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln107_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="2"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/24 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln112_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/26 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln112_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="19"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/26 "/>
</bind>
</comp>

<comp id="512" class="1004" name="j_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/26 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln116_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/26 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln116_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/27 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln123_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="62" slack="21"/>
<pin id="532" dir="0" index="1" bw="32" slack="20"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/29 "/>
</bind>
</comp>

<comp id="534" class="1004" name="gmem_addr_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/29 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln120_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="31" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/31 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln120_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="22"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/31 "/>
</bind>
</comp>

<comp id="549" class="1004" name="j_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/31 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln123_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/31 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln123_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="23"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/34 "/>
</bind>
</comp>

<comp id="565" class="1005" name="size_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="out_r5_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="62" slack="1"/>
<pin id="576" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="out_r5 "/>
</bind>
</comp>

<comp id="579" class="1005" name="in_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="62" slack="1"/>
<pin id="581" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="in "/>
</bind>
</comp>

<comp id="584" class="1005" name="in3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="62" slack="1"/>
<pin id="586" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="in3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="empty_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="21"/>
<pin id="591" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="594" class="1005" name="empty_7_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="10"/>
<pin id="596" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="599" class="1005" name="empty_8_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_8_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="612" class="1005" name="i_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="617" class="1005" name="select_ln89_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="629" class="1005" name="sext_ln101_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="9"/>
<pin id="631" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="635" class="1005" name="gmem_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln98_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="645" class="1005" name="j_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="650" class="1005" name="gmem_addr_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="gmem_addr_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln104_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="665" class="1005" name="j_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="31" slack="0"/>
<pin id="667" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="gmem_addr_1_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln112_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="679" class="1005" name="j_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="0"/>
<pin id="681" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln116_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="2"/>
<pin id="686" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln116 "/>
</bind>
</comp>

<comp id="689" class="1005" name="v1_buffer_addr_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v1_buffer_addr_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="v2_buffer_addr_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v2_buffer_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln116_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="704" class="1005" name="gmem_addr_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="icmp_ln120_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="714" class="1005" name="j_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="31" slack="0"/>
<pin id="716" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="719" class="1005" name="vout_buffer_addr_1_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="1"/>
<pin id="721" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_addr_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="vout_buffer_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln123_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="4"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="98" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="180"><net_src comp="106" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="186"><net_src comp="90" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="90" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="126" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="138" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="354" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="359" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="341" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="346" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="369" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="375" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="334" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="385" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="393" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="242" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="242" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="242" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="420" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="242" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="0" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="253" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="253" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="249" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="481"><net_src comp="0" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="265" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="265" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="261" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="506"><net_src comp="277" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="277" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="277" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="528"><net_src comp="187" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="199" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="538"><net_src comp="0" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="288" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="288" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="288" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="564"><net_src comp="32" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="120" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="577"><net_src comp="295" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="582"><net_src comp="305" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="587"><net_src comp="315" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="592"><net_src comp="325" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="597"><net_src comp="328" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="602"><net_src comp="331" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="607"><net_src comp="401" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="615"><net_src comp="414" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="620"><net_src comp="430" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="628"><net_src comp="617" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="632"><net_src comp="438" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="638"><net_src comp="447" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="644"><net_src comp="457" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="462" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="653"><net_src comp="150" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="658"><net_src comp="477" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="664"><net_src comp="487" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="492" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="673"><net_src comp="161" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="678"><net_src comp="507" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="512" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="687"><net_src comp="518" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="692"><net_src comp="205" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="697"><net_src comp="212" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="702"><net_src comp="524" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="707"><net_src comp="534" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="713"><net_src comp="544" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="549" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="722"><net_src comp="231" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="727"><net_src comp="225" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="732"><net_src comp="560" pin="2"/><net_sink comp="729" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {30 33 34 35 36 37 38 }
 - Input state : 
	Port: vadd : gmem | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 }
	Port: vadd : in1 | {1 }
	Port: vadd : in2 | {1 }
	Port: vadd : out_r | {1 }
	Port: vadd : size | {1 }
  - Chain level:
	State 1
	State 2
		tmp_6 : 1
		p_lshr : 1
		sub_ln85_1 : 2
		tmp_7 : 1
		select_ln85 : 3
		select_ln85_1 : 4
		tmp_8 : 5
	State 3
		icmp_ln85 : 1
		br_ln85 : 2
		i : 1
		icmp_ln89 : 2
		chunk_size : 1
		select_ln89 : 3
		sext_ln101 : 1
		add_ln101 : 2
		gmem_addr : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln98 : 1
		icmp_ln98 : 2
		j : 1
		br_ln98 : 3
	State 12
	State 13
		v1_buffer_addr : 1
		store_ln101 : 2
		empty_9 : 1
	State 14
		gmem_addr_1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln104 : 1
		icmp_ln104 : 2
		j_1 : 1
		br_ln104 : 3
	State 23
	State 24
		v2_buffer_addr : 1
		store_ln107 : 2
		empty_10 : 1
	State 25
	State 26
		zext_ln112 : 1
		icmp_ln112 : 2
		j_2 : 1
		br_ln112 : 3
		zext_ln116 : 1
		v1_buffer_addr_1 : 2
		v1_buffer_load : 3
		v2_buffer_addr_1 : 2
		v2_buffer_load : 3
	State 27
		add_ln116 : 1
	State 28
		store_ln116 : 1
		empty_11 : 1
	State 29
		gmem_addr_2 : 1
	State 30
	State 31
		zext_ln120 : 1
		icmp_ln120 : 2
		j_3 : 1
		br_ln120 : 3
		zext_ln123 : 1
		vout_buffer_addr_1 : 2
		vout_buffer_load : 3
	State 32
	State 33
		empty_12 : 1
	State 34
		br_ln123 : 1
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln85_fu_341       |    0    |    32   |
|          |           i_fu_414           |    0    |    32   |
|          |       add_ln101_fu_442       |    0    |    62   |
|          |           j_fu_462           |    0    |    31   |
|    add   |       add_ln107_fu_473       |    0    |    62   |
|          |          j_1_fu_492          |    0    |    31   |
|          |          j_2_fu_512          |    0    |    31   |
|          |       add_ln116_fu_524       |    0    |    32   |
|          |       add_ln123_fu_530       |    0    |    62   |
|          |          j_3_fu_549          |    0    |    31   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln85_fu_409       |    0    |    20   |
|          |       icmp_ln89_fu_420       |    0    |    20   |
|          |       icmp_ln98_fu_457       |    0    |    20   |
|   icmp   |       icmp_ln104_fu_487      |    0    |    20   |
|          |       icmp_ln112_fu_507      |    0    |    20   |
|          |       icmp_ln120_fu_544      |    0    |    20   |
|          |       icmp_ln123_fu_560      |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |        sub_ln85_fu_354       |    0    |    32   |
|    sub   |       sub_ln85_1_fu_369      |    0    |    22   |
|          |       chunk_size_fu_425      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |      select_ln85_fu_385      |    0    |    22   |
|  select  |     select_ln85_1_fu_393     |    0    |    22   |
|          |      select_ln89_fu_430      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |     size_read_read_fu_120    |    0    |    0    |
|          |    out_r_read_read_fu_126    |    0    |    0    |
|   read   |     in2_read_read_fu_132     |    0    |    0    |
|          |     in1_read_read_fu_138     |    0    |    0    |
|          |  gmem_addr_read_read_fu_150  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_161 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_144      |    0    |    0    |
|          |      grp_readreq_fu_155      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_166     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln123_write_fu_172   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         out_r5_fu_295        |    0    |    0    |
|          |           in_fu_305          |    0    |    0    |
|partselect|          in3_fu_315          |    0    |    0    |
|          |         p_lshr_fu_359        |    0    |    0    |
|          |         tmp_7_fu_375         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         empty_fu_325         |    0    |    0    |
|          |        empty_7_fu_328        |    0    |    0    |
|          |        empty_8_fu_331        |    0    |    0    |
|          |       zext_ln98_fu_453       |    0    |    0    |
|          |       zext_ln101_fu_468      |    0    |    0    |
|   zext   |       zext_ln104_fu_483      |    0    |    0    |
|          |       zext_ln107_fu_498      |    0    |    0    |
|          |       zext_ln112_fu_503      |    0    |    0    |
|          |       zext_ln116_fu_518      |    0    |    0    |
|          |       zext_ln120_fu_540      |    0    |    0    |
|          |       zext_ln123_fu_555      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_5_fu_334         |    0    |    0    |
|          |         tmp_6_fu_346         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_8_fu_401         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln101_fu_438      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   708   |
|----------|------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| v1_buffer |    2   |    0   |    0   |    0   |
| v2_buffer |    2   |    0   |    0   |    0   |
|vout_buffer|    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln116_reg_699    |   32   |
|      empty_7_reg_594     |   64   |
|      empty_8_reg_599     |   64   |
|       empty_reg_589      |   64   |
| gmem_addr_1_read_reg_670 |   32   |
|    gmem_addr_1_reg_655   |   32   |
|    gmem_addr_2_reg_704   |   32   |
|  gmem_addr_read_reg_650  |   32   |
|     gmem_addr_reg_635    |   32   |
|        i_0_reg_238       |   32   |
|         i_reg_612        |   32   |
|    icmp_ln104_reg_661    |    1   |
|    icmp_ln112_reg_675    |    1   |
|    icmp_ln120_reg_710    |    1   |
|    icmp_ln123_reg_729    |    1   |
|     icmp_ln98_reg_641    |    1   |
|        in3_reg_584       |   62   |
|        in_reg_579        |   62   |
|       j1_0_reg_261       |   31   |
|       j2_0_reg_273       |   31   |
|       j3_0_reg_284       |   31   |
|        j_0_reg_249       |   31   |
|        j_1_reg_665       |   31   |
|        j_2_reg_679       |   31   |
|        j_3_reg_714       |   31   |
|         j_reg_645        |   31   |
|      out_r5_reg_574      |   62   |
|    select_ln89_reg_617   |   32   |
|    sext_ln101_reg_629    |   64   |
|     size_read_reg_565    |   32   |
|       tmp_8_reg_604      |   32   |
| v1_buffer_addr_1_reg_689 |   10   |
| v2_buffer_addr_1_reg_694 |   10   |
|vout_buffer_addr_1_reg_719|   10   |
| vout_buffer_load_reg_724 |   32   |
|    zext_ln116_reg_684    |   64   |
+--------------------------+--------+
|           Total          |  1173  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_166 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_187  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_199  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_225  |  p0  |   3  |  10  |   30   ||    15   |
|      j_0_reg_249     |  p0  |   2  |  31  |   62   ||    9    |
|     j1_0_reg_261     |  p0  |   2  |  31  |   62   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   216  || 3.66075 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   708  |    -   |
|   Memory  |    6   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   63   |    -   |
|  Register |    -   |    -   |  1173  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    3   |  1173  |   771  |    0   |
+-----------+--------+--------+--------+--------+--------+
