{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711619163050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711619163050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:46:01 2024 " "Processing started: Thu Mar 28 16:46:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711619163050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619163050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619163050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711619163471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711619163471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCounter " "Found entity 1: SecondCounter" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module LEDDisplay(.v " "Can't analyze file -- file module LEDDisplay(.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711619173520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_0 hex_0 ClockDisplay.v(7) " "Verilog HDL Declaration information at ClockDisplay.v(7): object \"Hex_0\" differs only in case from object \"hex_0\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_1 hex_1 ClockDisplay.v(8) " "Verilog HDL Declaration information at ClockDisplay.v(8): object \"Hex_1\" differs only in case from object \"hex_1\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_2 hex_2 ClockDisplay.v(9) " "Verilog HDL Declaration information at ClockDisplay.v(9): object \"Hex_2\" differs only in case from object \"hex_2\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_3 hex_3 ClockDisplay.v(10) " "Verilog HDL Declaration information at ClockDisplay.v(10): object \"Hex_3\" differs only in case from object \"hex_3\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_4 hex_4 ClockDisplay.v(11) " "Verilog HDL Declaration information at ClockDisplay.v(11): object \"Hex_4\" differs only in case from object \"hex_4\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_5 hex_5 ClockDisplay.v(13) " "Verilog HDL Declaration information at ClockDisplay.v(13): object \"Hex_5\" differs only in case from object \"hex_5\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711619173524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "LEDDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/LEDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HourCounter " "Found entity 1: HourCounter" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file daycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DayCounter " "Found entity 1: DayCounter" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file monthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonthCounter " "Found entity 1: MonthCounter" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yearcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file yearcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 YearCounter " "Found entity 1: YearCounter" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619173538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711619173639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state ClockDisplay.v(193) " "Verilog HDL Always Construct warning at ClockDisplay.v(193): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds ClockDisplay.v(214) " "Verilog HDL Always Construct warning at ClockDisplay.v(214): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockDisplay.v(214) " "Verilog HDL assignment warning at ClockDisplay.v(214): truncated value with size 32 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_seconds ClockDisplay.v(215) " "Verilog HDL Always Construct warning at ClockDisplay.v(215): variable \"tens_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_minutes ClockDisplay.v(217) " "Verilog HDL Always Construct warning at ClockDisplay.v(217): variable \"ones_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_minutes ClockDisplay.v(218) " "Verilog HDL Always Construct warning at ClockDisplay.v(218): variable \"tens_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_hours ClockDisplay.v(220) " "Verilog HDL Always Construct warning at ClockDisplay.v(220): variable \"ones_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_hours ClockDisplay.v(221) " "Verilog HDL Always Construct warning at ClockDisplay.v(221): variable \"tens_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_years ClockDisplay.v(227) " "Verilog HDL Always Construct warning at ClockDisplay.v(227): variable \"ones_years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_years ClockDisplay.v(228) " "Verilog HDL Always Construct warning at ClockDisplay.v(228): variable \"tens_years\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_months ClockDisplay.v(230) " "Verilog HDL Always Construct warning at ClockDisplay.v(230): variable \"ones_months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173645 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_months ClockDisplay.v(231) " "Verilog HDL Always Construct warning at ClockDisplay.v(231): variable \"tens_months\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173646 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones_days ClockDisplay.v(233) " "Verilog HDL Always Construct warning at ClockDisplay.v(233): variable \"ones_days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173646 "|ClockDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens_days ClockDisplay.v(234) " "Verilog HDL Always Construct warning at ClockDisplay.v(234): variable \"tens_days\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1711619173646 "|ClockDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state ClockDisplay.v(193) " "Inferred latch for \"state\" at ClockDisplay.v(193)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619173646 "|ClockDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:OHC " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:OHC\"" {  } { { "ClockDisplay.v" "OHC" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173654 "|ClockDisplay|one_hz_clock:OHC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:sc\"" {  } { { "ClockDisplay.v" "sc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SecondCounter.v(20) " "Verilog HDL assignment warning at SecondCounter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/SecondCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173695 "|ClockDisplay|SecondCounter:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCDsecond " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCDsecond\"" {  } { { "ClockDisplay.v" "BCDsecond" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(16) " "Verilog HDL assignment warning at BinaryToBCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173697 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(14) " "Verilog HDL assignment warning at BinaryToBCD.v(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/BinaryToBCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173697 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:mc\"" {  } { { "ClockDisplay.v" "mc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MinuteCounter.v(19) " "Verilog HDL assignment warning at MinuteCounter.v(19): truncated value with size 32 to match size of target (6)" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173699 "|ClockDisplay|MinuteCounter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:hc\"" {  } { { "ClockDisplay.v" "hc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 HourCounter.v(20) " "Verilog HDL assignment warning at HourCounter.v(20): truncated value with size 32 to match size of target (5)" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173701 "|ClockDisplay|HourCounter:hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DayCounter DayCounter:dc " "Elaborating entity \"DayCounter\" for hierarchy \"DayCounter:dc\"" {  } { { "ClockDisplay.v" "dc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(13) " "Verilog HDL assignment warning at DayCounter.v(13): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(18) " "Verilog HDL assignment warning at DayCounter.v(18): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(27) " "Verilog HDL assignment warning at DayCounter.v(27): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(30) " "Verilog HDL assignment warning at DayCounter.v(30): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(36) " "Verilog HDL assignment warning at DayCounter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(39) " "Verilog HDL assignment warning at DayCounter.v(39): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(45) " "Verilog HDL assignment warning at DayCounter.v(45): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(48) " "Verilog HDL assignment warning at DayCounter.v(48): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/DayCounter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173703 "|ClockDisplay|DayCounter:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonthCounter MonthCounter:monthc " "Elaborating entity \"MonthCounter\" for hierarchy \"MonthCounter:monthc\"" {  } { { "ClockDisplay.v" "monthc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MonthCounter.v(20) " "Verilog HDL assignment warning at MonthCounter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173705 "|ClockDisplay|MonthCounter:monthc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YearCounter YearCounter:yc " "Elaborating entity \"YearCounter\" for hierarchy \"YearCounter:yc\"" {  } { { "ClockDisplay.v" "yc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 YearCounter.v(19) " "Verilog HDL assignment warning at YearCounter.v(19): truncated value with size 32 to match size of target (7)" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/YearCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711619173706 "|ClockDisplay|YearCounter:yc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDisplay LEDDisplay:hex_0 " "Elaborating entity \"LEDDisplay\" for hierarchy \"LEDDisplay:hex_0\"" {  } { { "ClockDisplay.v" "hex_0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619173707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ClockDisplay.v" "Mod0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711619174125 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711619174125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619174205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711619174206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711619174206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711619174206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711619174206 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711619174206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619174262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619174262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619174279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619174279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619174297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619174297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619174341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619174341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711619174388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619174388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711619174546 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MonthCounter.v" 16 -1 0 } } { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/MinuteCounter.v" 13 -1 0 } } { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/HourCounter.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711619174563 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711619174563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711619174947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/output_files/SMART_WATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619175566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711619175718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711619175718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_day " "No output dependent on input pin \"reset_day\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711619175832 "|ClockDisplay|reset_day"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_month " "No output dependent on input pin \"reset_month\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3/ClockDisplay.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711619175832 "|ClockDisplay|reset_month"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711619175832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711619175833 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711619175833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711619175833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711619175833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711619175858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:46:15 2024 " "Processing ended: Thu Mar 28 16:46:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711619175858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711619175858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711619175858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711619175858 ""}
