

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jul  3 15:27:35 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_loop2_fu_189  |crc24a_Pipeline_loop2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      38|     768|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      93|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      88|     881|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |grp_crc24a_Pipeline_loop2_fu_189  |crc24a_Pipeline_loop2  |        0|   0|  38|  768|    0|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+
    |Total                             |                       |        0|   0|  38|  768|    0|
    +----------------------------------+-----------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state8     |        or|   0|  0|   2|           1|           1|
    |ret_V_10_fu_348_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_11_fu_353_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_12_fu_358_p2  |       xor|   0|  0|   2|           1|           1|
    |ret_V_6_fu_328_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_7_fu_333_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_8_fu_338_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_9_fu_343_p2   |       xor|   0|  0|   2|           1|           1|
    |ret_V_fu_323_p2     |       xor|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|          10|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |input_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_blk_n         |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice  |  26|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  93|         18|   11|         53|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  8|   0|    8|          0|
    |crc_V_10_loc_fu_88                             |  1|   0|    1|          0|
    |crc_V_11_loc_fu_92                             |  1|   0|    1|          0|
    |crc_V_14_loc_fu_104                            |  1|   0|    1|          0|
    |crc_V_15_loc_fu_108                            |  1|   0|    1|          0|
    |crc_V_17_loc_fu_116                            |  1|   0|    1|          0|
    |crc_V_18_loc_fu_120                            |  1|   0|    1|          0|
    |crc_V_1_loc_fu_52                              |  1|   0|    1|          0|
    |crc_V_21_loc_fu_132                            |  1|   0|    1|          0|
    |crc_V_22_loc_fu_136                            |  1|   0|    1|          0|
    |crc_V_28_loc_fu_160                            |  1|   0|    1|          0|
    |crc_V_2_loc_fu_56                              |  1|   0|    1|          0|
    |crc_V_31_loc_fu_172                            |  1|   0|    1|          0|
    |crc_V_3_loc_fu_60                              |  1|   0|    1|          0|
    |crc_V_4_loc_fu_64                              |  1|   0|    1|          0|
    |crc_V_5_loc_fu_68                              |  1|   0|    1|          0|
    |crc_V_6_loc_fu_72                              |  1|   0|    1|          0|
    |crc_V_86_loc_fu_76                             |  1|   0|    1|          0|
    |crc_V_87_loc_fu_96                             |  1|   0|    1|          0|
    |crc_V_88_loc_fu_100                            |  1|   0|    1|          0|
    |crc_V_89_loc_fu_112                            |  1|   0|    1|          0|
    |crc_V_8_loc_fu_80                              |  1|   0|    1|          0|
    |crc_V_90_loc_fu_124                            |  1|   0|    1|          0|
    |crc_V_91_loc_fu_128                            |  1|   0|    1|          0|
    |crc_V_91_reg_717                               |  1|   0|    1|          0|
    |crc_V_92_loc_fu_140                            |  1|   0|    1|          0|
    |crc_V_92_reg_723                               |  1|   0|    1|          0|
    |crc_V_93_loc_fu_144                            |  1|   0|    1|          0|
    |crc_V_93_reg_729                               |  1|   0|    1|          0|
    |crc_V_94_loc_fu_148                            |  1|   0|    1|          0|
    |crc_V_94_reg_735                               |  1|   0|    1|          0|
    |crc_V_95_loc_fu_152                            |  1|   0|    1|          0|
    |crc_V_95_reg_741                               |  1|   0|    1|          0|
    |crc_V_96_loc_fu_156                            |  1|   0|    1|          0|
    |crc_V_96_reg_747                               |  1|   0|    1|          0|
    |crc_V_97_loc_fu_164                            |  1|   0|    1|          0|
    |crc_V_97_reg_753                               |  1|   0|    1|          0|
    |crc_V_98_loc_fu_168                            |  1|   0|    1|          0|
    |crc_V_9_loc_fu_84                              |  1|   0|    1|          0|
    |crc_V_loc_fu_48                                |  1|   0|    1|          0|
    |crc_V_reg_711                                  |  1|   0|    1|          0|
    |grp_crc24a_Pipeline_loop2_fu_189_ap_start_reg  |  1|   0|    1|          0|
    |last_reg_759                                   |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 50|   0|   50|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|input_r_TDATA    |   in|    8|        axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|       input_r|       pointer|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

